IDT IDT79RV4650-133DP Low-cost 64-bit riscontroller w/dsp capability Datasheet

IDT79RC4650™
Low-Cost 64-bit
RISController
w/DSP Capability
)HDWXUHV
)HDWXUHV
◆
◆
High-performance embedded 64-bit microprocessor
– 64-bit integer operations
– 64-bit registers
– 100MHz, 133MHz, 150 MHz, 180MHz, 200MHz and 267MHz
operation frequencies
◆
High-performance DSP capability
– 133.5 Million Integer Multiply-Accumulate Operations/sec @
267 MHz
◆ High-performance microprocessor
– 133.5 M Mul-Add/second at 267MHz
– 89 MFL0P/s at 250MHz
– >640,000 dhrystone (2.1)/sec capability at 267MHz
(352 dhrystone MIPS)
◆
High level of integration
– 64-bit, 267 MHz integer CPU
– 8KB instruction cache; 8KB data cache
– Integer multiply unit with 133.5M Mul-Add/sec
◆ Low-power operation
– Active power management powers-down inactive units
– Standby mode
◆ Upwardly software compatible with IDT RISController
Family
Large, efficient on-chip caches
– Separate 8kB Instruction and 8kB Data caches
– Over 3200MB/sec bandwidth from internal caches
– 2-set associative
– Write-back and write-through support
– Cache locking to facilitate deterministic response
◆ Bus compatible with RC4000 family
– System interface provides bandwidth up to 1000 MB/S
– Direct interface to 32-bit wide or 64-bit wide systems
– Synchronized to external reference clock for multi-master
operation
– Socket compatible with IDT RC64475 and RC64575
◆
Improved real-time support
– Fast interrupt decode
Optional cache locking
◆
Note:“R” refers to 5V parts; “RV” refers to 3.3V parts; “RC”
refers to both
%ORFN#'LDJUDP
352 M IP S 64-bit C P U
System C on trol C oprocessor
A d dress Tran slation/
C ache A ttribu te C ontrol
64-bit register file
FP register file
Logic U nit
P ip e lin e C o n tro l
L oad aligner
P ip elin e C o n tro l
64-b it ad der
S tore A ligner
89M F L O P S Sin gle-P recision F PA
Exception M an agem en t
F u nctions
H igh-Perform an ce
In teger M u ltiply
P ack /U n pack
F P A dd /S ub /C vt/
D iv/S qrt
FP M ultiply
C ontrol B us
D ata Bu s
Instru ction Bu s
Instru ction C ach e
S et A
(Lock able)
In stru ctio n C a che
Set B
D ata C ach e
S et A
(Lockable)
3 2 -/6 4 -b it
S y n c h ro n ize d
S y ste m In ter fa ce
Data Cache
Set B
The IDT logo is a registered trademark and ORION, RC4600, RC4650, RV4650, RC4700, RC3081, RC3052, RC3051, RC3041, RISController, and RISCore are trademarks of Integrated Device Technology, Inc.
1 of 25
 2000 Integrated Device Technology, Inc.
March 28, 2000
DSC 3149/3
IDT79RC4650™
'HVFULSWLRQ
The IDT79RC4650 is a low-cost member of the IDT Microprocessor
family, targeted to a variety of performance-hungry embedded applications. The RC4650 continues the IDT tradition of high-performance
through high-speed pipelines, high-bandwidth caches and bus interface,
64-bit architecture, and careful attention to efficient control. The RC4650
reduces the cost of this performance relative to the RC4700 by removing
functional units that are frequently unneeded for many embedded applications, such as double-precision floating point arithmetic and a TLB.
The RC4650 adds features relative to the RC4700, reflective of its
target applications. These features enable system cost reduction (e.g.,
optional 32-bit system interface) as well as higher performance for
certain types of systems (e.g., cache locking, improved real-time
support, integer DSP capability).
The RC4650 supports a wide variety of embedded processor-based
applications, such as consumer game systems, multi-media functions,
internetworking equipment, switching equipment, and printing systems.
Upwardly software-compatible with the RC3000 family, and bus- and
upwardly software-compatible with the IDT RC4000/RC5000 family, the
RC4650 will serve in many of the same applications, but, in addition
supports other applications such as those requiring integer DSP functions.
The RC64475 and RC64575 processors offer a direct migration path
for designs based on IDT’s RC4650 processors, through full pin and
socket compatibility.
The RC4650 brings 64-bit performance levels to lower cost systems.
High performance is preserved by retaining large on-chip caches that
are two-way set associative, a streamlined high-speed pipeline, highbandwidth, 64-bit execution, and facilities such as early restart for data
cache misses. These techniques combine to allow the system designer
3.2GB/sec aggregate bandwidth, 1000 MB/sec bus bandwidth, 352
Dhrystone MIPS, 89 MFlops, and 133.5 M Multiply-add/second.
The RC4650 provides complete upward application-software
compatibility with the IDT79RC32300™ and IDT79RC64xxx™ families of
microprocessors. An array of development tools facilitates the rapid
development of RC4650-based systems, enabling a wide variety of
customers to take advantage of the high-performance capabilities of the
processor while maintaining short time to market goals.
The 64-bit computing capability of the RC4650 enables a wide
variety of capabilities previously limited by the lower bandwidth and bitmanipulation rates inherent in 32-bit architectures. For example, the
RC4650 can perform loads and stores from cached memory at the rate
of 8-bytes every clock cycle, doubling the bandwidth of an equivalent 32bit processor. This capability, coupled with the high clock rate for the
RC4650 pipeline, enables new levels of performance to be obtained
from embedded systems.
This data sheet provides an overview of the features and architecture
of the RC4650 CPU. A more detailed description of the processor is
available in the IDT79RC4650 Processor Hardware User’s Manual,
available from IDT. Further information on development support, applications notes, and complementary products are also available from your
local IDT sales representative.
+DUGZDUH#2YHUYLHZ
The RC4650 family brings a high-level of integration designed for
high-performance computing. The key elements of the RC4650 are
briefly described below. A more detailed description of each of these
subsystems is available in the User’s Manual.
3LSHOLQH
The RC4650 uses a 5-stage pipeline similar to the IDT79RC3000
and the IDT79RC4700. The simplicity of this pipeline allows the RC4650
to be lower cost and lower power than super-scalar or super-pipelined
processors. Unlike superscalar processors, applications that have large
data dependencies or that require a great deal of load/stores can still
achieve performance close to the peak performance of the processor.
General Purpose Registers
Multiply/Divide Registers
63
63
0
0
0
HI (Accumulate HI)
r1
63
r2
LO (Accumulate LO)
0
•
•
•
Program Counter
•
63
r29
0
32
310
PC
Figure 1 CPU Registers
2 of 25
March 28, 2000
IDT79RC4650™
,QWHJHU#([HFXWLRQ#(QJLQH
The extensions result in better code density, greater multi-processing
support, improved performance for commonly used code sequences in
operating system kernels, and faster execution of floating-point intensive
applications. All resource dependencies are made transparent to the
programmer, insuring transportability among implementations of the
MIPS instruction set architecture. In addition, MIPS-III specifies new
instructions defined to take advantage of the 64-bit architecture of the
processor.
Finally, the RC4650 also implements additional instructions, which
are considered extensions to the MIPS-III architecture. These instructions improve the multiply and multiply-add throughput of the CPU,
making it well suited to a wide variety of imaging and DSP applications.
These extensions, which use opcodes allocated by MIPS Technologies
for this purpose, are supported by a wide variety of development tools.
The MIPS integer unit implements a load/store architecture with
single cycle ALU operations (logical, shift, add, sub) and autonomous
multiply/divide unit. The 64-bit register resources include: 32 generalpurpose orthogonal integer registers, the HI/LO result registers for the
integer multiply/divide unit, and the program counter. In addition, the onchip floating-point co-processor adds 32 floating-point registers, and a
floating-point control/status register.
5HJLVWHU#)LOH
The RC4650 has thirty-two general-purpose 64-bit registers. These
registers are used for scalar integer operations and address calculation.
The register file consists of two read ports and one write port and is fully
bypassed to minimize operation latency in the pipeline. Figure 1 illustrates the RC4650 Register File.
$/8
The RC4650 ALU consists of the integer adder and logic unit. The
adder performs address calculations in addition to arithmetic operations,
and the logic unit performs all logical and shift operations. Each of these
units is highly optimized and can perform an operation in a single pipeline cycle.
,QWHJHU#0XOWLSO\2'LYLGH
The RC4650 uses a dedicated integer multiply/divide unit, optimized
for high-speed multiply and multiply-accumulate operation. Table 1
shows the performance, expressed in terms of pipeline clocks, achieved
by the RC4650 integer multiply unit.
2SHUDQG#
6L]H
2SFRGH
The RC4650 implements the MIPS-III Instruction Set Architecture
and is upwardly compatible with applications that run on the earlier
generation parts. The RC4650 includes the same additions to the
instruction set found in the RC4700 family of microprocessors, targeted
at improving performance and capability while maintaining binary
compatibility with earlier RC3000 processors.
/DWHQF\
5HSHDW
6WDOO
16 bit
3
2
0
32 bit
4
3
0
16 bit
3
2
1
32 bit
4
3
2
DMULT,
DMULTU
any
6
5
0
DIV, DIVU
any
36
36
0
DDIV, DDIVU
any
68
68
0
MULT/U, MAD/U
MUL
Table 1 RC4650 Integer Multiply Operation
The MIPS-III architecture defines that the results of a multiply or
divide operation are placed in the HI and LO registers. The values can
then be transferred to the general purpose register file using the MFHI/
MFLO instructions.
The RC4650 adds a new multiply instruction, “MUL”, which can
specify that the multiply results bypass the “Lo” register and are placed
immediately in the primary register file. By avoiding the explicit “Movefrom-Lo” instruction required when using “Lo”, throughput of multiplyintensive operations is increased.
An additional enhancement offered by the RC4650 is an atomic
“multiply-add” operation, MAD, used to perform multiply-accumulate
operations. This instruction multiplies two numbers and adds the product
to the current contents of the HI and LO registers. This operation is used
in numerous DSP algorithms, and allows the RC4650 to cost reduce
systems requiring a mix of DSP and control functions.
Finally, aggressive implementation techniques feature low latency for
these operations along with pipelining to allow new operations to be
issued before a previous one has fully completed. Table 1 also shows
the repeat rate (peak issue rate), latency, and number of processor stalls
required for the various operations. The RC4650 performs automatic
operand size detection to determine the size of the operand, and implements hardware interlocks to prevent overrun, allowing this high-performance to be achieved with simple programming.
)ORDWLQJ03RLQW#&R03URFHVVRU
The RC4650 incorporates an entire single-precision floating-point coprocessor on chip, including a floating-point register file and execution
units. The floating-point co-processor forms a “seamless” interface with
the integer unit, decoding and executing instructions in parallel with the
integer unit.
The RC4650’s floating-point unit directly implements single-precision
floating-point operations. This enables the RC4650 to perform functions
such as graphics rendering, without requiring extensive die are or power
consumption.
The RC4650 does not directly implement the double-precision operations found in the RC64475. However, to maintain software compatibility,
3 of 25
March 28, 2000
IDT79RC4650™
the RC4650 will signal a trap when a double-precision operation is initiated, allowing the requested function to be emulated in software. Alternatively, the system architect could use a software library emulation of
double-precision functions, selected at compile time, to eliminate the
overhead associated with trap and emulation.
)ORDWLQJ03RLQW#8QLWV
The RC4650 floating-point execution units perform single precision
arithmetic, as specified in the IEEE Standard 754. The execution unit is
broken into a separate multiply unit and a combined add/convert/divide/
square root unit. Overlap of multiplies and add/subtract is supported.
The multiplier is partially pipelined, allowing a new multiply to begin
every 6 cycles.
)ORDWLQJ03RLQW#*HQHUDO#5HJLVWHU#)LOH
The floating-point register file is made up of thirty-two 32-bit registers. These registers are used as source or target registers for the
single-precision operations. References to these registers as 64-bit
registers (as supported in the RC64475) will cause a trap to be
signalled.
The floating-point control register space contains two registers; one
for determining configuration and revision information for the coprocessor and one for control and status information. These are primarily
involved with diagnostic software, exception handling, state saving and
restoring, and control of rounding modes.
6\VWHP#&RQWURO#&R03URFHVVRU#+&33,
As in the IDT79RC64475, the RC4650 maintains fully precise
floating-point exceptions while allowing both overlapped and pipelined
operations. Precise exceptions are extremely important in mission-critical environments, such as ADA, and highly desirable for debugging in
any environment.
The system control co-processor in the MIPS architecture is responsible for the virtual to physical address translation and cache protocols,
the exception control system, and the diagnostics capability of the
processor. In the MIPS architecture, the system control co-processor
(and thus the kernel software) is implementation dependent.
The floating-point unit’s operation set includes floating-point add,
subtract, multiply, divide, square root, conversion between fixed-point
and floating-point format, conversion among floating-point formats, and
floating-point compare.These operations comply with IEEE Standard
754. Double precision operations are not directly supported; attempts to
execute double-precision floating point operations, or refer directly to
double-precision registers, result in the RC4650 signalling a “trap” to the
CPU, enabling emulation of the requested function. Table 2 gives the
latencies of some of the floating-point instructions in internal processor
cycles.
In the RC4650, significant changes in CP0—relative to the
RC4700—have been implemented. These changes are designed to
simplify memory management, facilitate debug, and speed real-time
processing.
2SHUDWLRQ
,QVWUXFWLRQ#/DWHQF\
ADD
4
SUB
4
MUL
8
DIV
32
SQRT
31
CMP
3
FIX
4
FLOAT
6
ABS
1
MOV
1
NEG
1
LWC1
2
SWC1
1
6\VWHP#&RQWURO#&R03URFHVVRU#5HJLVWHUV
The RC4650 incorporates all system control co-processor (CP0)
registers on-chip. These registers provide the path through which the
virtual memory system’s address translation is controlled, exceptions
are handled, and operating modes are controlled (kernel vs. user mode,
interrupts enabled or disabled, cache features). In addition, the RC4650
includes registers to implement a real-time cycle counting facility, which
aids in cache diagnostic testing, assists in data error detection, and
facilitates software debug. Alternatively, this timer can be used as the
operating system reference timer, and can signal a periodic interrupt.
Table 3 shows the CP0 registers of the RC4650.
1XPEHU
Table 2 Floating-Point Operation
1DPH
)XQFWLRQ
0
IBase
Instruction address space base
1
IBound
Instruction address space bound
2
DBase
Data address space base
3
DBound
Data address space bound
4-7, 10, 2025, 29, 31
—
Not used
8
BadVAddr
Virtual address on address exceptions
9
Count
Counts every other cycle
11
Compare
Generate interrupt when Count = Compare
12
Status
Miscellaneous control/status
13
Cause
Exception/Interrupt information
Table 3 RC4650 CPO Registers (Page 1 of 2)
4 of 25
March 28, 2000
IDT79RC4650™
1XPEHU
1DPH
Kernel mode addresses do not use the base-bounds registers, but
rather undergo a fixed virtual-to-physical address translation.
)XQFWLRQ
14
EPC
Exception PC
15
PRId
Processor ID
16
Config
Cache and system attributes
17
CAlg
Cache attributes for the eight 512MB regions of
the virtual address space
18
IWatch
Instruction breakpoint virtual address
19
DWatch
Data breakpoint virtual address
26
ECC
Used in cache diagnostics
0xA0000000
27
CacheErr
Cache diagnostics
0x9FFFFFFF
28
TagLo
Cache index
30
ErrorEPC
CacheError exception PC
0xFFFFFFFF
Kernel virtual address space
(kseg2)
Unmapped, 1.0 GB
0xC0000000
0xBFFFFFFF
Uncached kernel physical address space
(kseg1)
Unmapped, 0.5GB
Cached kernel physical address space
(kseg0)
Unmapped, 0.5GB
Table 3 RC4650 CPO Registers (Page 2 of 2)
0x80000000
2SHUDWLRQ#0RGHV
0x7FFFFFF
The RC4650 supports two modes of operation: user mode and
kernel mode. Kernel mode operation is typically used for exception
handling and operating system kernel functions, including CP0 management and access to IO devices. In kernel mode, software has access to
the entire address space and all of the co-processor 0 registers, and can
select whether to enable co-processor 1 accesses. The processor
enters kernel mode at reset, and whenever an exception is recognized.
User mode is typically used for applications programs. User mode
accesses are limited to a subset of the virtual address space and can be
inhibited from accessing CP0 functions
9LUWXDO0WR03K\VLFDO#$GGUHVV#0DSSLQJ
The 4GB virtual address space of the RC4650 is shown in Figure 2.
The 4 GB address space is divided into addresses accessible in either
kernel or user mode (kuseg), and addresses only accessible in kernel
mode (kseg2:0).
The RC4650 supports the use of multiple user tasks sharing
common virtual addresses, but mapped to separate physical addresses.
This facility is implemented via the “base-bounds” registers contained in
CP0.
When a user virtual address is asserted (load, store, or instruction
fetch), the RC4650 compares the virtual address with the contents of the
appropriate “bounds” register (instruction or data). If the virtual address
is “in bounds”, the value of the corresponding “base” register is added to
the virtual address to form the physical address for that reference. If the
address is not within bounds, an exception is signalled.
This facility enables multiple user processes in a single physical
memory without the use of a TLB. This type of operation is further
supported by a number of development tools for the RC4650, including
real-time operating systems and “position independent code.”
User virtual address space
(useg)
Mapped, 2.0GB
0x00000000
Figure 2 Kernel/User Mode Virtual Addressing (32-bit mode)
'HEXJ#6XSSRUW
To facilitate software debug, the RC4650 adds a pair of “watch” registers to CP0. When enabled, these registers will cause the CPU to take
an exception when a “watched” address is appropriately accessed.
,QWHUUXSW#9HFWRU
The RC4650 also adds the capability to speed interrupt exception
decoding. Unlike the RC4700, which utilizes a single common exception
vector for all exception types (including interrupts), the RC4650 allows
kernel software to enable a separate interrupt exception vector. When
enabled, this vector location speeds interrupt processing by allowing
software to avoid decoding interrupts from general purpose exceptions.
&DFKH#0HPRU\
To keep the RC4650’s high-performance pipeline full and operating
efficiently, the RC4650 incorporates on-chip instruction and data caches
that can each be accessed in a single processor cycle. Each cache has
its own 64-bit data path and can be accessed in parallel. The cache
subsystem provides the integer and floating-point units with an aggregate bandwidth of over 3200 MB per second at a pipeline clock
frequency of 267MHz. The cache subsystem is similar in construction to
that found in the RC4700, although some changes have been implemented. Table 4 is an overview of the caches found on the RC4650.
5 of 25
March 28, 2000
IDT79RC4650™
,QVWUXFWLRQ#&DFKH
The RC4650 incorporates a two-way set associative on-chip instruction cache. This virtually indexed, physically tagged cache is 8KB in size
and is parity protected.
Because the cache is virtually indexed, the virtual-to-physical
address translation occurs in parallel with the cache access, thus further
increasing performance by allowing these two operations to occur simultaneously. The tag holds a 20-bit physical address and valid bit, and is
parity protected.
The instruction cache is 64-bits wide, and can be refilled or accessed
in a single processor cycle. Instruction fetches require only 32 bits per
cycle, for a peak instruction bandwidth of 1068MB/sec at 267MHz.
Sequential accesses take advantage of the 64-bit fetch to reduce power
dissipation, and cache miss refill, can write 64 bits-per-cycle to minimize
the cache miss penalty. The line size is eight instructions (32 bytes) to
maximize performance.
In addition, the contents of one set of the instruction cache (set “A”)
can be “locked” by setting a bit in a CP0 register. Locking the set
prevents its contents from being overwritten by a subsequent cache
miss; refill occurs then only into “set B”.
This operation effectively “locks” time-critical code into one 4kB set,
while allowing the other set to service other instruction streams in a
normal fashion. Thus, the benefits of cached performance are achieved,
while deterministic real-time response is preserved.
'DWD#&DFKH
For fast, single cycle data access, the RC4650 includes an 8KB onchip data cache that is two-way set associative with a fixed 32-byte
(eight words) line size. Table 4 lists the RC4650 cache attributes.
&KDUDFWHULVWLFV
,QVWUXFWLRQ
'DWD
Size
8KB
8KB
Organization
2-way set associative
2-way set associative
Line size
32B
32B
Index
vAddr11..0
vAddr11..0
Tag
pAddr31..12
pAddr31..12
Write policy
n.a.
writeback /writethru
Line transfer order
read sub-block order
read sub-block order
write sequential
write sequential
Miss restart after
transfer of
entire line
first word
Parity
per-word
per-byte
Cache locking
set A
set A
The data cache is protected with byte parity and its tag is protected
with a single parity bit. It is virtually indexed and physically tagged to
allow simultaneous address translation and data cache access
The normal write policy is writeback, which means that a store to a
cache line does not immediately cause memory to be updated. This
increases system performance by reducing bus traffic and eliminating
the bottleneck of waiting for each store operation to finish before issuing
a subsequent memory operation. Software can however select writethrough for certain address ranges, using the CAlg register in CP0.
Cache protocols supported for the data cache are:
Uncached. Addresses in a memory area indicated as uncached will
not be read from the cache. Stores to such addresses will be written
directly to main memory, without changing cache contents.
◆ Writeback.
Loads and instruction fetches will first search the
cache, reading main memory only if the desired data is not
cache resident. On data store operations, the cache is first
searched to see if the target address is cache resident. If it is
resident, the cache contents will be updated, and the cache line
marked for later writeback. If the cache lookup misses, the
target line is first brought into the cache before the cache is
updated.
◆ Write-through with write allocate.
Loads and instruction
fetches will first search the cache, reading main memory only if
the desired data is not cache resident. On data store operations,
the cache is first searched to see if the target address is cache
resident. If it is resident, the cache contents will be updated and
main memory will also be written; the state of the “writeback” bit
of the cache line will be unchanged. If the cache lookup misses,
the target line is first brought into the cache before the cache is
updated.
◆
Write-through without write-allocate. Loads and instruction
fetches will first search the cache, reading main memory only if
the desired data is not cache resident. On data store operations,
the cache is first searched to see if the target address is cache
resident. If it is resident, the cache contents will be updated, and
the cache line marked for later writeback. If the cache lookup
misses, then only main memory is written.
Associated with the Data Cache is the store buffer. When the
RC4650 executes a Store instruction, this single-entry buffer gets
written with the store data while the tag comparison is performed. If the
tag matches, then the data is written into the Data Cache in the next
cycle that the Data Cache is not accessed (the next non-load cycle).
The store buffer allows the RC4650 to execute a store every processor
cycle and to perform back-to-back stores without penalty.
:ULWH#%XIIHU
Table 4 RC4650 Cache Attributes
Writes to external memory, whether cache miss writebacks or stores
to uncached or write-through addresses, use the on-chip write buffer.
The write buffer holds up to four address and data pairs. The entire
buffer is used for a data cache writeback and allows the processor to
proceed in parallel with memory update.
6 of 25
March 28, 2000
IDT79RC4650™
6\VWHP#,QWHUIDFH
6\VWHP#$GGUHVV2'DWD#%XV
The RC4650 supports a 64-bit system interface that is bus compatible with the RC4700 system interface. In addition, the RC4650 supports
a 32-bit system interface mode, allowing the CPU to interface directly
with a lower cost memory system.
The 64-bit System Address Data (SysAD) bus is used to transfer
addresses and data between the RC4650 and the rest of the system. It
is protected with an 8-bit parity check bus, SysADC. When initialized for
32-bit operation, SysAD can be viewed as a 32-bit multiplexed bus, with
4 parity check bits.
The RC64475 supports a 64-bit system interface that is bus compatible with the RC4650 system interface.
The interface consists of a 64-bit Address/Data bus with 8 check bits
and a 9-bit command bus protected with parity. In addition, there are 8
handshake signals and 6 interrupt inputs. The interface has a simple
timing specification and is capable of transferring data between the
processor and memory at a peak rate of 1000MB/sec.
Figure 3 shows a typical system using the RC4650. In this example
two banks of DRAMs are used to supply and accept data with a
DDxxDD data pattern.
The RC4650 clocking interface allows the CPU to be easily mated
with external reference clocks. The CPU input clock is the bus reference
clock, and can be between 50 and 125MHz (somewhat dependent on
maximum pipeline speed for the CPU).
An on-chip phase-locked-loop generates the pipeline clock from the
system interface clock by multiplying it up an amount selected at system
reset. Supported multipliers are values 2 through 8 inclusive, allowing
systems to implement pipeline clocks at significantly higher frequency
than the system interface clock.
The system interface is configurable to allow easier interfacing to
memory and I/O systems of varying frequencies. The bus frequency and
reference timing of the RC4650 are taken from the input clock. The rate
at which the CPU transmits data to the system interface is programmable via boot time mode control bits. The rate at which the processor
receives data is fully controlled by the external device. Therefore, either
a low cost interface requiring no read or write buffering or a faster, high
performance interface can be designed to communicate with the
RC4650. Again, the system designer has the flexibility to make these
price/performance trade-offs.
6\VWHP#&RPPDQG#%XV
The RC4650 interface has a 9-bit System Command (SysCmd) bus.
The command bus indicates whether the SysAD bus carries an address
or data. If the SysAD carries an address, then the SysCmd bus also indicates what type of transaction is to take place (for example, a read or
write). If the SysAD carries data, then the SysCmd bus also gives information about the data (for example, this is the last data word transmitted, or the cache state of this data line is clean exclusive). The
SysCmd bus is bidirectional to support both processor requests and
external requests to the RC4650. Processor requests are initiated by the
RC4650 and responded to by an external device. External requests are
issued by an external device and require the RC4650 to respond.
Address
Boot
ROM
DRAM
(80ns)
Control
SCSI
ENET
32 or 64
Memory I/O
Controller
32 or 64
RC4650
9
2
11
Figure 3 Typical RC4650 System Architecture
7 of 25
March 28, 2000
IDT79RC4650™
The RC4650 supports single datum (one to eight byte) and 8-word
block transfers on the SysAD bus. In the case of a single-datum transfer,
the low-order 3 address bits gives the byte address of the transfer, and
the SysCmd bus indicates the number of bytes being transferred. The
choice of 32- or 64-bit wide system interface dictates whether a cache
line block transaction requires 4 double word data cycles or 8 single
word cycles, and whether a single datum transfer larger than 4 bytes
needs to be broken into two smaller transfers.
+DQGVKDNH#6LJQDOV
There are six handshake signals on the system interface. Two of
these signals, RdRdy* and WrRdy*, are used by an external device to
indicate to the RC4650 whether it can accept a new read or write transaction. The RC4650 samples these signals before deasserting the
address on read and write requests.
ExtRqst* and Release* are used to transfer control of the SysAD and
SysCmd buses between the processor and an external device. When an
external device needs to control the interface, it asserts ExtRqst*. The
RC4650 responds by asserting Release* to release the system interface
to slave state.
ValidOut* and ValidIn* are used by the RC4650 and the external
device respectively to indicate that there is a valid command or data on
the SysAD and SysCmd buses. The RC4650 asserts ValidOut* when it
is driving these buses with a valid command or data, and the external
device drives ValidIn* when it has control of the buses and is driving a
valid command or data.
1RQ02YHUODSSLQJ#6\VWHP#,QWHUIDFH
The RC4650 requires a non-overlapping system interface, compatible with the RC4700. This means that only one processor request may
be outstanding at a time and that the request must be serviced by an
external device before the RC4650 issues another request. The RC4650
can issue read and write requests to an external device, and an external
device can issue read and write requests to the RC4650.
The RC4650 asserts ValidOut* and simultaneously drives the
address and read command on the SysAD and SysCmd buses. If the
system interface has RdRdy* or Read transactions asserted, then the
processor tristates its drivers and releases the system interface to slave
state by asserting Release*. The external device can then begin sending
the data to the RC4650.
Figure 4 shows a processor block read request and the external
agent read response. The read latency is 4 cycles (ValidOut* to
ValidIn*), and the response data pattern is DDxxDD. Figure 5 shows a
processor block write.
:ULWH#5HLVVXH#DQG#3LSHOLQH#:ULWH
The RC4700 and the RC4650 implement additional write protocols
designed to improve performance. This implementation doubles the
effective write bandwidth. The write re-issue has a high repeat rate of 2
cycles per write. A write issues if WrRdy is asserted 2 cycles earlier and
is still asserted at the issue cycle. If it is not still asserted, the last write
re-issues again. Pipelined writes have the same 2-cycle per write repeat
rate, but can issue one more write after WrRdy de-asserts. They still
follow the issue rule as R4x00 mode for other writes.
([WHUQDO#5HTXHVWV
The RC4650 responds to requests issued by an external device. The
requests can take several forms. An external device may need to supply
data in response to an RC4650 read request or it may need to gain
control over the system interface bus to access other resources which
may be on that bus.
MasterClock
SysAD
Addr
Data0
Data1
Data2
Data3
SysCmd
Read
CData
CData
CData
CEOD
ValidOut
ValidIn
RdRdy
WrRdy
Release
Figure 4 RC4650 Block Read Request (64-bit interface option)
8 of 25
March 28, 2000
IDT79RC4650™
The following is a list of the supported external requests:
◆
Read Response
◆ Null
0RGH#ELW
%RRW07LPH#2SWLRQV
Fundamental operational modes for the processor are initialized by
the boot-time mode control interface. The boot-time mode control interface is a serial interface operating at a very low frequency (MasterClock
divided by 256). The low-frequency operation allows the initialization
information to be kept in a low-cost EPROM; alternatively the twenty-orso bits could be generated by the system interface ASIC or a simple
PAL.
'HVFULSWLRQ
255..15
Must be zero
14..13
Output driver strength:
10 → 100% strength (fastest)
11 → 83% strength
00 → 67% strength
01 → 50% strength (slowest)
11
Disable the timer interrupt on Int[5]
12
0 → 64-bit system interface
1 → 32-bit system interface
10..9
To initialize all fundamental, operational modes, immediately after the
VCCOK signal is asserted, the processor reads a serial bit stream of 256
bits. After initialization is complete, the processor continues to drive the
serial clock output, but no further initialization bits are read.
00 → RC4000 compatible
01 → reserved
10 → pipelined writes
11 → write re-issue
8
%RRW07LPH#0RGHV
0 → Little endian
1 → Big endian
7..5
Clock multiplier:
0→2
1→3
2→4
3→5
4→6
5→7
6→8
7 reserved
4..1
Writeback data rate:
64-bit
0→∆
1 → DDx
2 → DDxx
3 → DxDx
4 → DDxxx
5 → DDxxxx
6 → DxxDxx
7 → DDxxxxxx
8 → DxxxDxxx
9-15 reserved
The boot-time serial mode stream is defined in Table 5. Bit 0 is the bit
presented to the processor when VCCOK is asserted; bit 255 is the last.
3RZHU#0DQDJHPHQW
CP0 is also used to control the power management for the RC4650.
This is the standby mode and it can be used to reduce the power
consumption of the internal core of the CPU. The standby mode is
entered by executing the WAIT instruction with the SysAD bus idle and
is exited by any interrupt.
6WDQGE\#0RGH#2SHUDWLRQ
The RC4650 provides a means to reduce the amount of power
consumed by the internal core when the CPU would otherwise not be
performing any useful operations. This is known as “Standby Mode.”
(QWHULQJ#6WDQGE\#0RGH
Executing the WAIT instruction enables interrupts and enters
Standby mode. When the WAIT instruction finishes the W pipe-stage, if
the SysAd bus is currently idle, the internal clocks will shut down, thus
freezing the pipeline. The PLL, internal timer, and some of the input pins
(Int[5:0]*, NMI*, ExtReq*, Reset*, and ColdReset*) will continue to run. If
the conditions are not correct when the WAIT instruction finishes the W
pipe-stage (i.e. the SysAd bus is not idle), the WAIT is treated as a NOP.
Once the CPU is in Standby Mode, any interrupt, including the internally generated timer interrupt, will cause the CPU to exit Standby
Mode.
0
32-bit
0→Ω
1 → WWx
2 → WWxx
3 → WxWx
4 → WWxxx
5 → WWxxxx
6 → WxxWxx
7 → WWxxxxxx
8 → WxxxWxxx
9-15 reserved
Reserved (must be zero)
Table 5 Boot-time mode stream
7KHUPDO#&RQVLGHUDWLRQV
The RC4650 utilizes special packaging techniques to improve the
thermal properties of high-speed processors. The RC4650 is packaged
using cavity down packaging in a 208-pin QFP (DP). The QFP package
allows for an efficient thermal transfer between the die and the case.
The R4650 and the RV4650 are guaranteed in a case temperature
range of 0°C to +85°C for commercial temperature parts and in a case
temperature range of -40°C to +85°C for industrial temperature parts.
The type of package, speed (power) of the device, and airflow conditions
affect the equivalent ambient temperature conditions that will meet this
specification. The equivalent allowable ambient temperature, TA, can be
9 of 25
March 28, 2000
IDT79RC4650™
calculated using the thermal resistance from case to ambient (∅CA) of
the given package. The following equation relates ambient and case
temperatures:
TA = TC - P * ∅CA
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#4<<;=
– Added 200 MHz operation frequency.
&KDQJHV#WR#YHUVLRQ#GDWHG#$SULO#4<<;
Features:
– Changed dhrystone/sec reference
where P is the maximum power consumption at hot temperature,
calculated by using the maximum ICC specification for the device.
Typical values for ∅CA at various airflows are shown in Table 6.
Power Consumption (RV4650):
– Upgraded System Condition Icc active parameters
∅&$
$LUIORZ#+IW2PLQ,
3
533
733
933
;33
208 QFP (DP)
21
13
10
9
8
Clock Parameters:
– Changed MasterClock period to 200MHz
4333
&KDQJHV#WR#YHUVLRQ#GDWHG#)HEUXDU\#4<<<
7
Packaging:
– MQUAD packaging changed to PQUAD (DP)
Table 6 Thermal Resistance (∅CA) at Various Airflows
Note that the RC4650 implements advanced power management to
substantially reduce the average power dissipation of the device. This
operation is described in the IDT79RC4640 and IDT79RC4650 RISC
Processor Hardware User’s Manual.
&KDQJHV#WR#YHUVLRQ#GDWHG#-XQH#4<<<
– Added 267 MHz speed to the RV4650, removed 100MHz from
the RV4650
'DWD#6KHHW#5HYLVLRQ#+LVWRU\
&KDQJHV#WR#YHUVLRQ#GDWHG#-XO\#4<<<
– Corrected several incorrect references to figures and tables.
&KDQJHV#WR#YHUVLRQ#GDWHG#6HSWHPEHU#4<<8=
AC Electrical Characteristics:
– In System Interface Parameters tables (RC4650 and
RV4650), Data Setup and Data Hold minimums changed.
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#5333
– Replaced existing figure in Mode Configuration Interface
Reset Sequence section with 3 reset figures.
– Revised values in System Interface Parameters table.
&KDQJHV#WR#YHUVLRQ#GDWHG#0DUFK#4<<:=
Features:
– Added 150 MHz operation frequency.
– Upgraded spec to “final.”
MasterClock
SysAD
Addr
Data0
Data1
Data2
Data3
SysCmd
Write
CData
CData
CData
CEOD
ValidOut
ValidIn
RdRdy
WrRdy
Release
Figure 5 RC4650 Block Write Request (64-bit system interface)
10 of 25
March 28, 2000
IDT79RC4650™
3LQ#'HVFULSWLRQV
The following is a list of interface, interrupt, and miscellaneous pins available on the RC4650. Pins marked with one asterisk are active when low.
####3LQ#1DPH
7\SH
'HVFULSWLRQ
System interface:
ExtRqst*
Input
External request
Signals that the system interface needs to submit an external request.
Release*
Output
Release interface
Signals that the processor is releasing the system interface to slave state
RdRdy*
Input
Read Ready
Signals that an external agent can now accept a processor read.
WrRdy*
Input
Write Ready
Signals that an external agent can now accept a processor write request.
ValidIn*
Input
Valid Input
Signals that an external agent is now driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
ValidOut*
Output
Valid output
Signals that the processor is now driving a valid address or data on the SysAD bus and a valid command
or data identifier on the SysCmd bus.
SysAD(63:0)
Input/Output
System address/data bus
A 64-bit address and data bus for communication between the processor and an external agent.
SysADC(7:0)
Input/Output
System address/data check bus
An 8-bit bus containing parity check bits for the SysAD bus during data bus cycles.
SysCmd(8:0)
Input/Output
System command/data identifier bus
A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmdP
Input/Output
Reserved system command/data identifier bus parity
For the RC4650 this signal is unused on input and zero on output.
Clock/control interface:
MasterClock
Input
Master clock
Master clock input used as the system interface reference clock. All output timings are relative to this input
clock. Pipeline operation frequency is derived by multiplying this clock up by the factor selected during
boot initialization.
VCCP
Input
Quiet VCC for PLL
Quiet VCC for the internal phase locked loop.
VSSP
Input
Quiet VSS for PLL
Quiet VSS for the internal phase locked loop.
Int*(5:0)
Input
Interrupt
Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register.
NMI*
Input
Non-maskable interrupt
Non-maskable interrupt, ORed with bit 6 of the interrupt register.
Interrupt interface:
11 of 25
March 28, 2000
IDT79RC4650™
####3LQ#1DPH
7\SH
'HVFULSWLRQ
Initialization interface:
VCCOk
Input
VCC is OK
When asserted, this signal indicates to the RC4650 that the power supply has been above Vcc minimum
for more than 100 milliseconds and will remain stable. The assertion of VCCOk initiates the reading of the
boot-time mode control serial stream.
ColdReset*
Input
Cold reset
This signal must be asserted for a power on reset or a cold reset. ColdReset must be de-asserted synchronously with MasterClock.
Reset*
Input
Reset
This signal must be asserted for any reset sequence. It may be asserted synchronously or asynchronously for a cold reset, or synchronously to initiate a warm reset. Reset must be de-asserted synchronously with MasterClock.
ModeClock
Output
Boot mode clock
Serial boot-mode data clock output at the system clock frequency divided by two hundred and fifty six.
ModeIn
Input
Boot mode data in
Serial boot-mode data input.
$EVROXWH#0D[LPXP#5DWLQJV
Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
6\PERO
57983
8139±
±8(
597983
6169±
±8(
597983
6169±
±8(
&RPPHUFLDO
&RPPHUFLDO
,QGXVWULDO
5DWLQJ
8QLW
VTERM
Terminal Voltage with respect to GND
–0.51 to +7.0
–0.51 to +4.6
–0.51 to +4.6
V
TC
Operating Temperature(case)
0 to +85
0 to +85
-40 to +85
°C
TBIAS
Case Temperature Under Bias
–55 to +125
–55 to +125
–55 to +125
°C
TSTG
Storage Temperature
–55 to +125
–55 to +125
–55 to +125
°C
DC Input Current
202
202
202
mA
DC Output Current
503
503
503
mA
IIN
IOUT
1.
VIN minimum = –2.0V for pulse width less than 15ns. VIN should not exceed VCC +0.5 Volts.
When VIN < 0V or VIN > VCC
3.
Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.
2.
5HFRPPHQGHG#2SHUDWLRQ#7HPSHUDWXUH#DQG#6XSSO\#9ROWDJH
*UDGH
7HPSHUDWXUH
57983
597983
9&&
9&&
Commercial
0°C to +85°C (Case)
5.0V±5%
3.3V±5%
Industrial
-40°C + 85°C (Case)
N/A
3.3V±5%
12 of 25
March 28, 2000
IDT79RC4650™
'&#(OHFWULFDO#&KDUDFWHULVWLFV#³#&RPPHUFLDO#7HPSHUDWXUH#UDQJH³57983
(VCC = 5.0±5%, TCASE = 0°C to +85°C)
3DUDPHWHU
57983#4330+]
0LQLPXP
0D[LPXP
57983#4660+]
0LQLPXP
&RQGLWLRQV
0D[LPXP
VOL
—
0.1V
—
0.1V
VOH
VCC - 0.1V
—
VCC - 0.1V
—
VOL
—
0.4V
—
0.4V
VOH
2.4V
—
2.4V
—
VIL
–0.5V
0.2VCC
–0.5V
0.2VCC
—
VIH
2.0V
VCC + 0.5V
2.0V
VCC + 0.5V
—
IIN
—
±10uA
—
±10uA
0 ≤ VIN ≤ VCC
CIN
—
10pF
—
10pF
—
COUT
—
10pF
—
10pF
—
I/OLEAK
—
20uA
—
20uA
Input/Output Leakage
|IOUT| = 20uA
|IOUT| = 4mA
3RZHU#&RQVXPSWLRQ³57983
3DUDPHWHU
57983#4330+]
7\SLFDO4
0D[
57983#4660+]
7\SLFDO4
&RQGLWLRQV
0D[
System Condition:
100/50MHz
ICC
—
75 mA2
—
100 mA2
CL = 0pF3
—
150 mA2
—
200 mA2
CL = 50pF
700 mA2
900 mA2
900 mA2
950 mA2
CL = 0pF
No SysAd activity3
800 mA2
1000 mA2
1000 mA2
1100 mA2
CL = 50pF
R4x00 compatible writes,
TC = 25oC
800 mA2
1200 mA4
1000 mA2
1350 mA4
CL = 50pF
Pipelined writes or write reissue,
TC = 25oC
standby
active,
64-bit bus
option
133/67MHz
—
1.
Typical integer instruction mix and cache miss rates, Vcc 3.3V, TA=25×.
These are not tested. They are the results of engineering analysis and are provided for reference only.
3.
Guaranteed by design.
4.
These are the specifications IDT tests to insure compliance.
2.
13 of 25
March 28, 2000
IDT79RC4650™
$&#HOHFWULFDO#&KDUDFWHULVWLFV#³#&RPPHUFLDO#7HPSHUDWXUH#5DQJH³57983
(VCC=5.0V ± 5%; TCASE = -0°C to +85°C)
&ORFN#3DUDPHWHUV³57983
3DUDPHWHU
6\PERO
57983
4330+]
7HVW#&RQGLWLRQV
0LQ
57983
4660+]
0D[
0LQ
8QLWV
0D[
Pipeline clock frequency
PClk
—
50
100
50
133
MHz
MasterClock HIGH
tMCHIGH
Transition ≤ tMCRise/Fall
4
—
3
—
ns
MasterClock LOW
tMCLOW
Transition ≤ tMCRise/Fall
4
—
3
—
ns
MasterClock Frequency1
—
—
25
50
25
67
MHz
MasterClock Period
tMCP
—
20
40
15
40
ns
Clock Jitter for MasterClock
tJitterIn2
—
—
±250
—
±250
ps
—
—
5
—
4
ns
—
—
5
—
4
ns
—
—
256*
tMCP
—
256*
tMCP
ns
MasterClock Rise Time
tMCRise
MasterClock Fall Time
tMCFall
ModeClock Period
1.
2.
2
2
tModeCKP
2
Operation of the RC4650 is only guaranteed with the Phase Lock Loop enabled.
Guaranteed by design.
6\VWHP#,QWHUIDFH#3DUDPHWHUV³57983
(VCC=5.0V ± 5%; TCASE = 0°C to +85°C)
Note: Timings are measured from 1.5V of the clock to 1.5V of the signal.
3DUDPHWHU
6\PERO
57983
4330+]
7HVW#&RQGLWLRQV#
0LQ
Data Output1
tDO = Max
0D[
57983
4660+]
0LQ
8QLWV
0D[
1.02
9
1.02
9
ns
mode14..13 = 01 (slowest)
2.02
12
2.0
12
ns
mode14..13 = 10
1.0
—
1.0
—
ns
5.5
—
4.5
—
ns
2
—
1.5
—
ns
mode14..13 = 10 (fastest)
mode14..13 = 11 (85%)
mode14..13 = 00 (66%)
Data Output Hold
tDOH3
mode14..13 = 11
mode14..13 = 00
mode14..13 = 01
Data Setup
tDS
Data Hold
tDH
trise = 5ns
tfall = 5ns
1.
Capacitive load for all output timings is 50pF.
2.
Guaranteed by design.
3.
50pf loading on external output signals, fastest settings
14 of 25
March 28, 2000
IDT79RC4650™
%RRW0WLPH#,QWHUIDFH#3DUDPHWHUV³57983
(VCC=5.0V ± 5%; TCASE = 0°C to +85°C)
3DUDPHWHU
57983
4330+]
7HVW#
&RQGLWLRQV
6\PERO
0LQ
57983
4660+]
0D[
0LQ
8QLWV
0D[
Mode Data Setup
tDS
—
3
—
3
—
Master Clock Cycle
Mode Data Hold
tDH
—
0
—
0
—
Master Clock Cycle
&DSDFLWLYH#/RDG#'HUDWLRQ³57983
3DUDPHWHU
6\PERO
Load Derate
CLD
4330+]
7HVW#
&RQGLWLRQV
—
4660+]
0LQ
0D[
0LQ
0D[
—
2
—
2
8QLWV
ns/25pF
'&#(OHFWULFDO#&KDUDFWHULVWLFV#³#&RPPHUFLDO#2#,QGXVWULDO#7HPSHUDWXUH#
5DQJH³597983
(VCC = 3.3±5%, Commercial TCASE = 0°C to +85°C, Industrial TCASE = -40°C to +85°C)
3DUDPHWHU
597983#4660+]
597983#4830+]
&RQGLWLRQV
0LQLPXP
0D[LPXP
0LQLPXP
0D[LPXP
VOL
—
0.1V
—
0.1V
VOH
VCC - 0.1V
—
VCC - 0.1V
—
VOL
—
0.4V
—
0.4V
VOH
2.4V
—
2.4V
—
VIL
–0.5V
0.2VCC
–0.5V
0.2VCC
—
VIH
0.7VCC
VCC + 0.5V
0.7VCC
VCC + 0.5V
—
IIN
—
±10uA
—
±10uA
0 ≤ VIN ≤ VCC
CIN
—
10pF
—
10pF
—
COUT
—
10pF
—
10pF
—
I/OLEAK
—
20uA
—
20uA
Input/Output Leakage
3DUDPHWHU
597983#4;30+]
|IOUT| = 20uA
|IOUT| = 4mA
597983#59:0+]4
597983#5330+]
&RQGLWLRQV
0LQLPXP 0D[LPXP 0LQLPXP 0D[LPXP 0LQLPXP 0D[LPXP
VOL
—
0.1V
—
0.1V
—
0.1V
VOH
VCC - 0.1V
—
VCC - 0.1V
—
VCC - 0.1V
—
VOL
—
0.4V
—
0.4V
—
0.4V
VOH
2.4V
—
2.4V
—
2.4V
—
VIL
–0.5V
0.2VCC
–0.5V
0.2VCC
–0.5V
0.2VCC
15 of 25
|IOUT| = 20uA
|IOUT| = 4mA
—
March 28, 2000
IDT79RC4650™
3DUDPHWHU
597983#4;30+]
597983#59:0+]4
597983#5330+]
&RQGLWLRQV
0LQLPXP 0D[LPXP 0LQLPXP 0D[LPXP 0LQLPXP 0D[LPXP
VIH
0.7VCC
VCC + 0.5V
0.7VCC
VCC + 0.5V
0.7VCC
VCC + 0.5V
—
IIN
—
±10uA
—
±10uA
—
±10uA
0 ≤ VIN ≤ VCC
CIN
—
10pF
—
10pF
—
10pF
—
COUT
—
10pF
—
10pF
—
10pF
—
I/OLEAK
—
20uA
—
20uA
—
20uA
Input/Output Leakage
1.
Industrial temperature range is not available at 267MHz
3RZHU#&RQVXPSWLRQ³597983
3DUDPHWHU
System Condition
ICC
standby
active,
64-bit bus
option
597983#4660+]
7\SLFDO4
0D[
133/67MHz
597983#483#0+]
7\SLFDO4
150/75MHz
—
60 mA2
—
&RQGLWLRQV
0D[
—
—
60mA2
CL = 0pF3
110 mA2
—
110mA2
CL = 50pF
625 mA2
700 mA2
700 mA2
800mA2
CL = 0pF, No SysAd activity3
700 mA2
800 mA2
850mA2
900mA2
CL = 50pF R4x00 |compatible writes
TC = 25oC
700 mA2
900 mA4
850mA2
1000mA4
CL = 50pF Pipelined writes or Write re-issue,
TC = 25oC
1.
Typical integer instruction mix and cache miss rates, Vcc 3.3V, TA=25×.
These are not tested. They are the result of engineering analysis and are provided for reference only.
3.
Guaranteed by design.
4.
These are the specifications IDT tests to insure compliance.
2.
3DUDPHWHU
597983#4;3#0+] 597983#533#0+]
597983#59:#0+]
7\SLFDO4
7\SLFDO4
0D[
System Condition 180/90MHz
ICC
standby
active,
64-bit bus
option
7\SLFDO4
0D[
200/100MHz
—
60mA2
—
267/89MHz
—
60mA2
110mA2
—
855 mA2
900mA2
930mA2
930mA2
&RQGLWLRQV
0D[
—
—
60mA2
CL = 0pF3
110mA2
—
110mA2
CL = 50pF
925mA2
1000mA2
925mA2
1100mA2
CL = 0pF, No SysAd activity3
1000mA2
1000mA2
1100mA2
1000mA2
1300mAb
CL = 50pF R4xxx|compatible writes
TC = 25oC
1200mA4
1000mA2
1300mA4
1000mA2
1500mAa
CL = 50pF Pipelined writes or Write
re-issue, TC = 25oC
1.
Typical integer instruction mix and cache miss rates, Vcc 3.3V, TA=25×.
These are not tested. They are the result of engineering analysis and are provided for reference only.
3.
Guaranteed by design.
4.
These are the specifications IDT tests to insure compliance.
2.
16 of 25
March 28, 2000
IDT79RC4650™
$&#(OHFWULFDO#&KDUDFWHULVWLFV#³#&RPPHUFLDO2,QGXVWULDO#7HPSHUDWXUH
5DQJH³597983
(VCC=3.3V ± 5%; Commercial TCASE = 0°C to +85°C, Industrial TCASE = -40°C to +85°C)
&ORFN#3DUDPHWHUV³597983
Note: Operation of the RC4650 is only guaranteed with the Phase Lock Loop enabled.
3DUDPHWHU
6\PERO
597983
4660+]
7HVW#&RQGLWLRQV
0LQ
Pipeline clock Frequency
PClk
MasterClock HIGH
tMCHIGH
MasterClock LOW
8QLWV
0D[
50
133
MHz
Transition ≤ tMCRise/Fall
3
—
ns
tMCLOW
Transition ≤ tMCRise/Fall
3
—
ns
MasterClock Frequency1
—
—
25
67
MHz
MasterClock Period
tMCP
—
15
40
ns
Clock Jitter for MasterClock
tJitterIn2
—
—
±250
ps
MasterClock Rise Time
tMCRise2
—
—
4
ns
MasterClock Fall Time
tMCFall2
—
—
4
ns
—
—
256*
tMCP
ns
ModeClock Period
tModeCKP
2
1.
Operation of the RC4650 is only guaranteed with the Phase Lock Loop enabled.
Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
2.
597983
4830+]
3DUDPHWHU
0LQ
0D[
597983
4;30+]
0LQ
0D[
597983
5330+]
0LQ
597983
59:0+]
0D[
0LQ
8QLWV
0D[
Pipeline clock Frequency
50
150
50
180
50
200
100
267
MHz
MasterClock HIGH
3
—
3
—
3
—
3
—
ns
3
—
3
—
3
—
3
—
ns
MasterClock Frequency
25
75
25
90
25
100
50
125
MHz
MasterClock Period
13.3
40
11.1
40
10
40
8
20
ns
Clock Jitter for MasterClock
—
±250
—
±250
—
±250
—
±250
ps
MasterClock Rise Time
—
3
—
2.5
—
2
—
2
ns
MasterClock Fall Time
—
3
—
2.5
—
2
—
2
ns
ModeClock Period
—
256*
tMCP
—
256*
tMCP
—
256*
tMCP
—
256*
tMCP
ns
MasterClock LOW
(5)
17 of 25
March 28, 2000
IDT79RC4650™
6\VWHP#,QWHUIDFH#3DUDPHWHUV³597983#
(VCC=3.3V ± 5%; Commercial TCASE = 0°C to +85°C, Industrial TCASE = -40°C to +85°C)
Note: Timings are measured from 1.5V of the clock to 1.5V of the signal.
3DUDPHWHU
6\PERO
Data Output1
tDM= Min
tDO = Max
Data Output Hold
tDOH
Input Data Setup
tDS
Input Data Hold
tDH
1.
2.
7HVW#&RQGLWLRQV#
2
597983
46629:0+]
597983
4832:80+]
0LQ
0LQ
0D[
8QLWV
0D[
mode14..13 = 10 (fastest)
1.0
9
1.0
9
ns
mode14..13 = 01 (slowest)
2.0
12
2.0
12
ns
mode14..13 = 10 (fastest)
1.0
—
1.0
—
ns
trise = 5ns
tfall = 5ns
4.5
—
4.5
—
ns
1.5
—
1.5
—
ns
Capacitive load for all output timings is 50pF.
50pf loading on external output signals, fastest settings
3DUDPHWHU
6\PERO
tDM= Min
tDO = Max
Data Output
597983
4;32
<30+]
7HVW#&RQGLWLRQV
597983
5332
4330+]
597983
59:2;<0+]
0LQ
8QLWV
0LQ
0D[
0LQ
0D[
0D[
mode14..13 = 10 (fastest)
1.0
9
1.0
4.5
1.0
4.5
ns
mode14..13 = 01 (slowest)
2.0
10
2.0
5.0
—
5.0
ns
Data Output Hold
tDOH*
mode14..13 = 10 (fastest)
1.0
—
1.0
—
1.0
—
ns
Data Input
tDS
trise = 3ns
tfall = 3ns
4.5
—
4.5
—
2.5
—
ns
1.5
—
1.5
—
1.0
—
ns
tDH
50pf loading on external output signals, fastest settings
%RRW#7LPH#,QWHUIDFH#3DUDPHWHUV³597983
4660+]
3DUDPHWHU
6\PERO
7HVW#
&RQGLWLRQV
Mode Data
Setup
tDS
—
3
Mode Data
Hold
tDH
—
0
4830+]
0D
[
0LQ
4;30+]
5330+]
59:0+]
8QLWV &RQGLWLRQV
0LQ 0D[ 0LQ 0D[ 0LQ 0D[ 0LQ
0D[
—
3
—
3
—
3
—
3
—
ns
Master Clock
Cycle
—
0
—
0
—
0
—
0
—
ns
Master Clock
Cycle
&DSDFLWLYH#/RDG#'HUDWLRQ³597983
3DUDPHWHU
6\PERO
7HVW#
&RQGLWLRQV
Load Derate
CLD
—
4660+]
4830+]
4;30+]
5330+]
59:0+]
0LQ
0D[
0LQ
0D[
0LQ
0D[
0LQ
0D[
0LQ
0D[
—
2
—
2
—
2
—
2
—
1
18 of 25
8QLWV
ns/25pF
March 28, 2000
IDT79RC4650™
7LPLQJ#&KDUDFWHULVWLFV³597983
1
Cycle
2
3
4
M asterClock
t MCkHigh
tMCkLow
tMCkP
SysAD,SysCm d Driven
SysADC
D
D
D
t DM
tDOH
tDZ
tDO
SysAD,SysCm d Received
SysADC
D
D
D
D
t DS
tDH
Control Signal CPU driven
ValidOut*
Release*
tDO
tDOH
Control Signal CPU received
RdRdy*
W rRdy*
ExtRqst*
ValidIn*
NM I*
Int*(5:0)
tDS
tDH
* = active low signal
Figure 6 System Clocks Data Setup, Output, and Hold timing
19 of 25
March 28, 2000
IDT79RC4650™
0RGH#&RQILJXUDWLRQ#,QWHUIDFH#5HVHW#6HTXHQFH
2.3V
2.3V
Vcc
MasterClock
(MClk)
TDS
> 100ms
VCCOK
256
MClk
256 MClk cycles
cycles
ModeClock
TMDS
TMDH
Bit 0
ModeIn
Bit 1
Bit
255
TDS
TDS
> 64K MClk cycles
ColdReset*
> 64 MClk cycles
TDS
TDS
Reset*
Figure 7 Power-on Reset
Vcc
Master
Clock
(MClk)
TDS
TDS
> 100ms
VCCOK
256 MClk cycles
256
MClk
cycles
ModeClock
TMDS
TMDH
Bit
Bit
1
255
Bit
0
ModeIn
TDS
TDS
> 64K MClk cycles
ColdReset*
> 64 MClk cycles
TDS
TDS
Reset*
Figure 8 Cold Reset
Vcc
Master
Clock
(MClk)
VCCOK
256 MClk cycles
ModeClock
ModeIn
ColdReset*
TDS
Reset*
TDS
> 64 MClk cycles
Figure 9 Warm Reset
20 of 25
March 28, 2000
IDT79RC4650™
#3K\VLFDO#6SHFLILFDWLRQV#³#53;03LQ#4)3
21 of 25
March 28, 2000
IDT79RC4650™
3K\VLFDO#6SHFLILFDWLRQV#0#3DJH#5
22 of 25
March 28, 2000
IDT79RC4650™
5&7983#4)3#3DFNDJH#3LQ02XW
Note: N.C. pins should be left floating for maximum flexibility and compatibility with future designs.
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
1
N.C.
53
N.C.
105
N.C.
157
N.C.
2
N.C.
54
N.C.
106
N.C.
158
N.C.
3
N.C.
55
N.C.
107
N.C.
159
SysAD59
4
N.C.
56
N.C.
108
N.C.
160
ColdReset1
5
N.C.
57
SysCmd2
109
N.C.
161
SysAD28
6
N.C.
58
SysAD36
110
N.C.
162
VCC
7
N.C.
59
SysAD4
111
N.C.
163
VSS
8
N.C.
60
SysCmd1
112
N.C.
164
SysAD60
9
N.C.
61
VSS
113
N.C.
165
Reset1
10
SysAD11
62
VCC
114
SysAD52
166
SysAD29
167
SysAD61
11
VSS
63
SysAD35
115
ExtRqst1
12
VCC
64
SysAD3
116
VCC
168
SysAD30
13
SysCmd8
65
SysCmd0
117
VSS
169
VCC
14
SysAD42
66
SysAD34
118
SysAD21
170
VSS
15
SysAD10
67
VSS
119
SysAD53
171
SysAD62
172
SysAD31
16
SysCmd7
68
VCC
120
RdRdy1
17
VSS
69
SysAD2
121
Modein
173
SysAD63
18
VCC
70
Int51
122
SysAD22
174
VCC
19
SysAD41
71
SysAD33
123
SysAD54
175
VSS
20
SysAD9
72
SysAD1
124
VCC
176
VCCOK
21
SysCmd6
73
VSS
125
VSS
177
SysADC3
22
SysAD40
74
VCC
126
Release1
178
SysADC7
127
SysAD23
179
N.C.
23
VSS
75
Int41
24
VCC
76
SysAD32
128
SysAD55
180
N.C.
25
SysAD8
77
SysAD0
129
NMI1
181
N.C.
26
SysCmd5
78
Int31
130
VCC
182
N.C.
27
SysADC4
79
VSS
131
VSS
183
N.C.
28
SysADC0
80
VCC
132
SysADC2
184
N.C.
29
VSS
81
Int21
133
SysADC6
185
VCCP
30
VCC
82
SysAD16
134
SysAD24
186
VSSP
31
SysCmd4
83
SysAD48
135
VCC
187
MasterClock
136
VSS
188
VCC
32
SysAD39
84
Int11
33
SysAD7
85
VSS
137
SysAD56
189
VSS
34
SysCmd3
86
VCC
138
SysAD25
190
SysADC5
35
VSS
87
SysAD17
139
SysAD57
191
SysADC1
23 of 25
March 28, 2000
IDT79RC4650™
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
3LQ
)XQFWLRQ
36
VCC
88
SysAD49
140
VCC
192
VCC
37
SysAD38
89
Int01
141
VSS
193
VSS
38
SysAD6
90
SysAD18
142
N.C
194
SysAD47
39
ModeClock
91
VSS
143
SysAD26
195
SysAD15
40
WrRdy1
92
VCC
144
SysAD58
196
SysAD46
41
SysAD37
93
SysAD50
145
N.C.
197
VCC
146
VCC
198
VSS
42
SysAD5
94
ValidIn1
43
VSS
95
SysAD19
147
VSS
199
SysAD14
44
VCC
96
SysAD51
148
SysAD27
200
SysAD45
45
N.C.
97
VSS
149
N.C.
201
SysAD13
46
N.C.
98
VCC
150
N.C.
202
SysAD44
151
N.C.
203
VSS
47
N.C.
99
ValidOut1
48
N.C.
100
SysAD20
152
N.C.
204
VCC
49
N.C.
101
N.C.
153
N.C.
205
SysAD12
50
N.C.
102
N.C.
154
N.C.
206
SysCmdP
51
N.C.
103
N.C.
155
N.C.
207
SysAD43
52
N.C.
104
N.C.
156
N.C.
208
N.C.
1.
N.C. pins should be left floating for maximum flexibility and compatibility with future designs.
24 of 25
March 28, 2000
IDT79RC4650™
IDT79
YY
Operating
Voltage
XXXX
999
Device
Type
Speed
A
A
Package
Temp range/
Process
Blank
I
Commercial
(0°C to +85°C Case)
Industrial
(-40°C to +85°C Case)
DP
208-pin QFP
100
133
150
180
200
267
100 MHz
133 MHz
150 MHz
180 MHz
200 MHz
267 M Hz
64-bit processor w/ DSP
Capability
4650
R
RV
5.0+/-5%
3.3+/-5%
9DOLG#&RPELQDWLRQV#
IDT79R4650 - 100, 133MHz DP
QFP package, Commercial Temperature
IDT79RV4650 - 133, 150, 180, 200, 267MHz DP
QFP package, Commercial Temperature
IDT79RV4650 - 133, 150, 180, 200MHz DPI
QFP package, Industrial Temperature
CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054
for SALES:
800-345-7015 or 408-727-6116
fax: 408-492-8674
www.idt.com
for Tech Support:
email: [email protected]
phone: 408-492-8208
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
25 of 25
March 28, 2000