ADVANCED INFORMATION IS25LP256 256MBIT 3V SERIAL FLASH MEMORY WITH 166MHZ MULTI I/O SPI & DTR INTERFACE ADVANCED DATA SHEET ADVANCED INFORMATION IS25LP256 256MBIT 3V SERIAL FLASH MEMORY WITH 166MHZ MULTI I/O SPI & DTR INTERFACE ADVANCED INFORMATION FEATURES Industry Standard Serial Interface - IS25LP256: 256Mbit/32Mbyte - 3 or 4 Byte Addressing Mode - Supports Standard SPI, Fast, Dual, Dual I/O, Quad, Quad I/O, SPI DTR, Dual I/O DTR, Quad I/O DTR, and QPI - Software & Hardware Reset - Supports Serial Flash Discoverable Parameters (SFDP) Low Power with Wide Temp. Ranges - Single 2.30V to 3.60V Voltage Supply - 10 mA Active Read Current - 8 µA Standby Current - 1 µA Deep Power Down - Temp Grades: Extended: -40°C to +105°C Extended+: -40°C to +125°C Auto Grade: up to +125°C Note: Extended+ should not be used for Automotive High Performance Serial Flash (SPI) - 80MHz Normal Read - Up to166Mhz Fast Read - Up to 80MHz DTR (Dual Transfer Rate) - Equivalent Throughput of 664 Mb/s - Selectable Dummy Cycles - Configurable Drive Strength - Supports SPI Modes 0 and 3 - More than 100,000 Erase/Program Cycles - More than 20-year Data Retention Flexible & Efficient Memory Architecture - Chip Erase with Uniform: Sector/Block Erase (4/32/64 Kbyte) - Program 1 to 256 Byte per Page - Program/Erase Suspend & Resume Efficient Read and Program modes - Low Instruction Overhead Operations - Continuous Read 8/16/32/64 Byte Burst - Selectable Burst Length - QPI for Reduced Instruction Overhead - AutoBoot operation Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 Advanced Security Protection - Software and Hardware Write Protection - Advanced Sector Protection - Top/Bottom Block protection and Complement - Individual Block/Sector unlock - Power Supply Lock Protection - 4x256 Byte Dedicated Security Area with User-lockable Bits, (OTP) One Time Programmable Memory - 128 bit Unique ID for Each Device (call factory) Industry Standard Pin-out & Packages - M =16-pin SOIC 300mil - L = 8-contact WSON 8x6mm - G = 24-ball TFBGA 6x8mm (4x6 ball array) - KGD (Call Factory) 2 ADVANCED INFORMATION IS25LP256 GENERAL DESCRIPTION The IS25LP256 Serial Flash memory offers a versatile storage solution with high flexibility and performance in a simplified pin count package. ISSI’s “Industry Standard Serial Interface” Flash is for systems that require limited space, a low pin count, and low power consumption. The device is accessed through a 4-wire SPI Interface consisting of a Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins, which can also be configured to serve as multi-I/O (see pin descriptions). The device supports Dual and Quad I/O as well as standard, Dual Output, and Quad Output SPI. Clock frequencies of up to 166MHz allow for equivalent clock rates of up to 664MHz (166MHz x 4) which equates to over 80Mbytes/data throughput. The IS25xP series of Flash adds support for DTR (Double Transfer Rate) commands that transfer addresses and read data on both edges of the clock. These transfer rates can outperform 16-bit Parallel Flash memories allowing for efficient memory access to support XIP (execute in place) operation. The memory array is organized into programmable pages of 256 bytes. This family supports page program mode where 1 to 256 bytes of data are programmed in a single command. QPI (Quad Peripheral Interface) supports 2-cycle instruction further reducing instruction times. Pages can be erased in groups of 4Kbyte sectors, 32Kbyte blocks, 64Kbyte blocks, and/or the entire chip. The uniform sector and block architecture allows for a high degree of flexibility so that the device can be utilized for a broad variety of applications requiring solid data retention. GLOSSARY Standard SPI In this operation, a 4-wire SPI Interface is utilized, consisting of Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins. Instructions are sent via the SI pin to encode instructions, addresses, or input data to the device. The SO pin is used to read data or to check the status of the device. This device supports SPI bus operation modes (0,0) and (1,1). Mutil I/O SPI Multi-I/O operation utilizes an enhanced SPI protocol to allow the device to function with Dual Output, Dual Input and Output, Quad Output, and Quad Input and Output capability. Executing these instructions through SPI mode will achieve double or quadruple the transfer bandwidth for READ and PROGRAM operations. Quad I/O QPI The device enables QPI protocol by issuing an “Enter QPI mode (35h)” command. The QPI mode uses four IO pins for input and output to decrease SPI instruction overhead and increase output bandwidth. SI and SO pins become bidirectional IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3 respectively during QPI mode. Issuing an “Exit QPI (F5h) command will cause the device to exit QPI mode. Power Reset or Hardware/Software Reset can also return the device into the standard SPI mode. DTR In addition to SPI and QPI features, the device also supports SPI DTR READ. SPI DTR allows high data throughput while running at lower clock frequencies. SPI DTR READ mode uses both rising and falling edges of the clock to drive output, resulting in reducing the input and output cycles by half. Programmable drive strength and Selectable burst setting. The IS25LP256 offers programmable output drive strength and selectable burst (wrap) length features to increase the efficiency and performance of READ operation. The driver strength and burst setting features are controlled by setting the Read Registers. A total of six different drive strengths and four different burst sizes (8/16/32/64 Byte) are available for selection. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 3 ADVANCED INFORMATION IS25LP256 PIN CONFIGURATION (2) HOLD# (IO3) HOLD# or RESET# (IO3) 1 16 SCK Vcc 2 15 SI (IO0) RESET#/NC 3 14 NC NC 4 13 NC NC 5 12 NC NC 6 11 NC CE# 7 10 GND SO (IO1) 8 9 (3) (1) (1) WP# (IO2) 16-pin SOIC 300mil Notes: 1. According to the P7 bit setting in Read Register, either HOLD# (P7=0) or RESET# (P7=1) pin can be selected. 2. For the dedicated parts that don’t have the additional RESET# pin on pin3, either HOLD# or RESET# pin can be selected on pin1 by the P7 bit setting in Read Register when QE=0. For the dedicated parts with additional RESET# pin on pin3, only HOLD# pin is selected for pin1 regardless of the P7 bit of Read Register when QE=0. 3. The dedicated parts have additional RESET# pin (pin3) on 16-pin SOIC 300mil package. For the parts, Function Register Bit0 (RESET# Enable/Disable) will be set to “0”. The RESET# pin is independent of the P7 bit of Read Register and QE bit of Status Register. The RESET# pin has an internal pull-up resistor and may be left floating if not used. Call Factory for the RESET# pin option. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 4 ADVANCED INFORMATION IS25LP256 Top View, Balls Facing Down A1 A2 A3 NC NC RESET# Top View, Balls Facing Down A4 (2) NC B1 B2 B3 B4 NC SCK GND VCC C1 C2 C3 C4 NC CE# NC WP#(IO2) A2 A3 A4 NC NC RESET# A5 (2) D1 D2 D3 D4 NC SO(IO1) SI(IO0) HOLD# or RESET# (IO3) E1 E2 E3 E4 NC NC NC NC NC B1 B2 B3 B4 B5 NC SCK GND VCC NC C1 C2 C3 C4 C5 NC CE# NC WP#(IO2) NC (1) F1 F2 F3 F4 NC NC NC NC 4x6 Ball Array D1 D2 D3 D4 NC SO(IO1) SI(IO0) HOLD# or RESET# (IO3) D5 (1) NC E1 E2 E3 E4 E5 NC NC NC NC NC 5x5 Ball Array 24-ball TFBGA 6x8mm Notes: 1. For the dedicated parts that don’t have the additional RESET# pin on ball A3, either HOLD# (P7=0) or RESET# (P7=1) pin can be selected on ball D4 by the P7 bit setting in Read Register when QE=0. For the dedicated parts with additional RESET# pin on ball A3, only HOLD# pin is selected for ball D4 regardless of the P7 bit of Read Register when QE=0. 2. The dedicated parts have additional RESET# pin (ball A3) on 24-ball TFBGA 6x8mm package. For the parts, Function Register Bit0 (RESET# Enable/Disable) will be set to “0”. The RESET# pin is independent of the P7 bit of Read Register and QE bit of Status Register. The RESET# pin has an internal pull-up resistor and may be left floating if not used. Call Factory for the RESET# pin option. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 5 ADVANCED INFORMATION IS25LP256 PIN DESCRIPTIONS For all other packages except 16-pin SOIC 300mil with additional RESET# pin option SYMBOL TYPE DESCRIPTION Chip Enable: The Chip Enable (CE#) pin enables and disables the devices operation. When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state. CE# INPUT When CE# is pulled low the device will be selected and brought out of standby mode. The device is considered active and instructions can be written to, data read, and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted. Keeping CE# in a high state deselects the device and switches it into its low power state. Data will not be accepted when CE# is high. SI (IO0), SO (IO1) INPUT/OUTPUT Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1): This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions, addresses, or data to the device on the rising edge of the Serial Clock (SCK). Standard SPI also uses the unidirectional SO (Serial Output) to read data or status from the device on the falling edge of the serial clock (SCK). In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) and read data or status from the device on the falling edge of SCK. Quad SPI instructions use the WP# and HOLD# pins as IO2 and IO3 respectively. WP# (IO2) INPUT/OUTPUT Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to “1” and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) are write-protected and vice-versa for WP# high. When the SRWD is set to “0”, the Status Register is not write-protected regardless of WP# state. When the QE bit is set to “1”, the WP# pin (Write Protect) function is not available since this pin is used for IO2. HOLD# or RESET#/Serial Data IO (IO3): When the QE bit of Status Register is set to “1”, HOLD# pin or RESET# is not available since it becomes IO3. When QE=0, the pin acts as HOLD# or RESET# and either one can be selected by the P7 bit setting in Read Register. HOLD# will be selected if P7=0 (Default) and RESET# will be selected if P7=1. HOLD# or RESET# (IO3) INPUT/OUTPUT The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brought to a high state. RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost. SCK INPUT Vcc POWER GND GROUND NC Unused Serial Data Clock: Synchronized Clock for input and output timing operations. Power: Device Core Power Supply Ground: Connect to ground when referenced to Vcc NC: Pins labeled “NC” stand for “No Connect” and should be left unconnected. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 6 ADVANCED INFORMATION IS25LP256 For 16-pin SOIC 300mil package with additional RESET# pin option - RESET# pin will be added to another pin without sharing with HOLD# pin (Call Factory for the parts) SYMBOL TYPE DESCRIPTION CE# INPUT Same as the description in previous page SI (IO0), SO (IO1) INPUT/OUTPUT Same as the description in previous page WP# (IO2) INPUT/OUTPUT Same as the description in previous page HOLD#/Serial Data IO (IO3): When the QE bit of Status Register is set to “1”, HOLD# pin is not available since it becomes IO3. When QE=0 the pin acts as HOLD# regardless of the P7 bit of Read Register. HOLD# (IO3) INPUT/OUTPUT The HOLD# pin allows the device to be paused while it is selected. It pauses serial communication by the master device without resetting the serial sequence. The HOLD# pin is active low. When HOLD# is in a low state and CE# is low, the SO pin will be at high impedance. Device operation can resume when HOLD# pin is brought to a high state. RESET: This pin is available only for dedicated parts (Call Factory). The RESET# pin is a hardware RESET signal. When RESET# is driven HIGH, the memory is in the normal operating mode. When RESET# is driven LOW, the memory enters reset mode and output is High-Z. If RESET# is driven LOW while an internal WRITE, PROGRAM, or ERASE operation is in progress, data may be lost. RESET# INPUT/OUTPUT SCK INPUT Same as the description in previous page Vcc POWER Same as the description in previous page GND GROUND Same as the description in previous page NC Unused Same as the description in previous page Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 7 ADVANCED INFORMATION IS25LP256 BLOCK DIAGRAM Control Logic High Voltage Generator Status Register I/O Buffers and Data Latches 256 Bytes Page Buffer Serial Peripheral Interface CE# SCK WP# (IO2) SI (IO0) SO (IO1) Y-Decoder (1) X-Decoder HOLD# or RESET# (IO3) Memory Array Address Latch & Counter Note1: In case of 16-pin SOIC package, RESET# pin will be added to another pin without sharing with HOLD# pin for the dedicated parts. Call Factory for the additional RESET# pin option. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 8 ADVANCED INFORMATION IS25LP256 SPI MODES DESCRIPTION Multiple IS25LP256 devices can be connected on the SPI serial bus and controlled by a SPI Master, i.e. microcontroller, as shown in Figure 4.1. The devices support either of two SPI modes: Mode 0 (0, 0) Mode 3 (1, 1) The difference between these two modes is the clock polarity. When the SPI master is in stand-by mode, the serial clock remains at “0” (SCK = 0) for Mode 0 and the clock remains at “1” (SCK = 1) for Mode 3. Please refer to Figure 4.2 and Figure 4.3 for SPI and QPI mode. In both modes, the input data is latched on the rising edge of Serial Clock (SCK), and the output data is available from the falling edge of SCK. Figure 4.1 Connection Diagram among SPI Master and SPI Slaves (Memory Devices) SDO SPI interface with (0,0) or (1,1) SDI SCK SCK SO SI SCK SO SI SCK SO SI SPI Master (i.e. Microcontroller) CS3 CS2 SPI Memory Device CS1 SPI Memory Device CE# SPI Memory Device CE# WP# HOLD# or RESET (1) CE# WP# HOLD# or RESET# (1) WP# HOLD# or RESET# (1) Notes: 1. In case of 16-pin SOIC package, RESET# pin will be added to another pin without sharing with HOLD# pin for the dedicated parts. Call Factory for the additional RESET# pin option. 2. SI and SO pins become bidirectional IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3 respectively during QPI mode. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 9 ADVANCED INFORMATION IS25LP256 BLOCK/SECTOR ADDRESSES Table Block/Sector Addresses of IS25LP256 Memory Density Block No. (64Kbyte) Block No. (32Kbyte) Block 0 Block 0 Block 1 Block 2 Block 1 Block 3 Block 4 Block 2 Block 5 : : Block 508 256 Mbit Block 254 Block 509 Block 510 Block 255 Block 511 : : Block 1020 Block 510 Block 1021 Block 1022 Block 511 Block 1023 Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 Sector 0 : : Sector 15 Sector Size (Kbyte) 4 : : 4 000000h - 000FFFh : : 00F000h - 00FFFFh Sector 16 : : Sector 31 Sector 32 : : Sector 47 : Sector 4064 : : 4 : : 4 4 : : 4 : 4 : : 010000h - 010FFFh : : 01F000h - 01FFFFh 020000h - 020FFFh : : 02F000h - 02FFFFh : FE0000h – FE0FFFh : : Sector 4079 Sector 4080 : : Sector 4095 : Sector 8160 : : Sector 8175 Sector 8176 : 4 4 : : 4 : 4 : : 4 4 : FEF000h – FEFFFFh FF0000h – FF0FFFh : : FFF000h – FFFFFFh : 1FE0000h – 1FE0FFFh : : 1FEF000h – 1FEFFFFh 1FF0000h – 1FF0FFFh : : Sector 8191 : 4 : 1FFF000h – 1FFFFFFh Sector No. Address Range 10 ADVANCED INFORMATION IS25LP256 PACKAGE TYPE INFORMATION 8-CONTACT ULTRA-THIN SMALL OUTLINE NO-LEAD (WSON) PACKAGE 8X6MM (JL) . DIMENSION IN MM SYMBOL MIN. NOM MAX A 0.70 0.75 0.80 A1 0.00 0.02 0.05 A2 --- 0.20 --- D 7.90 8.00 8.10 E 5.90 6.00 6.10 D1 4.65 4.70 4.75 E1 4.55 4.60 4.65 e --- 1.27 --- b 0.35 0.40 0.48 L 0.4 0.50 0.60 Note: All dimensions are in millimeters. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 11 ADVANCED INFORMATION IS25LP256 16-LEAD PLASTIC SMALL OUTLINE PACKAGE (300 MILS BODY WIDTH) (JM) Millimeters 10.65 7.6 10.0 9 7.4 16 10.1 10.5 0.23 0.32 Detail A 1 8 2.25 2.4 2.35 2.65 Detail A 1.27 0.1 0.33 0.51 0.1 0.3 0.4 1.27 00 80 Note: All dimensions are in millimeters. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 12 ADVANCED INFORMATION IS25LP256 24-BALL THIN PROFILE FINE PITCH BGA 6X8MM 4X6 BALL ARRAY (JG) D 4 3 2 1 A1 Corner Index Area A B E1 E C e D E F (TOP VIEW) A1 Corner Index Area nX Øb e D1 (BOTTOM VIEW) A3 A A2 A1 SYMBOL A A1 A2 A3 D E D1 E1 e b DIMENSIONS (MM) MIN NOM MAX 1.20 0.27 0.37 0.21 REF 0.54 REF 6 BSC 8 BSC 3.00 5.00 1.00 0.40 - Note: All dimensions are in millimeters. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 13 ADVANCED INFORMATION IS25LP256 ORDERING INFORMATION- Valid Part Numbers IS25LP256 - J M L E TEMPERATURE RANGE E = Extended (-40°C to +105°C) E1 = Extended+ (-40°C to +125°C) A1 = Automotive Grade (-40°C to +85°C) A2 = Automotive Grade (-40°C to +105°C) A3 = Automotive Grade (-40°C to +125°C) PACKAGING CONTENT L = RoHS compliant (1) PACKAGE Type L = 8-contact WSON (8x6mm) M = 16-pin SOIC 300mil G = 24-ball TFBGA (6x8mm) 4x6 ball array W = KGD (Call Factory) Options J = Standard R = additional RESET# pin option for 16-pin SOIC 300mil Die Revision Blank = First Revision Density 256 = 256 Megabit BASE PART NUMBER IC = Integrated Silicon Solution Inc. 25LP = FLASH, 2.30V ~ 3.60V, QPI Note: 1. For the additional RESET# pin option, call Factory Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 14 ADVANCED INFORMATION IS25LP256 Density 256Mb Frequency (MHz) 166 Order Part Number(1) Package IS25LP256-JLLE IS25LP256-JLLE1 8-contact WSON (8x6mm) IS25LP256-JMLE IS25LP256-JMLE1 16-pin SOIC 300mil IS25LP256-JGLE IS25LP256-JGLE1 24-ball TFBGA (6x8mm) 4x6 ball array IS25LP256-RMLE IS25LP256-RMLE1 16-pin SOIC 300mil(2) IS25LP256-JLLA* 8-contact WSON (8x6mm) (Call Factory) IS25LP256-JMLA* 16-pin SOIC 300mil (Call Factory) IS25LP256-JGLA* 24-ball TFBGA (6x8mm) 4x6 ball array (Call Factory) IS25LP256-RMLA* 16-pin SOIC 300mil(2) (Call Factory) IS25LP256-JWLE KGD (Call Factory) Notes: 1. A*= A1, A2, A3: Meets AEC-Q100 requirements with PPAP, E1= Extended+ non-Auto qualified Temp Grades: E= -40 to 105°C, E1= -40 to 125°C, A1= -40 to 85°C, A2= -40 to 105°C, A3= -40 to 125°C 2. The dedicated parts have additional RESET# pin on pin3. Integrated Silicon Solution, Inc.- www.issi.com Rev.00A 1/16/2014 15