IS24C128 128K-bit 2-WIRE SERIAL CMOS EEPROM MAY 2007 FEATURES DESCRIPTION • Organization: The IS24C128 is an electrically erasable PROM device that uses the standard 2-wire interface for communications. The IS24C128 contains a memory array of 128K-bits (16,384 x 8), and is further subdivided into 256 pages of 64 bytes each for pagewrite mode. This EEPROM is offered in operating voltages of 2.5V to 5.5V (IS24C128-3) to be compatible with most application voltages. ISSI designed the IS24C128 to be a low-cost and low-power 2-wire EEPROM solution. The devices are packaged in 8-pin PDIP and 8-pin SOIC. – 16K-bit x 8-bit • 64-Byte Page Write Buffer • Two-Wire Serial Interface – Bi-directional data transfer protocol • Low Power CMOS Technology – Active Current less than 2 mA (5V) – Standby Current less than 5 µA (5V) – Standby Current less than 2 µA (2.5V) • Low Voltage Operation – IS24C128-3: Vcc = 2.5V to 5.5V • 400 KHz (I2C Protocol) Compatibility • Hardware Data Protection – Write Protect pin • Sequential Read Feature • Filtered Inputs for Noise Suppression The IS24C128 maintains compatibility with the popular 2-wire bus protocol, so it is easy to design into applications implementing this bus type. The simple bus consists of the Serial Clock wire (SCL) and the Serial Data wire (SDA). Using the bus, a Master device such as a microcontroller is usually connected to one or more Slave devices such as the IS24C128. The bit stream over the SDA line includes a series of bytes, which identifies a particular Slave device, an instruction, an address within that Slave device, and a series of data, if appropriate. The IS24C128 has a Write Protect pin (WP) to allow blocking of any write instruction transmitted over the bus. • Self time Write cycle with auto clear – 5 ms @ 2.5V • High Reliability – Endurance: 100,000 Cycles – Data Retention: 40 Years • Industrial and Automotive temperature ranges • 8-pin PDIP and 8-pin SOIC • Lead-free available Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 1 IS24C128 FUNCTIONAL BLOCK DIAGRAM HIGH VOLTAGE GENERATOR, TIMING & CONTROL Vcc SCL CONTROL LOGIC WP SLAVE ADDRESS REGISTER & COMPARATOR A0 X DECODER SDA EEPROM ARRAY WORD ADDRESS COUNTER A1 Y DECODER NC ACK GND nMOS 2 Clock DI/O > DATA REGISTER Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 PIN CONFIGURATION 8-Pin DIP and SOIC A0 1 8 VCC A1 2 7 WP NC 3 6 SCL GND 4 5 SDA PIN DESCRIPTIONS A0-A1 SDA SCL WP Vcc NC Address Inputs Serial Address/Data I/O Serial Clock Input Write Protect Input Power Supply No Connect GND Ground SCL This input clock pin is used to synchronize the data transfer to and from the device. SDA The SDA is a Bi-directional pin used to transfer addresses and data into and out of the device. The SDA pin is an open Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 drain output and can be wire Or'ed with other open drain or open collector outputs. The SDA bus requires a pullup resistor to Vcc. A0, A1 The A0, and A1 are the device address inputs that are hardwired or left not connected for hardware compatibility with the 24C32/64. When pins are hardwired, as many as four 128K devices may be addressed on a single bus system. When the pins are not hardwired, the default A0 and A1 are zero. WP WP is the Write Protect pin. If the WP pin is tied to Vcc the entire array becomes Write Protected (Read only). When WP is tied to GND or left floating, normal read/write operations are allowed to the device. 3 IS24C128 DEVICE OPERATION Standby Mode The IS24C128 features a serial communication and supports a bi-directional 2-wire bus transmission protocol. Power consumption in reduced in standby mode. The IS24C128 will enter standby mode: a) At Power-up, and remain in it until SCL or SDA toggles; b) Following the Stop signal if no write operation is initiated; or c) Following any internal write operation 2-WIRE BUS The two-wire bus is defined as a Serial Data line (SDA), and a Serial Clock line (SCL). The protocol defines any device that sends data onto the SDA bus as a transmitter, and the receiving devices as a receiver. The bus is controlled by Master device which generates the SCL, controls the bus access and generates the Stop and Start conditions. The IS24C128 is the Slave device on the bus. The Bus Protocol: – Data transfer may be initiated only when the bus is not busy – During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a Start or Stop condition. The state of the data line represents valid data after a Start condition. The data line must be stable for the duration of the High period of the clock signal. The data on the SDA line may be changed during the Low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a Start condition and terminated with a Stop condition. Start Condition The Start condition precedes all commands to the device and is defined as a High to Low transition of SDA when SCL is High. The IS24C128 monitors the SDA and SCL lines and will not respond until the Start condition is met. Stop Condition The Stop condition is defined as a Low to High transition of SDA when SCL is High. All operations must end with a Stop condition. Acknowledge (ACK) After a successful data transfer, each receiving device is required to generate an ACK. The Acknowledging device pulls down the SDA line. Reset The IS24C128 contains a reset function in case the 2wire bus transmission is accidentally interrupted (eg. a power loss), or needs to be terminated mid-stream. The reset is caused when the Master device creates a Start condition. To do this, it may be necessary for the Master device to monitor the SDA line while cycling the SCL up to nine times. (For each clock signal transition to High, the Master checks for a High level on SDA.) 4 DEVICE ADDRESSING The Master begins a transmission by sending a Start condition. The Master then sends the address of the particular Slave devices it is requesting. The Slave (Fig. 5) address is 8 bits. The four most significant bits of the address are fixed as 1010 for the IS24C128. This device has two address bits (A1 and A0), which allows up to four IS24C128 devices to share the 2-wire bus. Upon receiving the Slave address, the device compares the two address bits with the hardwired A1 and A0 input pins to determine if it is the appropriate Slave. If the A1 and A0 pins are not biased to High nor Low, then internal circuitry defaults the value to Low. The last bit of the Slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected. After the Master transmits the Start condition and Slave address byte (Fig. 5), the appropriate 2-wire Slave (eg. IS24C128) will respond with ACK on the SDA line. The Slave will pull down the SDA on the ninth clock cycle, signaling that it received the eight bits of data. The selected IS24C128 then prepares for a Read or Write operation by monitoring the bus. WRITE OPERATION Byte Write In the Byte Write mode, the Master device sends the Start condition and the Slave address information (with the R/ W set to Zero) to the Slave device. After the Slave generates an ACK, the Master sends two byte addresses that are to be written into the address pointer of the IS24C128. After receiving another ACK from the Slave, the Master device transmits the data byte to be written into the address memory location. The IS24C128 acknowledges once more and the Master generates the Stop condition, at which time the device begins its internal programming cycle. While this internal cycle is in progress, the device will not respond to any request from the Master device. Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 Page Write Random Address Read The IS24C128 is capable of 64-byte Page-Write operation. A Page-Write is initiated in the same manner as a Byte Write, but instead of terminating the internal Write cycle after the first data word is transferred, the Master device can transmit up to 63 more bytes. After the receipt of each data word, the IS24C128 responds immediately with an ACK on SDA line, and the six lower order data word address bits are internally incremented by one, while the higher order bits of the data word address remain constant. If the Master device should transmit more than 64 words, prior to issuing the Stop condition, the address counter will “roll over,” and the previously written data will be overwritten. Once all 64 bytes are received and the Stop condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the IS24C128 in a single Write cycle. All inputs are disabled until completion of the internal Write cycle. Selective Read operations allow the Master device to select at random any memory location for a Read operation. The Master device first performs a 'dummy' Write operation by sending the Start condition, Slave address and word address of the location it wishes to read. After the IS24C128 acknowledges the word address, the Master device resends the Start condition and the Slave address, this time with the R/W bit set to one. The IS24C128 then responds with its ACK and sends the data requested. The Master device does not send an ACK but will generate a Stop condition. (Refer to Figure 9. Random Address Read Diagram.) Acknowledge (ACK) Polling The disabling of the inputs can be used to take advantage of the typical Write cycle time. Once the Stop condition is issued to indicate the end of the host's Write operation, the IS24C128 initiates the internal Write cycle. ACK polling can be initiated immediately. This involves issuing the Start condition followed by the Slave address for a Write operation. If the IS24C128 is still busy with the Write operation, no ACK will be returned. If the IS24C128 has completed the Write operation, an ACK will be returned and the host can then proceed with the next Read or Write operation. READ OPERATION Read operations are initiated in the same manner as Write operations, except that the (R/W) bit of the Slave address is set to “1”. There are three Read operation options: current address read, random address read and sequential read. Sequential Read Sequential Reads can be initiated as either a Current Address Read or Random Address Read. After the IS24C128 sends initial byte sequence, the Master device now responds with an ACK indicating it requires additional data from the IS24C128. The IS24C128 continues to output data for each ACK received. The Master device terminates the sequential Read operation by pulling SDA High (no ACK) indicating the last data word to be read, followed by a Stop condition. The data output is sequential, with the data from address n followed by the data from address n+1, ... etc. The address counter increments by one automatically, allowing the entire memory contents to be serially read during sequential Read operation. When the memory address boundary 16383 is reached, the address counter “rolls over” to address 0, and the IS24C128 continues to output data for each ACK received. (Refer to Figure 10. Sequential Read Operation Starting with a Random Address Read Diagram.) Current Address Read The IS24C128 contains an internal address counter which maintains the address of the last byte accessed, incremented by one. For example, if the previous operation is either a Read or Write operation addressed to the address location n, the internal address counter would increment to address location n+1. When the IS24C128 receives the Device Addressing Byte with a Read operation (R/W bit set to “1”), it will respond an ACK and transmit the 8-bit data word stored at address location n+1. The Master should not acknowledge the transfer but should generate a Stop condition so the IS24C128 discontinues transmission. If 'n' is the last byte of the memory, then the data from location '0' will be transmitted. (Refer to Figure 8. Current Address Read Diagram.) Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 5 IS24C128 Figure 1. Typical System Bus Configuration Vcc SDA SCL Master Transmitter/ Receiver IS24C128 Figure 2. Output Acknowledge SCL from Master 1 8 9 Data Output from Transmitter tAA Data Output from Receiver tAA ACK STOP Condition SCL START Condition Figure 3. Start and Stop Conditions SDA 6 Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 Figure 4. Data Validity Protocol Data Change SCL Data Stable Data Stable SDA Figure 5. Slave Address BIT 7 6 5 4 3 2 1 0 1 0 1 0 0 A1 A0 R/W Figure 6. Byte Write SDA Bus Activity S T A R T Device Address M S B W R I T E Word Address Word Address A A A C * * C C K K K L M S * = Don't care bits S B B R/W S T O P Data A C K Figure 7. Page Write SDA Bus Activity S T A R T Device Address M S B W R I T E Word Address (n) Word Address (n) A A A C C * * C K K K L S B R/W Data (n+1) A C K Data (n+63) A C K A C K * = Don't care bits Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 Data (n) S T O P 7 IS24C128 Figure 8. Current Address Read S T A R T R E A D Device Address SDA Bus Activity S T O P Data A C K M S B L S B N O A C K R/W Figure 9. Random Address Read S T A R T Device Address W R I T E SDA Bus Activity Word Address (n) A C * * K M S B S T A R T Word Address (n) A C K Device Address R E A D Data n A C K A C K L S B R/W S T O P N O A C K * = Don't care bits DUMMY WRITE Figure 10. Sequential Read Device Address SDA Bus Activity R E A D Data Byte n A C K Data Byte n+1 A C K Data Byte n+2 A C K S T O P Data Byte n+X A C K N O R/W 8 A C K Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 ABSOLUTE MAXIMUM RATINGS(1) Symbol VS VP TBIAS TSTG IOUT Parameter Supply Voltage Voltage on Any Pin Temperature Under Bias Storage Temperature Output Current Value +0.5 to +6.25 –0.5 to Vcc +0.5 –40 to +125 –65 to +150 5 Unit V V °C °C mA Notes: 1. Stresses violating the conditions listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only. Functional operation of the device outside these conditions or those indicated in the operational sections of this specification is not implied. Exposure to these conditions for extended periods may affect reliability. OPERATING RANGE (IS24C128-3) Range Industrial Automotive Ambient Temperature –40°C to +85°C –40°C to +125°C VCC 2.5V to 5.5V 2.5V to 5.5V CAPACITANCE(1,2) Symbol CIN COUT Parameter Input Capacitance Output Capacitance Conditions VIN = 0V VOUT = 0V Max. 6 8 Unit pF pF Notes: 1. Tested initially and after any design or process changes that may affect these parameters. 2. Test conditions: TA = 25°C, f = 1 MHz, Vcc = 5.0V. Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 9 IS24C128 DC ELECTRICAL CHARACTERISTICS Industrial (TA = -40OC to +85OC), Automotive (TA = -40OC to +125OC) Symbol VOL VIH VIL ILI ILO Parameter Output Low Voltage Input High Voltage Input Low Voltage Input Leakage Current Output Leakage Current Test Conditions VCC = 2.5V, IOL = 1.0 mA VIN = VCC max. Min. Max. — 0.4 VCC X 0.7 VCC + 0.5 –1.0 VCC X 0.3 — 3 — 3 Unit V V V µA µA Notes: VIL min and VIH max are reference only and are not tested. POWER SUPPLY CHARACTERISTICS Industrial (TA = -40OC to +85OC) Symbol Parameter ICC1 Vcc Operating Current ICC2 Vcc Operating Current Test Conditions Read at 100 KHz (Vcc = 5V) Write at 100 KHz (Vcc = 5V) ISB1 ISB2 Vcc = 2.5V Vcc = 5.0V Standby Current Standby Current Min. — — Max. 2.0 3.0 Unit mA mA — — 2 5 µA µA Min. — — — — Max. 2.0 3.0 4 10 Unit mA mA µA µA POWER SUPPLY CHARACTERISTICS Automotive (TA = -40OC to +125OC) Symbol ICC1 ICC2 ISB1 ISB2 10 Parameter Vcc Operating Current Vcc Operating Current Standby Current Standby Current Test Conditions Read at 100 KHz (Vcc = 5V) Write at 100 KHz (Vcc = 5V) Vcc = 2.5V Vcc = 5.0V Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 AC ELECTRICAL CHARACTERISTICS Industrial (TA = -40OC to +85OC), Automotive (TA = -40OC to +125OC) 2.5V Min. Max. 0 400 — 50 1.3 — 0.6 — 1.2 — 5.0V(1) Min. Max. 0 1000 — 50 0.6 — 0.4 — 0.5 — Symbol fSCL T tLow tHigh tBUF Parameter SCL Clock Frequency Noise Suppression Time(1) Clock Low Period Clock High Period Bus Free Time Before New Transmission(1) Unit KHz ns µs µs µs tSU:STA tSU:STO tHD:STA tHD:STO Start Condition Setup Time Stop Condition Setup Time Start Condition Hold Time Stop Condition Hold Time 0.6 0.6 0.6 0.6 — — — — 0.25 0.25 0.25 0.6 — — — — µs µs µs µs tSU:DAT tHD:DAT tSU:WP tHD:WP tDH tAA tR tF tWR Data In Setup Time Data In Hold Time WP pin Setup Time WP pin Hold Time Data Out Hold Time (SCL Low to SDA Data Out Change) Clock to Output (SCL Low to SDA Data Out Valid) SCL and SDA Rise Time(1) SCL and SDA Fall Time(1) Write Cycle Time 100 0 0.6 1.3 200 200 — — — — — — — — 900 300 300 5 100 0 0.6 1.3 200 200 — — — — — — — — 550 300 300 5 ns ns µs µs ns ns ns ns ms Note: 1. This parameter is characterized but not 100% tested. Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 11 IS24C128 AC WAVEFORMS Figure 11. Bus Timing tR tF tHIGH tLOW tSU:STO SCL tSU:STA tBUF tHD:DAT tHD:STA tSU:DAT SDAIN tAA tDH SDAOUT tSU:WP tHD:WP WP Figure 12. Write Cycle Timing SCL SDA 8th BIT ACK tWR WORD n STOP Condition 12 START Condition Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 IS24C128 ORDERING INFORMATION Industrial Range: –40°C to +85°C Frequency 400 KHz Voltage Range Part Number Package 2.5V to 5.5V IS24C128-3PI IS24C128-3GI 300-mil Plastic DIP (8-pin) Small Outline (JEDEC STD) (8-pin) Industrial Range: –40°C to +85°C, Lead-free Frequency 400 KHz Voltage Range 2.5V to 5.5V Part Number Package IS24C128-3PLI IS24C128-3GLI 300-mil Plastic DIP (8-pin) Small Outline (JEDEC STD) (8-pin) Automotive Range: –40°C to +125°C, Lead-free Frequency 400 KHz Voltage Range 2.5V to 5.5V Part Number Package IS24C128-3GLA3 Small Outline (JEDEC STD) (8-pin) Integrated Silicon Solution, Inc. — www.issi.com Rev. C 05/08/07 13 PACKAGING INFORMATION 150-mil Plastic SOP Package Code: G, GR N E H 1 D SEATING PLANE A A1 e L α C B Symbol Ref. Std. No. Leads A A1 B C D E H e L 150-mil Plastic SOP (G, GR) Min Max Min Max Inches mm 8 8 — 0.068 — 1.73 0.004 0.009 0.1 0.23 0.013 0.020 0.33 0.51 0.007 0.010 0.18 0.25 0.189 0.197 4.8 5 0.150 0.157 3.81 3.99 0.228 0.245 5.79 6.22 0.050 BSC 1.27 BSC 0.020 0.035 0.51 0.89 Notes: 1. Controlling dimension: inches, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane. Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. C 10/03/01 2 PACKAGING INFORMATION 300-mil Plastic DIP Package Code: N,P N E1 1 D S S SEATING PLANE B1 E A L C A1 FOR 32-PIN ONLY e MILLIMETERS Sym. Min. INCHES Max. Min. Max. 4.57 9.53 8.26 0.145 0.015 0.014 0.045 0.032 0.008 0.359 0.300 0.180 E 3.68 0.38 0.36 1.14 0.81 0.20 9.12 7.62 E1 6.20 6.60 0.244 0.260 eA e 8.13 9.65 0.320 0.380 L 3.18 — 0.125 — S 0.64 0.762 0.025 0.030 N0. Leads A A1 B B1 B2 C D 8 — 0.56 1.52 1.17 0.33 2.54 BSC B2 B eA Notes: 1. Controlling dimension: inches, unless otherwise specified. 2. BSC = Basic lead spacing between centers. 3. Dimensions D and E1 do not include mold flash protrusions and should be measured from the bottom of the package. 4. Formed leads shall be planar with respect to one another within 0.004 inches at the seating plane. — 0.022 0.060 0.046 0.013 0.375 0.325 0.100 BSC Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. D 02/14/03 PACKAGING INFORMATION 300-mil Plastic DIP Package Code: N,P MILLIMETERS Sym. Min. N0. Leads A A1 Min. Max. 4.57 3.68 0.25 — 0.46 BSC 1.52 BSC B1 Sym. Min. N0. Leads 16 B B2 Max. MILLIMETERS INCHES — — 0.145 0.180 0.010 — 0.018 BSC 0.060 BSC — A A1 B B1 INCHES Max. Min. Max. 4.57 0.145 0.015 0.014 0.045 0.180 20 3.68 0.38 0.36 1.14 — 0.56 1.78 — 0.022 0.070 — B2 — — — — 0.36 0.014 26.42 8.26 0.008 1.020 0.295 19.18 8.13 0.005 0.745 0.293 0.015 0.755 0.320 D E 0.13 18.92 7.44 C E 0.20 25.91 7.49 E1 6.22 6.48 0.245 0.255 E1 6.01 7.11 0.240 0.280 eA e 8.13 9.65 0.320 0.380 eA e — 10.92 — 0.430 L 3.05 3.56 0.120 0.140 L 3.05 3.81 0.120 0.150 S 0.38 0.89 0.015 0.035 S 1.02 1.52 0.040 0.060 C D 0.38 2.54 BSC 0.100 BSC MILLIMETERS Sym. Min. N0. Leads A Max. B B1 1.27 1.78 B2 1.17 E 0.81 0.20 35.05 7.49 E1 eA e D Max. Min. Min. Max. 4.57 1.78 0.140 0.015 0.015 0.040 0.180 B1 3.56 0.38 0.38 1.02 0.180 A 35.56 8.00 6.99 7.49 7.87 10.16 — 0.56 0.38 2.54 BSC INCHES Max. 0.145 0.010 0.016 0.050 0.032 0.008 1.380 0.295 32 — A1 0.022 0.070 0.046 B B2 — — — — 0.015 C E 40.77 8.26 0.005 1.595 0.305 0.015 D 0.13 40.51 7.75 0.38 1.400 0.315 0.275 0.295 E1 7.24 7.22 0.285 0.292 0.310 0.400 eA e 8.38 9.40 0.33 0.370 0.100 BSC L 3.05 3.81 0.120 0.150 S 0.51 1.06 0.020 0.042 2 Sym. N0. Leads 4.57 C Min. 0.100 BSC MILLIMETERS 28 3.68 0.25 0.41 A1 INCHES 2.54 BSC 1.040 0.325 L S — 0.53 2.54 BSC — 0.021 0.070 1.605 0.325 0.100 BSC 3.05 3.81 0.120 0.150 1.65 2.16 0.065 0.085 Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 Rev. D 02/14/03