NCP785B Product Preview Wide Input Voltage Range 10mA Ultra-Low Iq, High PSRR Linear Regulator with Enable Pin http://onsemi.com MARKING DIAGRAMS The NCP785B is a high−performance linear regulator, offering a very wide operating input voltage range of up to 450 V DC, with an output current of up to 10 mA. Ideal for high input voltage applications such as industrial and home metering, home appliances. The NCP785B LDO offers ±5% initial accuracy, extremely high−power supply rejection ratio and ultra−low quiescent current. It is optimized for high−voltage operations, making them ideal for harsh environment applications. The device is offered in fixed output voltages 3.3 V, 5.0 V, 12 V and 15 V. NCP785B has an Enable pin with internal pull up which allows for easy output voltage ON/OFF control. SOT−223 package option provides good thermal performance as well as helps to minimize the overall solution size. 4 (Top View) A Y W XXXXX G Features • Wide Input Voltage Range: • • • • • • • • AYW XXXXXG G 1 2 3 SOT−223 S SUFFIX CASE 318E = Assembly Location = Year = Work Week = Specific Device Code = Pb−Free Package (Note: Microdot may be in either location) DC: Up to 450 V AC: 85 V to 260 V (half−wave rectifier and 2.2 mF capacitor) 10 mA Guaranteed Output Current Ultra Low Quiescent Current: Typ. 15 mA (VOUT ≤ 5 V) ±5% Accuracy Over Full Load, Line and Temperature Variations Ultra−high PSRR: 70 dB at 60 Hz, 90 dB at 100 kHz Stable with Ceramic Output Capacitor 22 mF MLCC Thermal Shutdown and Current Limit Protection Available in Thermally Enhanced SOT−223 Package This is a Pb−Free Device ORDERING INFORMATION See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet. Typical Applications • Industrial Applications, Home Appliances • Home Metering / Network Application • Off−line Power Supplies VIN 15 V − 450 V CIN 2.2 μF VIN EN VOUT VOUT NCP785B COUT GND 22 μF VIN 85 VAC − 260 VAC 3.3 V, 5 V, 12 V, 15 V CIN 2.2 μF/ 450 V VOUT VOUT NCP785B EN GND COUT 3.3 V, 5 V, 12 V, 15 V 22 μF VEN VEN OFF VIN ON OFF ON Figure 1. Typical Applications This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice. © Semiconductor Components Industries, LLC, 2014 February, 2014 − Rev. P0 1 Publication Order Number: NCP785B/D NCP785B VIN EN ENB Current Limit VREF 1.25 V + − EN ENB + − VOUT Thermal Shutdown EN EN GND NCP785B Figure 2. Simplified Internal Block Diagram Table 1. PIN FUNCTION DESCRIPTION Pin No. (SOT−223) Pin Name 1 VIN Supply Voltage Input. Connect 1 mF capacitor from VIN to GND. 2 EN Enable pin. Allows to turn−on/off the Regulator’s output voltage. Pulling the EN pin low turns−off the NCP785B. Releasing the EN pin allows the internal pull−up to turn−on the Regulator. This pin should be driven by an open collector output. 3 VOUT Regulator Output. Connect 10 mF or higher MLCC capacitor from VOUT to GND. 4 (Tab) GND Ground connection. Description Table 2. ABSOLUTE MAXIMUM RATINGS Rating Symbol Value Unit VIN −0.3 to 700 V Output Voltage VOUT −0.3 to 18 V Enable Pin Voltage VEN −0.3 to 5.5 V TJ(MAX) 150 °C TSTG −55 to 150 °C ESD Capability, Human Body Model (All pins except HV pin no.1) (Note 2) ESDHBM 2000 V ESD Capability, Machine Model (Note 2) ESDMM 200 V Input Voltage (Note 1) Maximum Junction Temperature Storage Temperature Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Peak 650 V max 1 ms non repeated for 1 s 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114) ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115) Latch−up Current Maximum Rating tested per JEDEC standard: JESD78. Table 3. THERMAL CHARACTERISTICS Rating Thermal Characteristics, SOT−223 Thermal Resistance, Junction−to−Air Symbol Value Unit RqJA 73 °C/W http://onsemi.com 2 NCP785B Table 4. ELECTRICAL CHARACTERISTICS, VOUT = 3.3 V (−40°C ≤ TJ ≤ 85°C; VIN = 340 V; IOUT = 100 mA, CIN = 1 mF, COUT = 22 mF, unless otherwise noted. Typical values are at TJ = +25°C.) (Note 3) Parameter Test Conditions Symbol Min VIN 23 TJ = 25°C, Iout = 100 mA, 23 V ≤ Vin ≤ 450 V VOUT 3.1515 −40°C ≤ TJ ≤ 85°C, Iout = 100 mA, 23 V ≤ Vin ≤ 450 V VOUT Line Regulation 23 V ≤ Vin ≤ 450 V, Iout = 100 mA Load Regulation 100 mA ≤ IOUT ≤ 10 mA, Vin = 23 V Maximum Output Current (Note 4) 23 V ≤ Vin ≤ 450 V Quiescent Current IOUT = 0, 23 V ≤ Vin ≤ 450 V Ground Current (Note 4) 23 V ≤ Vin ≤ 450 V 0 < IOUT ≤ 10 mA EN Pin High Threshold EN Pin Low Threshold VEN Voltage increasing VEN Voltage decreasing EN Pin Pull up Current (Note 5) Vin = 450 VDC IEN 5 EN Pin Voltage (Note 6) Vin = 450 VDC VEN 3.0 Power Supply Rejection Ratio Vin = 340 VDC +1 Vpp modulation, Iout = 100 mA PSRR 70 dB Output Noise f = 10 kHz to 100 kHz Vin = 340 VDC, Iout = 100 mA VNOISE 280 mVrms Thermal Shutdown Temperature (Note 5) Temperature increasing from TJ = +25°C TSD 145 °C Thermal Shutdown Hysteresis (Note 5) Temperature falling from TSD TSDH Operating Input Voltage DC Output Voltage Accuracy Max Unit 450 V 3.3 3.4485 V 3.135 3.3 3.465 V RegLINE −0.5 0.2 +0.5 % RegLOAD −1.0 0.6 +1.0 % IOUT 11.5 IQ Typ mA 15 IGND VEN_HI VEN_LO f = 1 kHz 1.4 − 26 mA 27 mA 0.8 10 V mA 3.3 − V °C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 4. A proper heatsinking and/or low duty cycle pulse techniques are used to operate the device within the Safe Operating Area. 5. Guaranteed by design 6. Voltage present at the EN pin in case that this pin is left floating. It is generated by the internal EN Pin Pull−up Current. http://onsemi.com 3 NCP785B Table 5. ELECTRICAL CHARACTERISTICS, VOUT = 5.0 V (−40°C ≤ TJ ≤ 85°C; VIN = 340 V; IOUT = 100 mA, CIN = 1 mF, COUT = 22 mF, unless otherwise noted. Typical values are at TJ = +25°C.) (Note 7) Parameter Test Conditions Symbol Min VIN 24 TJ = 25°C, Iout = 100 mA, 24 V ≤ Vin ≤ 450 V VOUT 4.775 −40°C ≤ TJ ≤ 85°C, Iout = 100 mA, 24 V ≤ Vin ≤ 450 V VOUT Line Regulation 35 V ≤ Vin ≤ 450 V, Iout = 100 mA Load Regulation 100 mA ≤ IOUT ≤ 10 mA, Vin = 35 V Maximum Output Current (Note 8) 24 V ≤ Vin ≤ 450 V Quiescent Current IOUT = 0, 24 V ≤ Vin ≤ 450 V Ground Current (Note 8) 24 V ≤ Vin ≤ 450 V 0 < IOUT ≤ 10 mA EN Pin High Threshold EN Pin Low Threshold VEN Voltage increasing VEN Voltage decreasing EN Pin Pull up Current (Note 9) Vin = 450 VDC IEN 5 EN Pin Voltage (Note 10) Vin = 450 VDC VEN 3.0 Power Supply Rejection Ratio Vin = 340 VDC +1 Vpp modulation, Iout = 100 mA PSRR 70 dB Output Noise f = 10 kHz to 100 kHz Vin = 340 VDC, Iout = 100 mA VNOISE 280 mVrms Thermal Shutdown Temperature (Note 9) Temperature increasing from TJ = +25°C TSD 145 °C Thermal Shutdown Hysteresis (Note 9) Temperature falling from TSD TSDH Operating Input Voltage DC Output Voltage Accuracy Max Unit 450 V 5.0 5.225 V 4.75 5.0 5.25 V RegLINE −0.5 0.2 +0.5 % RegLOAD −1.0 0.62 +1.0 % IOUT 12.7 IQ Typ mA 15 IGND VEN_HI VEN_LO f = 1 kHz 1.4 − 26 mA 27 mA 0.8 10 V mA 3.3 − V °C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 8. A proper heatsinking and/or low duty cycle pulse techniques are used to operate the device within the Safe Operating Area. 9. Guaranteed by design 10. Voltage present at the EN pin in case that this pin is left floating. It is generated by the internal EN Pin Pull−up Current. http://onsemi.com 4 NCP785B Table 6. ELECTRICAL CHARACTERISTICS, VOUT = 12 V (−40°C ≤ TJ ≤ 85°C; VIN = 340 V; IOUT = 100 mA, CIN = 1 mF, COUT = 22 mF, unless otherwise noted. Typical values are at TJ = +25°C.) (Note 11) Parameter Test Conditions Symbol Min VIN 35 TJ = 25°C, Iout = 100 mA, 35 V ≤ Vin ≤ 450 V VOUT 11.46 −40°C ≤ TJ ≤ 85°C, Iout = 100 mA, 35 V ≤ Vin ≤ 450 V VOUT Line Regulation 35 V ≤ Vin ≤ 450 V, Iout = 100 mA Load Regulation 100 mA ≤ IOUT ≤ 10 mA, Vin = 35 V Maximum Output Current (Note 12) 38 V ≤ Vin ≤ 450 V Quiescent Current IOUT = 0, 35 V ≤ Vin ≤ 450 V Ground Current (Note 12) 35 V ≤ Vin ≤ 450 V 0 < IOUT ≤ 10 mA EN Pin High Threshold EN Pin Low Threshold VEN Voltage increasing VEN Voltage decreasing EN Pin Pull up Current (Note 13) Vin = 450 VDC IEN 5 EN Pin Voltage (Note 14) Vin = 450 VDC VEN 3.0 Power Supply Rejection Ratio Vin = 340 VDC +1 Vpp modulation, Iout = 100 mA PSRR 70 dB Output Noise f = 10 kHz to 100 kHz Vin = 340 VDC, Iout = 100 mA VNOISE 280 mVrms Thermal Shutdown Temperature (Note 13) Temperature increasing from TJ = +25°C TSD 145 °C Thermal Shutdown Hysteresis (Note 13) Temperature falling from TSD TSDH Operating Input Voltage DC Output Voltage Accuracy Max Unit 450 V 12 12.54 V 11.4 12 12.6 V RegLINE −0.5 0.1 +0.5 %/V RegLOAD −1.0 0.66 +1.0 % IOUT 11.5 IQ Typ mA 12 IGND VEN_HI VEN_LO f = 1 kHz 1.4 − 18 mA 19 mA 0.8 10 V mA 3.3 − V °C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 11. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 12. A proper heatsinking and/or low duty cycle pulse techniques are used to operate the device within the Safe Operating Area. 13. Guaranteed by design 14. Voltage present at the EN pin in case that this pin is left floating. It is generated by the internal EN Pin Pull−up Current. http://onsemi.com 5 NCP785B Table 7. ELECTRICAL CHARACTERISTICS, VOUT = 15 V (−40°C ≤ TJ ≤ 85°C; VIN = 340 V; IOUT = 100 mA, CIN = 1 mF, COUT = 22 mF, unless otherwise noted. Typical values are at TJ = +25°C.) (Note 15) Parameter Test Conditions Symbol Min VIN 38 TJ = 25°C, Iout = 100 mA, 38 V ≤ Vin ≤ 450 V VOUT 14.325 −40°C ≤ TJ ≤ 85°C, Iout = 100 mA, 38 V ≤ Vin ≤ 450 V VOUT Line Regulation 38 V ≤ Vin ≤ 450 V, Iout = 100 mA Load Regulation 100 mA ≤ IOUT ≤ 10 mA, Vin = 38 V Maximum Output Current (Note 16) 38 V ≤ Vin ≤ 450 V Quiescent Current IOUT = 0, 38 V ≤ Vin ≤ 450 V Ground Current (Note 16) 38 V ≤ Vin ≤ 450 V 0 < IOUT ≤ 10 mA EN Pin High Threshold EN Pin Low Threshold VEN Voltage increasing VEN Voltage decreasing EN Pin Pull up Current (Note 17) Vin = 450 VDC IEN 5 EN Pin Voltage (Note 18) Vin = 450 VDC VEN 3.0 Power Supply Rejection Ratio Vin = 340 VDC +1 Vpp modulation, Iout = 100 mA PSRR 70 dB Output Noise f = 10 kHz to 100 kHz Vin = 340 VDC, Iout = 100 mA VNOISE 280 mVrms Thermal Shutdown Temperature (Note 17) Temperature increasing from TJ = +25°C TSD 145 °C Thermal Shutdown Hysteresis (Note 17) Temperature falling from TSD TSDH Operating Input Voltage DC Output Voltage Accuracy Max Unit 450 V 15 15.675 V 14.25 15 15.75 V RegLINE −0.5 0.1 +0.5 % RegLOAD −1.0 0.66 +1.0 % IOUT 11 IQ Typ mA 17 IGND VEN_HI VEN_LO f = 1 kHz 1.4 − 27 mA 28 mA 0.8 10 V mA 3.3 − V °C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 15. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at TJ = TA = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 16. A proper heatsinking and/or low duty cycle pulse techniques are used to operate the device within the Safe Operating Area. 17. Guaranteed by design 18. Voltage present at the EN pin in case that this pin is left floating. It is generated by the internal EN Pin Pull−up Current. http://onsemi.com 6 NCP785B APPLICATION INFORMATION The typical application circuit for the NCP785B device is shown below. VIN 15V – 450V VIN VOUT NCP785B EN GND CIN 2.2μF OFF ON VOUT 3.3V, 5V, 12V, 15V COUT 22μF VEN Figure 3. Typical Application Schematic Input Decoupling (C1) A 1 mF capacitor either ceramic or electrolytic is recommended and should be connected close to the input pin of NCP785B. Higher value 2.2 mF is necessary to keep the input voltage above the required minimum input voltage at full load for AC voltage as low as 85 V with half wave rectifier. upon board design layout and used package. Mounting pad configuration on the PCB, the board material, and also the ambient temperature affect the rate of temperature rise for the part. This is stating that when the NCP785B has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power dissipation applications. Output Decoupling (C2) ENABLE Operation The NCP785B Regulator does not require any specific Equivalent Series Resistance (ESR). Thus capacitors exhibiting ESRs ranging from a few mW up to 0.5 W can be used safely. The minimum decoupling value is 22 mF. The regulator accepts ceramic chip capacitors as well as tantalum devices or low ESR electrolytic capacitors. Larger values improve noise rejection and load transient response. The enable pin EN of the NCP785B will turn on or off the regulator’s output. The threshold limits are covered in the electrical specification section of this data sheet. If the enable function is not used then the EN pin should be left disconnected. An internal current source pulls this pin high to a voltage given by the internal resistor divider. The limit of this voltage is mentioned in the electrical specification section of this data sheet. Maximum applicable external voltage at this pin from external source is limited to 5.0 V. Layout Recommendations Please be sure that the VIN and GND lines are sufficiently wide. When the impedance of these lines is high, there is a chance to pick up noise or to cause the malfunction of regulator. Set external components, especially the output capacitor, as close as possible to the circuit, and make leads as short as possible. VIN EN 5 mA Thermal EN As power across the NCP785B increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent 500 kW EN VREF 1.25 V + − Thermal Shutdown 5.3 V 600 kW EN NCP785B ORDERING INFORMATION: Part Number Output Voltage Case Package Marking Shiping Released PN Marking NCP785BST33T3G 3.3 V TBD SOT223−4 HVH TBD PCP785BST33T3G XAH NCP785BST50T3G 5V TBD SOT223−4 HVJ TBD PCP785BST50T3G XAJ NCP785BST120T3G 12 V TBD SOT223−4 HVK TBD PCP785BST120T3G XAK NCP785BST150T3G 15 V TBD SOT223−4 HVL TBD PCP785BST150T3G XAL http://onsemi.com 7 NCP785B PACKAGE DIMENSIONS SOT−223 (TO−261) CASE 318E−04 ISSUE N D b1 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCH. 4 HE 1 2 3 b e1 e A1 C q A 0.08 (0003) DIM A A1 b b1 c D E e e1 L L1 HE E q L MIN 1.50 0.02 0.60 2.90 0.24 6.30 3.30 2.20 0.85 0.20 1.50 6.70 0° MILLIMETERS NOM MAX 1.63 1.75 0.06 0.10 0.75 0.89 3.06 3.20 0.29 0.35 6.50 6.70 3.50 3.70 2.30 2.40 0.94 1.05 −−− −−− 1.75 2.00 7.00 7.30 10° − MIN 0.060 0.001 0.024 0.115 0.009 0.249 0.130 0.087 0.033 0.008 0.060 0.264 0° INCHES NOM 0.064 0.002 0.030 0.121 0.012 0.256 0.138 0.091 0.037 −−− 0.069 0.276 − MAX 0.068 0.004 0.035 0.126 0.014 0.263 0.145 0.094 0.041 −−− 0.078 0.287 10° STYLE 11: PIN 1. MT 1 2. MT 2 3. GATE 4. MT 2 L1 SOLDERING FOOTPRINT 3.8 0.15 2.0 0.079 2.3 0.091 2.3 0.091 6.3 0.248 2.0 0.079 1.5 0.059 SCALE 6:1 mm Ǔ ǒinches ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 http://onsemi.com 8 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative NCP785B/D