Siemens C515 8-bit cmos microcontroller Datasheet

Microcomputer Components
8-Bit CMOS Microcontroller
C515
Data Sheet 08.97
C515 Data Sheet
Revision History:
Current Version: 1997-08-01
Previous Version:
none (Original Version)
Page
Page
(in previous (in current
Version)
Version)
Subjects (major changes since last revision)
Edition 1997-08-01
Published by Siemens AG,
Bereich Halbleiter, MarketingKommunikation, Balanstraße 73,
81541 München
© Siemens AG 1997.
All Rights Reserved.
Attention please!
As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes
and circuits implemented within components or assemblies.
The information describes the type of component and shall not be considered as assured characteristics.
Terms of delivery and rights to change design reserved.
For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies
and Representatives worldwide (see address list).
Due to technical requirements components may contain dangerous substances. For information on the types in question please contact
your nearest Siemens Office, Semiconductor Group.
Siemens AG is an approved CECC manufacturer.
Packing
Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we
will take packing material back, if it is sorted. You must bear the costs of transport.
For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.
Components used in life-support devices or systems must be expressly authorized for such purpose!
Critical components1 of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems2 with the express
written approval of the Semiconductor Group of Siemens AG.
1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the
failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.
C515
8-Bit CMOS Microcontroller
Advance Information
Data Sheet
•
•
•
•
•
•
•
•
•
Full upward compatibility with SAB 80C515
Up to 24 MHz external operating frequency
– 500ns instruction cycle at 24 MHz operation
8K byte on-chip ROM (with optional ROM protection)
– alternatively up to 64K byte external program memory
Up to 64K byte external data memory
256 byte on-chip RAM
Six 8-bit parallel I/O ports
One input port for analog/digital input
Full duplex serial interface (USART)
– 4 operating modes, fixed or variable baud rates
Three 16-bit timer/counters
– Timer 0 / 1 (C501 compatible)
– Timer 2 for 16-bit reload, compare, or capture functions
On-Chip Emulation Support Module
(more features on next page)
Power
Saving
Modes
RAM
256 x 8
Watchdog
Timer
T0
8-Bit
A/D
Converter
T2
CPU
T1
Port 6
Port 5
Port 4
Analog/
Digital
Input
I/O
I/O
ROM
8K x 8
Port 0
I/O
Port 1
I/O
Port 2
I/O
Port 3
I/O
USART
MCA03198
Figure 1
C515 Functional Units
Semiconductor Group
3
1997-08-01
C515
Features (cont’d):
•
•
•
•
•
•
•
•
8-bit A/D converter
– 8 multiplexed analog inputs
– Programmable reference voltages
16-bit watchdog timer
Power saving modes
– Idle mode
– Slow down mode (can be combined with idle mode)
– Software power-down mode
12 interrupt sources (7 external, 5 internal) selectable at four priority levels
On-chip emulation support logic (Enhanced Hooks Technology TM)
ALE switch-off capability
P-MQFP-80-1 package
Temperature Ranges : SAB-C515 TA = 0 to 70 °C
TA = -40 to 85 °C
SAF-C515
SAH-C515 TA = -40 to 110 °C (max. operating frequency: 16 MHz)
The C515 is an upward compatible version of the SAB 80C515A 8-bit microcontroller which
additionally provides ALE switch-off capability, on-chip emulation support, ROM protection, and
slow down mode capability. With a maximum external clock rate of 24 MHz it achieves a 500 ns
instruction cycle time (1 µs at 12 MHz). The C515 is mounted in a P-MQFP-80 package.
Ordering Information
Type
Ordering Code
Package
Description
(8-Bit CMOS microcontroller)
SAB-C515-1RM
Q67127-DXXXX P-MQFP-80-1 with mask programmable ROM (16 MHz)
SAB-C515-1R24M Q67127-DXXXX P-MQFP-80-1 with mask programmable ROM (24 MHz)
SAF-C515-1RM
Q67127-DXXXX P-MQFP-80-1 with mask programmable ROM (16 MHz)
ext. temp. – 40 ˚C to 85 ˚C
SAF-C515-1R24M Q67127-DXXXX P-MQFP-80-1 with mask programmable ROM (24 MHz)
ext. temp. – 40 ˚C to 85 ˚C
SAB-C515-LM
SAB-C515-L24M
Q67127-C1030
Q67127-C1032
P-MQFP-80-1 for external memory (16 MHz)
P-MQFP-80-1 for external memory (24 MHz
SAF-C515-LM
Q67127-C1031
P-MQFP-80-1 for external memory (16 MHz)
ext. temp. – 40 ˚C to 85 ˚C
SAF-C515-L24M
Q67127-C1081
P-MQFP-80-1 for external memory (24 MHz)
ext. temp. – 40 ˚C to 85 ˚C
Note: Versions for extended temperature ranges – 40 ˚C to 110 ˚C (SAH-C515C-LM and SAHC515-1RM) are available on request. The ordering number of ROM types (DXXXX
extensions) is defined after program release (verification) of the customer.
Semiconductor Group
4
1997-08-01
C515
VCC
VSS
Port 0
8 Bit Digital I/O
XTAL1
XTAL2
Port 1
8 Bit Digital I/O
ALE
PSEN
EA
RESET
PE
Port 2
8 Bit Digital I/O
Port 3
8 Bit Digital I/O
C515
Port 4
8 Bit Digital I/O
Port 5
8 Bit Digital I/O
VAREF
VAGND
Port 6
8 Bit Analog/
Digital Input
MCL03199
Figure 2
Logic Symbol
Additional Literature
For further information about the C515 the following literature is available:
Title
Ordering Number
C515 8-Bit CMOS Microcontroller User’s Manual
B158-H7049-X-X-7600
C500 Microcontroller Family
Architecture and Instruction Set User’s Manual
B158-H6987-X-X-7600
C500 Microcontroller Family - Pocket Guide
B158-H6986-X-X-7600
Semiconductor Group
5
1997-08-01
P5.7
P0.7/AD7
P0.6/AD6
P0.5/AD5
P0.4/AD4
P0.3/AD3
P0.2/AD2
P0.1/AD1
P0.0/AD0
N.C.
N.C.
EA
ALE
PSEN
N.C.
P2.7/A15
P2.6/A14
P2.5/A13
P2.4/A12
P2.3/A11
C515
60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41
P5.6
P5.5
P5.4
P5.3
P5.2
P5.1
P5.0
N.C.
VCC
N.C.
N.C.
P4.0
P4.1
P4.2
PE
P4.3
P4.4
P4.5
P4.6
P4.7
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
C515
P2.2/A10
P2.1/A9
P2.0/A8
XTAL1
XTAL2
N.C.
VSS
VCC
N.C.
P1.0/INT3/CC0
P1.1/INT4/CC1
P1.2/INT5/CC2
P1.3/INT6/CC3
P1.4/INT2
P1.5/T2EX
P1.6/CLKOUT
P1.7/T2
N.C.
P3.7/RD
P3.6/WR
RESET
N.C.
VAREF
VAGND
P6.7/AIN7
P6.6/AIN6
P6.5/AIN5
P6.4/AIN4
P6.3/AIN3
P6.2/AIN2
P6.1/AIN1
P6.0/AIN0
N.C.
N.C.
P3.0/RXD
P3.1/TXD
P3.2/INT0
P3.3/INT1
P3.4/T0
P3.5/T1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
MCP03200
Figure 3
C515 Pin Configuration (P-MQFP-80 Package, Top View)
Semiconductor Group
6
1997-08-01
C515
Table 1
Pin Definitions and Functions
Symbol
Pin Number
(P-MQFP-80)
I/O*) Function
RESET
1
I
RESET
A low level on this pin for the duration of two machine
cycles while the oscillator is running resets the C515. A
small internal pullup resistor permits power-on reset
using only a capacitor connected to VSS .
VAREF
3
–
Reference voltage for the A/D converter
VAGND
4
–
Reference ground for the A/D converter
P6.0-P6.7
12-5
I
Port 6
is an 8-bit unidirectional input port to the A/D converter.
Port pins can be used for digital input, if voltage levels
simultaneously meet the specifications for high/low input
voltages and for the eight multiplexed analog inputs.
*) I = Input
O = Output
Semiconductor Group
7
1997-08-01
C515
Table 1
Pin Definitions and Functions (cont’d)
Symbol
P3.0-P3.7
Pin Number
(P-MQFP-80)
15-22
15
16
17
18
19
20
21
22
I/O*) Function
I/O
Port 3
is an 8-bit quasi-bidirectional I/O port with internal pullup
resistors. Port 3 pins that have 1's written to them are
pulled high by the internal pullup resistors, and in that
state can be used as inputs. As inputs, port 3 pins being
externally pulled low will source current (I IL, in the DC
characteristics) because of the internal pullup resistors.
Port 3 also contains the interrupt, timer, serial port and
external memory strobe pins that are used by various
options. The output latch corresponding to a secondary
function must be programmed to a one (1) for that
function to operate. The secondary functions are
assigned to the pins of port 3 as follows:
P3.0 / RxD
Receiver data input (asynch.) or data
input/output (synch.) of serial interface
P3.1 / TxD
Transmitter data output (asynch.) or
clock output (synch.) of serial interface
P3.2 / INT0
External interrupt 0 input /
timer 0 gate control input
P3.3 / INT1
External interrupt 1 input /
timer 1 gate control input
P3.4 / T0
Timer 0 counter input
P3.5 / T1
Timer 1 counter input
WR control output; latches the data byte
P3.6 / WR
from port 0 into the external data
memory
P3.7 / RD
RD control output; enables the
external data memory
*) I = Input
O = Output
Semiconductor Group
8
1997-08-01
C515
Table 1
Pin Definitions and Functions (cont’d)
Symbol
P1.0 - P1.7
Pin Number
(P-MQFP-80)
31-24
I/O*) Function
I/O
Port 1
is an 8-bit quasi-bidirectional I/O port with internal pullup
resistors. Port 1 pins that have 1's written to them are
pulled high by the internal pullup resistors, and in that
state can be used as inputs. As inputs, port 1 pins being
externally pulled low will source current (I IL, in the DC
characteristics) because of the internal pullup resistors.
The port is used for the low-order address byte during
program verification. Port 1 also contains the interrupt,
timer, clock, capture and compare pins that are used by
various options. The output latch corresponding to a
secondary function must be programmed to a one (1) for
that function to operate (except when used for the
compare functions). The secondary functions are
assigned to the port 1 pins as follows :
P1.0 / INT3 / CC0
Interrupt 3 input /
compare 0 output /
capture 0 input
P1.1 / INT4 / CC1
Interrupt 4 input /
compare 1 output /
capture 1 input
P1.2 / INT5 / CC2
Interrupt 5 input /
compare 2 output /
capture 2 input
P1.3 / INT6 / CC3
Interrupt 6 input /
compare 3 output /
capture 3 input
Interrupt 2 input
P1.4 / INT2
P1.5 / T2EX
Timer 2 external reload /
trigger input
P1.6 / CLKOUT
System clock output
P1.7 / T2
Counter 2 input
31
30
29
28
27
26
25
24
VSS
34
–
Ground (0 V)
VCC
33, 69
–
Supply voltage
during normal, idle, and power-down operation.
*) I = Input
O = Output
Semiconductor Group
9
1997-08-01
C515
Table 1
Pin Definitions and Functions (cont’d)
Symbol
Pin Number
(P-MQFP-80)
I/O*) Function
XTAL2
36
–
XTAL2
Input to the inverting oscillator amplifier and input to the
internal clock generator circuits.
To drive the device from an external clock source,
XTAL2 should be driven, while XTAL1 is left
unconnected. Minimum and maximum high and low
times as well as rise/fall times specified in the AC
characteristics must be observed.
XTAL1
37
–
XTAL1
Output of the inverting oscillator amplifier.
P2.0-P2.7
38-45
I/O
Port 2
is an 8-bit quasi-bidirectional I/O port with internal pullup
resistors. Port 2 pins that have 1's written to them are
pulled high by the internal pullup resistors, and in that
state can be used as inputs. As inputs, port 2 pins being
externally pulled low will source current (I IL, in the DC
characteristics) because of the internal pullup resistors.
Port 2 emits the high-order address byte during fetches
from external program memory and during accesses to
external data memory that use 16-bit addresses
(MOVX @DPTR). In this application it uses strong
internal pullup resistors when issuing 1's. During
accesses to external data memory that use 8-bit
addresses (MOVX @Ri), port 2 issues the contents of
the P2 special function register.
PSEN
47
O
The Program Store Enable
output is a control signal that enables the external
program memory to the bus during external fetch
operations. It is activated every six oscillator periods,
except during external data memory accesses. The
signal remains high during internal program execution.
ALE
48
O
The Address Latch enable
output is used for latching the address into external
memory during normal operation. It is activated every six
oscillator periods, except during an external data
memory access.
*) I = Input
O = Output
Semiconductor Group
10
1997-08-01
C515
Table 1
Pin Definitions and Functions (cont’d)
Symbol
Pin Number
(P-MQFP-80)
I/O*) Function
EA
49
I
External Access Enable
When held high, the C515 executes instructions from
the internal ROM (C515-1R) as long as the program
counter is less than 2000H. When held low, the C515
fetches all instructions from ext. program memory. For
the C515-L this pin must be tied low.
P0.0-P0.7
52-59
I/O
Port 0
is an 8-bit open-drain bidirectional I/O port. Port 0 pins
that have 1's written to them float, and in that state can
be used as high-impedance inputs. Port 0 is also the
multiplexed low-order address and data bus during
accesses to external program and data memory. In this
application it uses strong internal pullup resistors when
issuing 1's. Port 0 also outputs the code bytes during
program verification in the C515-1R. External pullup
resistors are required during program verification.
P5.ß-P5.7
67-60
I/O
Port 5
is an 8-bit quasi-bidirectional I/O port with internal pullup
resistors. Port 5 pins that have 1's written to them are
pulled high by the internal pullup resistors, and in that
state can be used as inputs. As inputs, port 5 pins being
externally pulled low will source current (I IL, in the DC
characteristics) because of the internal pullup resistors.
P4.0-P4.7
72-74,
76-80
I/O
Port 4
is an 8-bit quasi-bidirectional I/O port with internal pullup resistors. Port 4 pins that have 1’s written to them are
pulled high by the internal pull-up resistors, and in that
state can be used as inputs. As inputs, port 4 pins being
externally pulled low will source current (I IL, in the DC
characteristics) because of the internal pull-up resistors.
PE
75
I
Power saving mode enable
A low level on this pin allows the software to enter the
power saving modes (idle mode and power down
mode). When PE is held at high level it is impossible to
enter the power saving modes. When left unconnected
this pin is pulled high by a weak internal pull-up resistor.
*) I = Input
O = Output
Semiconductor Group
11
1997-08-01
C515
Table 1
Pin Definitions and Functions (cont’d)
Symbol
N.C.
Pin Number
(P-MQFP-80)
2, 13, 14, 23,
32, 35, 46, 50,
51, 68, 70, 71
I/O*) Function
–
Not connected
These pins of the P-MQFP-80 package must not be
connected.
*) I = Input
O = Output
Semiconductor Group
12
1997-08-01
C515
C515
RAM
256 x 8
XTAL1
XTAL2
ROM
8K x 8
OSC & Timing
ALE
CPU
PSEN
EA
Emulation
Support
Logic
Programmable
Watchdog Timer
PE
RESET
Timer 0
Port 0
Port 0
8 Bit Digital I/O
Port 1
Port 1
8 Bit Digital I/O
Port 2
Port 2
8 Bit Digital I/O
Port 3
Port 3
8 Bit Digital I/O
Port 4
Port 4
8 Bit Digital I/O
Port 5
Port 5
8 Bit Digital I/O
Port 6
Port 6
8 Bit Digital I/O
Digital Input
Timer 1
Timer 2
USART
Baud Rate Generator
Interrupt Unit
VAREF
VAGND
Programmable
Reference Voltages
8-Bit
A/D Converter
S&H
Analog
MUX
MCB03201
Figure 4
Block Diagram of the C515C
Semiconductor Group
13
1997-08-01
C515
CPU
The C515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities
for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program
memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15% threebyte instructions. With a 6 MHz crystal, 58% of the instructions are executed in 1.0µs (10 MHz: 600).
Special Function Register PSW (Address D0H)
Reset Value : 00H
Bit No. MSB
D0H
LSB
D7H
D6H
D5H
D4H
D3H
D2H
D1H
D0H
CY
AC
F0
RS1
RS0
OV
F1
P
Bit
Function
CY
Carry Flag
Used by arithmetic instruction.
AC
Auxiliary Carry Flag
Used by instructions which execute BCD operations.
F0
General Purpose Flag
RS1
RS0
Register Bank select control bits
These bits are used to select one of the four register banks.
PSW
RS1
RS0
Function
0
0
Bank 0 selected, data address 00H-07H
0
1
Bank 1 selected, data address 08H-0FH
1
0
Bank 2 selected, data address 10H-17H
1
1
Bank 3 selected, data address 18H-1FH
OV
Overflow Flag
Used by arithmetic instruction.
F1
General Purpose Flag
P
Parity Flag
Set/cleared by hardware after each instruction to indicate an odd/even
number of "one" bits in the accumulator, i.e. even parity.
Semiconductor Group
14
1997-08-01
C515
Memory Organization
The C515 CPU manipulates data and operands in the following four address spaces:
–
–
–
–
up to 64 Kbyte of internal/external program memory
up to 64 Kbyte of external data memory
256 bytes of internal data memory
a 128 byte special function register area
Figure 5 illustrates the memory address spaces of the C515.
FFFF H
FFFF H
External
External
Indirect
Address
Direct
Address
FF H
Internal
RAM
2000 H
80 H
80 H
Internal
RAM
External
(EA = 0)
0000 H
"Code Space"
FF H
7F H
1FFF H
Internal
(EA = 1)
Special
Function
Register
0000 H
"Data Space"
00 H
"Internal Data Space"
MCD03202
Figure 5
C515 Memory Map
Semiconductor Group
15
1997-08-01
C515
Reset and System Clock
The reset input is an active low input at pin RESET. Since the reset is synchronized internally, the
RESET pin must be held low for at least two machine cycles (24 oscillator periods) while the
oscillator is running. A pullup resistor is internally connected to VCC to allow a power-up reset with
an external capacitor only. An automatic reset can be obtained when VCC is applied by connecting
the RESET pin to VSS via a capacitor. Figure 6 shows the possible reset circuitries.
a)
b)
&
+
RESET
RESET
C515
C515
c)
RESET
+
C515
MCS03203
Figure 6
Reset Circuitries
Semiconductor Group
16
1997-08-01
C515
Figure 7 shows the recommended oscillator circuitries for crystal and external clock operation.
Crystal Oscillator Mode
Driving from External Source
C
N.C.
XTAL1
XTAL1
1-24 MHz
External Oscillator
Signal
C
XTAL2
Crystal Mode : C = 20 pF±10 pF (incl. stray capacitance)
XTAL2
MCS03204
Figure 7
Recommended Oscillator Circuitries
Semiconductor Group
17
1997-08-01
C515
Enhanced Hooks Emulation Concept
The Enhanced Hooks Emulation Concept of the C500 microcontroller family is a new, innovative
way to control the execution of C500 MCUs and to gain extensive information on the internal
operation of the controllers. Emulation of on-chip ROM based programs is possible, too.
Each production chip has built-in logic for the support of the Enhanced Hooks Emulation Concept.
Therefore, no costly bond-out chips are necessary for emulation. This also ensure that emulation
and production chips are identical.
The Enhanced Hooks TechnologyTM 1), which requires embedded logic in the C500 allows the C500
together with an EH-IC to function similar to a bond-out chip. This simplifies the design and reduces
costs of an ICE-system. ICE-systems using an EH-IC and a compatible C500 are able to emulate
all operating modes of the different versions of the C500 microcontrollers. This includes emulation
of ROM, ROM with code rollover and ROMless modes of operation. It is also able to operate in
single step mode and to read the SFRs after a break.
ICE-System Interface
to Emulation Hardware
RESET
EA
ALE
PSEN
SYSCON
PCON
TCON
C500
MCU
RSYSCON
RPCON
RTCON
EH-IC
Enhanced Hooks
Interface Circuit
Port 0
Port 2
Optional
I/O Ports
Port 3
Port 1
RPort 2 RPort 0
Target System Interface
TEA TALE TPSEN
MCS03280
Figure 8
Basic C500 MCU Enhanced Hooks Concept Configuration
Port 0, port 2 and some of the control lines of the C500 based MCU are used by Enhanced Hooks
Emulation Concept to control the operation of the device during emulation and to transfer
informations about the programm execution and data transfer between the external emulation
hardware (ICE-system) and the C500 MCU.
1 “Enhanced Hooks Technology“ is a trademark and patent of Metalink Corporation licensed to Siemens.
Semiconductor Group
18
1997-08-01
C515
Special Function Registers
The registers, except the program counter and the four general purpose register banks, reside in
the special function register area.
The 59 special function registers (SFRs) include pointers and registers that provide an interface
between the CPU and the other on-chip peripherals. All SFRs with addresses where address bits 02 are 0 (e.g. 80H, 88H, 90H, 98H, ..., F8H, FFH) are bitaddressable.
The SFRs of the C515 are listed in table 2 and table 3. In table 2 they are organized in groups
which refer to the functional blocks of the C515. Table 3 illustrates the contents of the SFRs in
numeric order of their addresses.
Semiconductor Group
19
1997-08-01
C515
Table 2
Special Function Registers - Functional Blocks
Block
Symbol
Name
Address Contents after
Reset
CPU
ACC
B
DPH
DPL
PSW
SP
SYSCON
Accumulator
B-Register
Data Pointer, High Byte
Data Pointer, Low Byte
Program Status Word Register
Stack Pointer
System Control Register
E0H 1)
F0H 1)
83H
82H
D0H 1)
81H
B1H
00H
00H
00H
00H
00H
07H
XX1X XXXXB3)
A/D Converter Control Register
A/D Converter Data Register
A/D Converter Program Register
D8H 1)
D9H
DAH 4)
00X0 0000B 3)
00H
00H
A/DADCON 2)
Converter ADDAT
DAPR
Interrupt
System
IEN0 2)
IEN1 2)
IP0 2)
IP1
IRCON
TCON 2)
T2CON 2)
SCON 2)
Interrupt Enable Register 0
Interrupt Enable Register 1
Interrupt Priority Register 0
Interrupt Priority Register 1
Interrupt Request Control Register
Timer Control Register
Timer 2 Control Register
Serial Channel Control Register
A8H1)
B8H 1)
A9H
B9H
C0H 1)
88H 1)
C8H 1)
98H 1)
00H
00H
X000 0000B 3)
XX00 0000B 3)
00H
00H
00H
00H
Timer 0/
Timer 1
TCON 2)
TH0
TH1
TL0
TL1
TMOD
Timer 0/1 Control Register
Timer 0, High Byte
Timer 1, High Byte
Timer 0, Low Byte
Timer 1, Low Byte
Timer Mode Register
88H 1)
8CH
8DH
8AH
8BH
89H
00H
00H
00H
00H
00H
00H
Compare/
Capture
Unit /
Timer 2
CCEN
CCH1
CCH2
CCH3
CCL1
CCL2
CCL3
CRCH
CRCL
TH2
TL2
T2CON 2)
Comp./Capture Enable Reg.
Comp./Capture Reg. 1, High Byte
Comp./Capture Reg. 2, High Byte
Comp./Capture Reg. 3, High Byte
Comp./Capture Reg. 1, Low Byte
Comp./Capture Reg. 2, Low Byte
Comp./Capture Reg. 3, Low Byte
Com./Rel./Capt. Reg. High Byte
Com./Rel./Capt. Reg. Low Byte
Timer 2, High Byte
Timer 2, Low Byte
Timer 2 Control Register
C1H
C3H
C5H
C7H
C2H
C4H
C6H
CBH
CAH
CDH
CCH
C8H 1)
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
1) Bit-addressable special function registers
2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
3) “X“ means that the value is undefined and the location is reserved
Semiconductor Group
20
1997-08-01
C515
Table 2
Special Function Registers - Functional Blocks (cont’d)
Block
Symbol
Name
Address Contents after
Reset
Ports
P0
P1
P2
P3
P4
P5
P6
Port 0
Port 1
Port 2
Port 3
Port 4
Port 5
Port 6, Analog/Digital Input
80H 1)
90H 1)
A0H 1)
B0H 1
E8H 1)
F8H 1)
DBH
FFH
FFH
FFH
FFH
FFH
FFH
–
Serial
Channel
ADCON 2)
PCON 2)
SBUF
SCON 2)
A/D Converter Control Register
Power Control Register
Serial Channel Buffer Register
Serial Channel Control Register
D8H 1
87H
99H
98H 1)
00X0 0000B 3)
00H
XXH 3)
00H
Interrupt Enable Register 0
Interrupt Enable Register 1
Interrupt Priority Register 0
A8H1)
B8H 1)
A9H
00H
00H
X000 0000B 3))
Power Control Register
87H
00H
Watchdog IEN0 2)
IEN1 2)
IP0 2))
Power
Saving
Modes
PCON 2)
1) Bit-addressable special function registers
2) This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
3) “X“ means that the value is undefined and the location is reserved
Semiconductor Group
21
1997-08-01
C515
Table 3
Contents of the SFRs, SFRs in numeric order of their addresses
Addr Register Content Bit 7
after
Reset1)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
80H 2) P0
FFH
.7
.6
.5
.4
.3
.2
.1
.0
81H
SP
.7
.6
.5
.4
.3
.2
.1
.0
82H
DPL
07H
00H
.7
.6
.5
.4
.3
.2
.1
.0
83H
DPH
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
SMOD PDS
IDLS
SD
GF1
GF0
PDE
IDLE
00H
00H
TF1
TR1
TF0
TR0
IE1
IT1
IE0
IT0
GATE
C/T
M1
M0
GATE
C/T
M1
M0
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
.7
.6
.5
.4
.3
.2
.1
.0
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
.7
.6
.5
.4
.3
.2
.1
.0
90H 2) P1
FFH
T2
CLKOUT
T2EX
INT2
INT6
INT5
INT4
INT3
98H 2) SCON
00H
XXH
SM0
SM1
SM2
REN
TB8
RB8
TI
RI
.7
.6
.5
.4
.3
.2
.1
.0
A0H2) P2
FFH
.7
.6
.5
.4
.3
.2
.1
.0
A8H2) IEN0
00H
X0000000B
EAL
WDT
ET2
ES
ET1
EX1
ET0
EX0
–
WDTS .5
.4
.3
.2
.1
.0
FFH
RD
WR
T1
T0
INT1
INT0
TxD
RxD
–
–
EALE
–
–
–
–
–
EXEN2 SWDT EX6
EX5
EX4
EX3
EX2
EADC
–
–
.5
.4
.3
.2
.1
.0
EXF2
TF2
IEX6
IEX5
IEX4
IEX3
IEX2
IADC
COCA
H3
COCAL COCA
3
H2
COCAL COCA
2
H1
COCAL COCA
1
H0
COCAL
0
.7
.6
.4
.2
.0
87H
88H
PCON
2)
TCON
89H
TMOD
8AH
TL0
8BH
TL1
8CH
TH0
8DH
TH1
99H
A9H
SBUF
IP0
B0H2) P3
B1H
SYSCON XX1XXXXXB
B8H2) IEN1
B9H
IP1
C0H2) IRCON
00H
XX000000B
C1H
CCEN
00H
00H
C2H
CCL1
00H
.5
.3
.1
1) X means that the value is undefined and the location is reserved
2) Bit-addressable special function registers
Semiconductor Group
22
1997-08-01
C515
Table 3
Contents of the SFRs, SFRs in numeric order of their addresses (cont’d)
Addr Register Content Bit 7
after
Reset1)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
C3H CCH1
00H
.7
.6
.5
.4
.3
.2
.1
.0
C4H
CCL2
00H
.7
.6
.5
.4
.3
.2
.1
.0
C5H
CCH2
00H
.7
.6
.5
.4
.3
.2
.1
.0
C6H
CCL3
00H
.7
.6
.5
.4
.3
.2
.1
.0
CCH3
00H
.7
.6
.5
.4
.3
.2
.1
.0
T2CON
T2PS
I3FR
I2FR
T2R1
T2R0
T2CM
T2I1
T2I0
CAH CRCL
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
CBH CRCH
00H
.7
.6
.5
.4
.3
.2
.1
.0
CCH TL2
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
.7
.6
.5
.4
.3
.2
.1
.0
00H
00X00000B
CY
AC
F0
RS1
RS0
OV
F1
P
BD
CLK
–
BSY
ADM
MX2
MX1
MX0
.7
.6
.5
.4
.3
.2
.1
.0
DAH DAPR
00H
00H
.7
.6
.5
.4
.3
.2
.1
.0
DBH P6
–
.7
.6
.5
.4
.3
.2
.1
.0
E0H2) ACC
00H
FFH
.7
.6
.5
.4
.3
.2
.1
.0
.7
.6
.5
.4
.3
.2
.1
.0
00H
FFH
.7
.6
.5
.4
.3
.2
.1
.0
.7
.6
.5
.4
.3
.2
.1
.0
C7H
C8H
2)
CDH TH2
D0H2) PSW
D8H2) ADCON
D9H
ADDAT
E8H2) P4
F0H2) B
F8H
2)
P5
1) X means that the value is undefined and the location is reserved
2) Bit-addressable special function registers
Semiconductor Group
23
1997-08-01
C515
Digital I/O Ports
The C515 allows for digital I/O on 48 lines grouped into 6 bidirectional 8-bit ports. Each port bit
consists of a latch, an output driver and an input buffer. Read and write accesses to the I/O ports P0
through P5 are performed via their corresponding special function registers P0 to P5.
The output drivers of port 0 and 2 and the input buffers of port 0 are also used for accessing external
memory. In this application, port 0 outputs the low byte of the external memory address, timemultiplexed with the byte being written or read. Port 2 outputs the high byte of the external memory
address when the address is 16 bits wide. Otherwise, the port 2 pins continue emitting the P2 SFR
contents.
Analog Input Ports
Ports 6 is available as input port only and provides two functions. When used as digital inputs, the
corresponding SFR P6 contains the digital value applied to the port 6 lines. When used for analog
inputs the desired analog channel is selected by a three-bit field in SFR ADCON. Of course, it
makes no sense to output a value to these input-only ports by writing to the SFR P6. This will have
no effect.
lf a digital value is to be read, the voltage levels are to be held within the input voltage specifications
(VIL/VIH). Since P6 is not bit-addressable, all input lines of P6 are read at the same time by byte
instructions.
Nevertheless, it is possible to use port 6 simultaneously for analog and digital input. However, care
must be taken that all bits of P6 that have an undetermined value caused by their analog function
are masked.
Semiconductor Group
24
1997-08-01
C515
Timer / Counter 0 and 1
Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4 :
Table 4
Timer/Counter 0 and 1 Operating Modes
Mode
Description
TMOD
Input Clock
M1
M0
internal
external (max)
fOSC/12x32
fOSC/24x32
fOSC/12
fOSC/24
0
8-bit timer/counter with a
divide-by-32 prescaler
0
0
1
16-bit timer/counter
1
1
2
8-bit timer/counter with
8-bit autoreload
1
0
3
Timer/counter 0 used as one
8-bit timer/counter and one
8-bit timer
Timer 1 stops
1
1
In the “timer” function (C/T = ‘0’) the register is incremented every machine cycle. Therefore the
count rate is fOSC/12.
In the “counter” function the register is incremented in response to a 1-to-0 transition at its
corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a
falling edge the max. count rate is fOSC/24. External inputs INT0 and INT1 (P3.2, P3.3) can be
programmed to function as a gate to facilitate pulse width measurements. Figure 9 illustrates the
input clock logic.
f OSC
f OSC/12
÷ 12
C/T
TMOD
0
Timer 0/1
Input Clock
P3.4/T0
P3.5/T1
max f OSC/24
1
TR 0/1
Control
TCON
Gate
&
=1
TMOD
<_ 1
P3.2/INT0
P3.3/INT1
MCS01768
Figure 9
Timer/Counter 0 and 1 Input Clock Logic
Semiconductor Group
25
1997-08-01
C515
Timer/Counter 2 with Compare/Capture/Reload
The timer 2 of the C515 provides additional compare/capture/reload features. which allow the
selection of the following operating modes:
– Compare
– Capture
– Reload
: up to 4 PWM signals with 16-bit/500 ns resolution
: up to 4 high speed capture inputs with 500 ns resolution
: modulation of timer 2 cycle time
The block diagram in figure 10 shows the general configuration of timer 2 with the additional
compare/capture/reload registers. The I/O pins which can used for timer 2 control are located as
multifunctional port functions at port 1.
P1.5/
T2EX
Sync.
P1.7/
T2
Sync.
EXF2
T2I0
T2I1
<_ 1
Interrupt
Request
EXEN2
&
÷ 12 12
OSC
Reload
Reload
f OSC
÷ 24
Timer 2
TL2 TH2
T2PS
TF2
24
Compare
16 Bit
Comparator
16 Bit
Comparator
16 Bit
Comparator
P1.0/
INT3/
CC0
16 Bit
Comparator
Capture
CCL3/CCH3
CCL2/CCH2
CCL1/CCH1
CRCL/CRCH
Input/
Output
Control
P1.1/
INT4/
CC1
P1.2/
INT5/
CC2
P1.2/
INT6/
CC3
MCB03205
Figure 10
Timer 2 Block Diagram
Semiconductor Group
26
1997-08-01
C515
Timer 2 Operating Modes
The timer 2, which is a 16-bit-wide register, can operate as timer, event counter, or gated timer. A
roll-over of the count value in TL2/TH2 from all 1’s to all 0’s sets the timer overflow flag TF2 in SFR
IRCON, which can generate an interrupt. The bits in register T2CON are used to control the timer
2 operation.
Timer Mode: In timer function, the count rate is derived from the oscillator frequency. A prescaler
offers the possibility of selecting a count rate of 1/12 or 1/24 of the oscillator frequency.
Gated Timer Mode: In gated timer function, the external input pin T2 (P1.7) functions as a gate to
the input of timer 2. lf T2 is high, the internal clock input is gated to the timer. T2 = 0 stops the
counting procedure. This facilitates pulse width measurements. The external gate signal is sampled
once every machine cycle.
Event Counter Mode: In the event counter function. the timer 2 is incremented in response to a 1to-0 transition at its corresponding external input pin T2 (P1.7). In this function, the external input is
sampled every machine cycle. Since it takes two machine cycles (24 oscillator periods) to recognize
a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. There are no
restrictions on the duty cycle of the external input signal, but to ensure that a given level is sampled
at least once before it changes, it must be held for at least one full machine cycle.
Reload of Timer 2: Two reload modes are selectable:
In mode 0, when timer 2 rolls over from all 1’s to all 0’s, it not only sets TF2 but also causes the timer
2 registers to be loaded with the 16-bit value in the CRC register, which is preset by software.
In mode 1, a 16-bit reload from the CRC register is caused by a negative transition at the corresponding input pin P1.5/T2EX. This transition will also set flag EXF2 if bit EXEN2 in SFR IEN1 has been
set.
Semiconductor Group
27
1997-08-01
C515
Timer 2 Compare Modes
The compare function of a timer/register combination operates as follows : the 16-bit value stored
in a compare or compare/capture register is compared with the contents of the timer register; if the
count value in the timer register matches the stored value, an appropriate output signal is generated
at a corresponding port pin and an interrupt can be generated.
Compare Mode 0
In compare mode 0, upon matching the timer and compare register contents, the output signal
changes from low to high. lt goes back to a low level on timer overflow. As long as compare mode
0 is enabled, the appropriate output pin is controlled by the timer circuit only and writing to the port
will have no effect. Figure 11 shows a functional diagram of a port circuit when used in compare
mode 0. The port latch is directly controlled by the timer overflow and compare match signals. The
input line from the internal bus and the write-to-latch line of the port latch are disconnected when
compare mode 0 is enabled.
Port Circuit
Read Latch
Compare Register
Circuit
VCC
Compare Reg.
16 Bit
Comparator
16 Bit
Compare
Match
S
D
Q
Port
Latch
CLK
Q
R
Internal
Bus
Write to
Latch
Port
Pin
Timer Register
Timer Circuit
Timer
Overflow
Read Pin
MCS02661
Figure 11
Port Latch in Compare Mode 0
Semiconductor Group
28
1997-08-01
C515
Compare Mode 1
If compare mode 1 is enabled and the software writes to the appropriate output latch at the port, the
new value will not appear at the output pin until the next compare match occurs. Thus, it can be
chosen whether the output signal has to make a new transition (1-to-0 or 0-to-1, depending on the
actual pin-level) or should keep its old value at the time when the timer value matches the stored
compare value.
In compare mode 1 (see figure 12) the port circuit consists of two separate latches. One latch
(which acts as a "shadow latch") can be written under software control, but its value will only be
transferred to the port latch (and thus to the port pin) when a compare match occurs.
Port Circuit
Read Latch
VCC
Compare Register
Circuit
Compare Reg.
Internal
Bus
16 Bit
Comparator
16 Bit
Compare
Match
D
Shadow
Latch
CLK
Write to
Latch
Q
D
Q
Port
Latch
CLK
Q
Port
Pin
Timer Register
Timer Circuit
Read Pin
MCS02662
Figure 12
Compare Function in Compare Mode 1
Semiconductor Group
29
1997-08-01
C515
Serial Interface (USART)
The serial port is full duplex and can operate in four modes (one synchronous mode, three
asynchronous modes) as illustrated in table 5. The possible baudrates can be calculated using the
formulas given in table 5.
Table 5
USART Operating Modes
Mode
SCON
Description
SM0
SM1
0
0
0
Shift register mode
Serial data enters and exits through R×D/ T×D outputs the shift
clock; 8-bit are transmitted/received (LSB first); fixed baud rate
1
0
1
8-bit UART, variable baud rate
10 bits are transmitted (through T×D) or received (at R×D)
2
1
0
9-bit UART, fixed baud rate
11 bits are transmitted (through T×D) or received (at R×D)
3
1
1
9-bit UART, variable baud rate
Like mode 2
For clarification some terms regarding the difference between "baud rate clock" and "baud rate"
should be mentioned. In the asynchronous modes the serial interfaces require a clock rate which is
16 times the baud rate for internal synchronization. Therefore, the baud rate generators/timers have
to provide a "baud rate clock" (output signal in figure 13 to the serial interface which - there divided
by 16 - results in the actual "baud rate". Further, the abbrevation fOSC refers to the oscillator
frequency (crystal or external clock operation).
The variable baud rates for modes 1 and 3 of the serial interface can be derived from either timer 1
or from the system clock (see figure 13).
Semiconductor Group
30
1997-08-01
C515
Timer 1
Overflow
f OSC /2
SCON.7
SCON.6
(SM0/
SM1)
ADCON.7
(BD)
÷ 39
0
1
Mode 1
Mode 3
÷2
PCON.7
(SMOD)
0
1
Baud
Rate
Clock
Mode 2
Mode 0
÷6
Only one mode
can be selected
Note: The switch configuration shows the reset state.
MCB03206
Figure 13
Block Diagram of Baud Rate Generation for the Serial Interface
Table 6 below lists the values/formulas for the baud rate calculation of the serial interface with its
dependencies of the control bits BD and SMOD.
Table 6
Serial Interface - Baud Rate Dependencies
Serial Interface 0
Operating Modes
BD
SMOD
Mode 0 (Shift Register)
–
–
fOSC / 12
Mode 1 (8-bit UART)
Mode 3 (9-bit UART)
0
X
Controlled by timer 1 overflow :
(2SMOD × timer 1 overflow rate) / 32
1
X
Controlled by system clock divider circuits :
(2SMOD × fOSC) / 2496
–
0
1
fOSC / 64
fOSC / 32
Mode 2 (9-bit UART)
Semiconductor Group
Active Control Bits Baud Rate Calculation
31
1997-08-01
C515
8-Bit A/D Converter
The C515 provides an A/D converter with the following features:
–
–
–
–
–
–
Eight multiplexed input channels
The possibility of using the analog inputs (port 6) also as digital inputs
Programmable internal reference voltages (16 steps each) via resistor array
8-bit resolution within the selected reference voltage range
Internal start-of-conversion trigger
Interrupt request generation after each conversion
For the A/D conversion, the method of successive approximation via capacitor array is used. The
externally applied reference voltage range has to be held on a fixed value within the specifications
(see section "A/D Converter Characteristics" in this data sheet). The internal reference voltages can
be varied to reduce the reference voltage range of the A/D converter and thus to achieve a higher
resolution. Figure 14 shows a block diagram of the A/D converter.
Semiconductor Group
32
1997-08-01
C515
Internal
Bus
IEN1 (B8 H )
EXEN2 SWDT
EX6
EX5
EX4
EX3
ECAN EADC
IEX6
IEX5
IEX4
IEX3
0
IADC
_
BSY
ADM
MX2
MX1
MX0
IRCON (C0 H )
EXF2
TF2
ADCON (D8H )
BD
CLK
Single/
Continuous
Mode
Port 6
MUX
f OSC /2
S&H
A/D
Converter
Conversion Clock f ADC
÷4
ADDAT
(D9 H)
LBS
.1
.2
.3
.4
.5
.6
MSB
Input Clock f IN
Write to
DAPR
Start of
Conversion
VINTAREF VINTAGND
VAREF
VAGND
Internal Reference Voltages
DAPR (DA H)
.7
.6
.5
.4
.3
Programming of
VINTAREF
.2
.1
Programming of
VINTAGND
Shaded bit locations are not used in ADC-functions.
.0
Internal
Bus
MCB03207
Figure 14
A/D Converter Block Diagram
Semiconductor Group
33
1997-08-01
C515
Interrupt System
The C515 provides 12 interrupt sources with four priority levels. Five interrupts can be generated by
the on-chip peripherals (timer 0, timer 1, timer 2, A/D converter, and serial interface) and seven
interrupts may be triggered externally (P3.2/INT0, P3.3/INT1, P1.4/INT2, P1.0/INT3, P1.1/INT4,
P1.2/INT5, P1.3/INT6).
This chapter shows the interrupt structure, the interrupt vectors and the interrupt related special
function registers. Figure 15 and 16 give a general overview of the interrupt sources and illustrate
the request and the control flags which are described in the next sections.
Semiconductor Group
34
1997-08-01
C515
Highest
Priority Level
IT0
TCON.0
A/D Converter
Timer 0
Overflow
IADC
IRCON.0
TF0
TCON.5
P1.4/
INT2
I2FR
T2CON.5
P3.3/
INT1
IT1
TCON.2
P1.0/
INT3
CC0
IE0
TCON.1
I3FR
T2CON.6
IEX2
IRCON.1
IE1
TCON.3
IEX3
IRCON.2
Bit addressable
EX0
IEN0.0
0003 H
EADC
IEN1.0
0043 H
Lowest
Priority Level
ET0
IEN0.1
000B H
EX2
IEN1.1
004B H
EX1
IEN0.2
0013 H
EX3
IEN1.2
0053 H
EAL
IEN0.7
IP1.0
IP0.0
IP1.1
IP0.1
IP1.2
IP0.2
Polling Sequence
P3.2/
INT0
MCS03208
Request Flag is
cleared by hardware
Figure 15
Interrupt Request Sources (Part 1)
Semiconductor Group
35
1997-08-01
C515
Highest
Priority Level
TF1
TCON.7
P1.1/
INT4
CC1
USART
IEX4
IRCON.3
RI
SCON.0
IEX5
IRCON.4
Timer 2
Overflow
P1.5/
T2EX
TF2
IRCON.6
EX4
IEN1.3
005B H
Lowest
Priority Level
IP1.3
IP0.3
ES
IEN0.4
0023 H
EX5
IEN1.4
0063 H
IP1.4
IP0.4
IP1.5
IP0.5
<_ 1
EXF2
EXEN2 IRCON.7
IEN1.7
P1.3/
INT6
CC3
001B H
<_ 1
TI
SCON.1
P1.2/
INT5
CC2
ET1
IEN0.3
Polling Sequence
Timer 1
Overflow
IEX6
IRCON.5
Bit addressable
ET2
IEN0.5
002B H
EX6
IEN1.5
006B H
EAL
IEN0.7
MCS03209
Request Flag is
cleared by hardware
Figure 16
Interrupt Request Sources (Part 2)
Semiconductor Group
36
1997-08-01
C515
Table 7
Interrupt Source and Vectors
Interrupt Source
Interrupt Vector Address
Interrupt Request Flags
External Interrupt 0
0003H
IE0
Timer 0 Overflow
000BH
0013H
TF0
001BH
0023H
TF1
002BH
0043H
TF2 / EXF2
004BH
0053H
IEX2
IEX4
External Interrupt 5
005BH
0063H
External Interrupt 6
006BH
IEX6
External Interrupt 1
Timer 1 Overflow
Serial Channel
Timer 2 Overflow / Ext. Reload
A/D Converter
External Interrupt 2
External Interrupt 3
External Interrupt 4
Semiconductor Group
IE1
RI / TI
IADC
IEX3
IEX5
37
1997-08-01
C515
Fail Save Mechanisms
As a means of graceful recovery from software or hardware upset a watchdog timer is provided in
the C515. lf the software fails to clear the watchdog timer at least every 65532 µs (at 12 MHz clock
rate), an internal hardware reset will be initiated. The software can be designed such that the
watchdog times out if the program does not progress properly. The watchdog will also time out if the
software error was due to hardware-related problems. This prevents the controller from
malfunctioning for longer than 65 ms if a 12-MHz oscillator is used. Figure 17 shows the block
diagram of the watchdog timer unit.
f OSC
÷ 12
16-Bit Watchdog Timer
Reset
FFFC H - FFFF H
WDT Reset if WDT count is between
IP0 ( A9 H )
-
WDTS
-
-
-
-
-
-
External HW Reset
Control Logic
-
WDT
-
-
-
-
-
-
IEN0 ( A8 H )
-
SWDT
-
-
-
-
-
-
IEN1 ( B8 H )
MCB03210
Figure 17
Block Diagram of the Watchdog Timer
The watchdog timer can be started by software (bit SWDT) but it cannot be stopped during active
mode of the C515. lf the software fails to clear the watchdog in time, an internally generated
watchdog reset is entered at the counter state FFFCH and lasts four instruction cycles. This internal
reset differs from an external reset only to the extent that the watchdog timer is not disabled. Bit
WDTS (was set by starting WDT) allows the software to examine from which source the reset was
initiated. lf it is set, the reset was caused by a watchdog timer overflow.
Semiconductor Group
38
1997-08-01
C515
Power Saving Modes
The C515 provides two basic power saving modes, the idle mode and the power down mode.
Additionally, a slow down mode is available. This power saving mode reduces the internal clock
rate in normal operating mode and it can be also used for further power reduction in idle mode.
– Idle mode
The CPU is gated off from the oscillator. All peripherals are still provided with the clock and
are able to work. Idle mode is entered by software and can be left by an interrupt or reset.
– Power down mode
The operation of the C515 is completely stopped and the oscillator is turned off. This mode is
used to save the contents of the internal RAM with a very low standby current. Power down
mode is entered by software and can be left by reset or by a short low pulse at pin P3.2/INT0.
– Slow-down mode
The controller keeps up the full operating functionality, but its normal clock frequency is
internally divided by 8. This slows down all parts of the controller, the CPU and all peripherals,
to 1/8 th of their normal operating frequency. Slowing down the frequency significantly
reduces power consumption.
Table 8 gives a general overview of the entry and exit procedures of the power saving modes.
Table 8
Power Saving Modes Overview
Mode
Entering
2-Instruction
Example
Leaving by
Remarks
Idle mode
ORL PCON, #01H
ORL PCON, #20H
Occurrence of an
interrupt from a
peripheral unit
CPU clock is stopped;
CPU maintains their data;
peripheral units are active (if
enabled) and provided with
clock
Hardware Reset
Power Down Mode
ORL PCON, #02H
ORL PCON, #40H
Hardware Reset
Oscillator is stopped;
contents of on-chip RAM and
SFR’s are maintained;
Slow Down Mode
In normal mode :
ORL PCON,#10H
ANL PCON,#0EFH
or
Hardware Reset
Internal clock rate is reduced
to 1/8 of its nominal frequency
With idle mode :
ORL PCON,#01H
ORL PCON, #30H
Occurrence of an
interrupt from a
peripheral unit
CPU clock is stopped;
CPU maintains their data;
peripheral units are active (if
enabled) and provided with 1/8
of its nominal frequency
Hardware reset
In the power down mode of operation, VCC can be reduced to minimize power consumption. It must
be ensured, however, that VCC is not reduced before the power down mode is invoked, and that VCC
is restored to its normal operating level, before the power down mode is terminated.
Semiconductor Group
39
1997-08-01
C515
Absolute Maximum Ratings
Ambient temperature under bias (TA) .........................................................
Storage temperature (Tstg) ..........................................................................
Voltage on VCC pins with respect to ground (VSS) .......................................
Voltage on any pin with respect to ground (VSS) .........................................
Input current on any pin during overload condition.....................................
Absolute sum of all input currents during overload condition .....................
Power dissipation........................................................................................
– 40 to 110 °C
– 65 °C to 150 °C
– 0.5 V to 6.5 V
– 0.5 V to VCC +0.5 V
– 10 mA to 10 mA
I 100 mA I
TBD
Note: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent
damage of the device. This is a stress rating only and functional operation of the device at
these or any other conditions above those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for longer
periods may affect device reliability. During overload conditions (VIN > VCC or VIN < VSS) the
Voltage on VCC pins with respect to ground (VSS) must not exceed the values defined by the
absolute maximum ratings.
Semiconductor Group
40
1997-08-01
C515
DC Characteristics
VCC = 5 V + 10%, – 15%; VSS = 0 V
Parameter
TA = 0 to 70 °C
TA = – 40 to 85 °C
TA = – 40 to 110 °C
Symbol
for the SAB-C515-1RM
for the SAF-C515-1RM
for the SAH-C515-1RM
Limit Values
min.
max.
0.2 VCC - 0.1
0.2 VCC - 0.3
Input low voltages
all except EA
EA pin
VIL
VIL1
– 0.5
– 0.5
Input high voltages
all except XTAL2 and RESET
XTAL2 pin
RESET pin
VIH
VIH1
VIH2
Output low voltages
Ports 1, 2, 3, 4, 5
Port 0, ALE, PSEN
Output high voltages
Ports 1, 2, 3, 4, 5
Unit Test Condition
V
V
–
–
0.2 VCC + 0.9 VCC + 0.5
0.7 VCC
VCC + 0.5
0.6 VCC
VCC + 0.5
V
V
V
–
–
–
VOL
VOL1
–
–
0.45
0.45
V
V
IOL = 1.6 mA 1)
IOL = 3.2 mA 1)
VOH
2.4
0.9 VCC
2.4
0.9 VCC
–
–
–
–
V
V
V
V
IOH = – 80 µA
IOH = – 10 µA
IOH = – 800 µA
IOH = – 80 µA 2)
IIL
– 10
– 70
µA
VIN = 0.45 V
ITL
– 65
– 650
µA
VIN = 2 V
Input leakage current
Port 0, AIN0-7 (Port 6), EA
ILI
–
±1
µA
0.45 < VIN < VCC
Input low current
to RESET for reset
XTAL2
PE
ILI2
ILI3
ILI4
–10
–
–
– 100
– 15
– 20
µA
µA
µA
VIN = 0.45 V
VIN = 0.45 V
VIN = 0.45 V
Pin capacitance
CIO
–
10
pF
fc = 1 MHz,
TA = 25 °C
Overload current
IOV
–
±5
mA
Port 0 in external bus mode,
ALE, PSEN
Logic 0 input current
Ports 1, 2, 3, 4, 5
Logical 0-to-1 transition current
Ports 1, 2, 3, 4, 5
VOH2
7) 8)
Notes on next page
Semiconductor Group
41
1997-08-01
C515
Power Supply Current
Parameter
Symbol
Limit Values
typ. 9)
max. 10)
Unit Test Condition
Active mode
16 MHz
24 MHz
ICC
ICC
13.7
19.6
18.2
25
mA
mA
4)
Idle mode
16 MHz
24 MHz
ICC
ICC
6.9
9.1
9.6
12.8
mA
mA
5)
Active mode with
slow-down enabled
16 MHz
24 MHz
ICC
ICC
4.9
6.5
7.0
8.8
mA
mA
6)
IPD
10
30
µA
VCC = 2…5.5 V3)
Power-down mode
1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the VOL of ALE
and ports1, 3, 4, and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins
when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF),
the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitttrigger, or use an address latch with a schmitt-trigger strobe input.
2) Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the
0.9 VCC specification when the address lines are stabilizing.
3) IPD (power-down mode) is measured under following conditions:
EA = Port 0 = Port 6 = VCC ; RESET = VCC; XTAL1 = N.C.; PE = XTAL2 = VSS ; VAGND = VSS ; VAREF = VCC ; all
other pins are disconnected. The typical IPD current is measured at VCC = 5 V.
4) ICC (active mode) is measured with:
XTAL2 driven with tCLCH , tCHCL = 5 ns , VIL = VSS + 0.5 V, VIH = VCC – 0.5 V; XTAL1 = N.C.;
EA = Port 0 = Port 6 = VCC ; RESET = VSS ; all other pins are disconnected.
5) ICC (idle mode) is measured with all output pins disconnected and with all peripherals disabled;
XTAL2 driven with tCLCH , tCHCL = 5 ns, VIL = VSS + 0.5 V, VIH = VCC – 0.5 V; XTAL1 = N.C.;
EA = Port 0 = Port 6 = VCC ; RESET = VCC ; all other pins are disconnected;
6) ICC (active mode with slow-down mode) is measured : TBD
7) ICC (active mode with slow-down mode) is measured : TBD
8) Overload conditions occur if the standard operating conditions are exceeded, ie. the voltage on any pin
exceeds the specified range (i.e. VOV > VCC + 0.5 V or VOV < VSS - 0.5 V). The supply voltage VCC and VSS must
remain within the specified limits. The absolute sum of input currents on all port pins may not exceed 50 mA.
9) Not 100% tested, guaranteed by design characterization
10)The typical ICC values are periodically measured at TA = +25 °C but not 100% tested.
Semiconductor Group
42
1997-08-01
C515
30
Ι CC max
Ι CC typ
mA
Ι CC 25
Active Mode
20
Active Mode
15
Idle Mode
10
Idle Mode
5
Active Mode with Slow Down
0
0
4
8
12
Active mode
: Ι CC typ = 0.68 x f OSC + 2.8
: Ι CC max = 0.85 x f OSC + 4.6
Idle mode
: Ι CC typ = 0.28 x f OSC + 2.4
: Ι CC max = 0.39 x f OSC + 3.4
16
20 MHz
f OSC
24
Active mode with slow-down : Ι CC typ = 0.18 x f OSC + 2.0
: Ι CC max = 0.23 x f OSC + 3.3
f OSC is the oscillator frequency in MHz. Ι CC values are given in mA.
MCD03282
Figure 18
ICC Diagram
Semiconductor Group
43
1997-08-01
C515
A/D Converter Characteristics
VCC = 5 V + 10%, – 15%; VSS = 0 V
TA = 0 to 70 °C
TA = – 40 to 85 °C
TA = – 40 to 110 °C
for the SAB-C515-1RM
for the SAF-C515-1RM
for the SAH-C515-1RM
VCC – 0.25 V ≤ VAREF ≤ VCC + 0.25 V ; VSS – 0.2 V ≤ VAGND ≤ Vss + 0.2 V; VIntAREF − VIntAGND ≥ 1 V;
Parameter
Analog input voltage
Symbol
VAIN
Limit Values
min.
max.
VAGND -
VAREF +
0.2
0.2
Unit
Test Condition
V
1)
A/D converter input clock
t IN
–
2 x t CLCL
ns
Sample time
tS
–
16 x tIN
ns
2)
Conversion cycle time
tADCC
–
80 x tIN
ns
3)
Total unadjusted error
TUE
–
±1
LSB
Internal resistance of
reference voltage source
RAREF
–
8 x tIN /500
-1
kΩ
VIntAREF = VAREF = VCC
VIntAGND = VAGND = VSS
tIN in [ns] 5) 6)
Internal resistance of
analog source
RASRC
–
tS / 500 - 1
kΩ
tS in [ns]
ADC input capacitance
CAIN
–
45
pF
6)
4)
2) 6)
Notes:
1) VAIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in
these cases will be 00H or FFH, respectively.
2) During the sample time the input capacitance CAIN can be charged/discharged by the external source. The
internal resistance of the analog source must allow the capacitance to reach their final voltage level within tS.
After the end of the sample time tS, changes of the analog input voltage have no effect on the conversion
result.
3) This parameter includes the sample time tS and the conversion time tC. The values for the conversion clock
tADC is always 8 x tIN.
4) TUE is tested at VAREF = 5.0 V, VAGND = 0 V, VCC = 4.9 V. It is guaranteed by design characterization for all
other voltages within the defined voltage range.
If an overload condition occurs on maximum 2 not selected analog input pins and the absolute sum of input
overload currents on all analog input pins does not exceed 10 mA, an additional conversion error of 1/2 LSB
is permissible.
5) During the conversion the ADC’s capacitance must be repeatedly charged or discharged. The internal
resistance of the reference source must allow the capacitance to reach their final voltage level within the
indicated time. The maximum internal resistance results from the programmed conversion timing.
6) Not 100% tested, but guaranteed by design characterization.
Semiconductor Group
44
1997-08-01
C515
AC Characteristics (16 MHz)
TA = 0 to 70 °C
TA = – 40 to 85 °C
TA = – 40 to 110 °C
VCC = 5 V + 10%, – 15%; VSS = 0 V
for the SAB-C515-1RM
for the SAF-C515-1RM
for the SAH-C515-1RM
(CL for port 0, ALE and PSEN outputs = 100 pF; CL for all other outputs = 80 pF)
Program Memory Characteristics
Parameter
Symbol
Limit Values
16 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 16 MHz
min.
max.
min.
max.
ALE pulse width
tLHLL
85
–
2tCLCL – 40
–
ns
Address setup to ALE
tAVLL
33
–
tCLCL – 30
–
ns
Address hold after ALE
tLLAX
28
–
tCLCL – 35
–
ns
ALE low to valid instr in
tLLIV
–
150
–
4tCLCL – 100
ns
ALE to PSEN
tLLPL
38
–
tCLCL – 25
–
ns
PSEN pulse width
tPLPH
153
–
3tCLCL – 35
–
ns
PSEN to valid instr in
tPLIV
–
88
–
3tCLCL – 100
ns
Input instruction hold after PSEN
tPXIX
0
–
0
–
ns
Input instruction float after PSEN
tPXIZ*)
–
43
–
tCLCL – 20
ns
Address valid after PSEN
tPXAV*)
55
–
tCLCL – 8
–
ns
Address to valid instr in
tAVIV
–
198
–
5tCLCL – 115
ns
Address float to PSEN
tAZPL
0
–
0
–
ns
*)
Interfacing the C515 to devices with float times up to 75 ns is permissible. This limited bus contention will not
cause any damage to port 0 drivers.
CLKOUT Characteristics
Parameter
Symbol
Limit Values
16 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 16 MHz
min.
max.
min.
max.
ALE to CLKOUT
tLLSH
398
–
7 tCLCL – 40
–
ns
CLKOUT high time
tSHSL
85
–
2 tCLCL – 40
–
ns
CLKOUT low time
tSLSH
585
–
10 tCLCL – 40
–
ns
CLKOUT low to ALE high
tSLLH
23
103
tCLCL – 40
tCLCL + 40
ns
Semiconductor Group
45
1997-08-01
C515
AC Characteristics (16 MHz) (cont’d)
External Data Memory Characteristics
Parameter
Symbol
Limit Values
16 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 16 MHz
min.
max.
min.
max.
RD pulse width
tRLRH
275
–
6tCLCL – 100
–
ns
WR pulse width
tWLWH
275
–
6tCLCL – 100
–
ns
Address hold after ALE
tLLAX2
90
–
2tCLCL – 35
–
ns
RD to valid data in
tRLDV
–
148
–
5tCLCL – 165
ns
Data hold after RD
tRHDX
0
–
0
–
ns
Data float after RD
tRHDZ
–
55
–
2tCLCL – 70
ns
ALE to valid data in
tLLDV
–
350
–
8tCLCL – 150
ns
Address to valid data in
tAVDV
–
398
–
9tCLCL – 165
ns
ALE to WR or RD
tLLWL
138
238
3tCLCL – 50
3tCLCL + 50
ns
Address valid to WR or RD
tAVWL
120
–
4tCLCL – 130
–
ns
WR or RD high to ALE high
tWHLH
23
103
tCLCL – 40
tCLCL + 40
ns
Data valid to WR transition
tQVWX
13
–
tCLCL – 50
–
ns
Data setup before WR
tQVWH
288
–
7tCLCL – 150
–
ns
Data hold after WR
tWHQX
13
–
tCLCL – 50
–
ns
Address float after RD
tRLAZ
–
0
–
0
ns
External Clock Drive Characteristics
Parameter
Symbol
Limit Values
Unit
Variable Clock
Freq. = 1 MHz to 16 MHz
min.
max.
Oscillator period
tCLCL
62.5
1000
ns
High time
tCHCX
15
tCLCL – tCLCX
ns
Low time
tCLCX
15
tCLCL – tCHCX
ns
Rise time
tCLCH
–
15
ns
Fall time
tCHCL
–
15
ns
Semiconductor Group
46
1997-08-01
C515
AC Characteristics (24 MHz)
TA = 0 to 70 °C
TA = – 40 to 85 °C
TA = – 40 to 110 °C
VCC = 5 V + 10%, – 15%; VSS = 0 V
for the SAB-C515-1RM
for the SAF-C515-1RM
for the SAH-C515-1RM
(CL for port 0, ALE and PSEN outputs = 100 pF; CL for all other outputs = 80 pF)
Program Memory Characteristics
Parameter
Symbol
Limit Values
24 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 24 MHz
min.
max.
min.
max.
ALE pulse width
tLHLL
43
–
2tCLCL – 40
–
ns
Address setup to ALE
tAVLL
17
–
tCLCL – 25
–
ns
Address hold after ALE
tLLAX
17
–
tCLCL – 25
–
ns
ALE low to valid instr in
tLLIV
–
80
–
4tCLCL – 87
ns
ALE to PSEN
tLLPL
22
–
tCLCL – 20
–
ns
PSEN pulse width
tPLPH
95
–
3tCLCL – 30
–
ns
PSEN to valid instr in
tPLIV
–
60
–
3tCLCL – 65
ns
Input instruction hold after PSEN
tPXIX
0
–
0
–
ns
Input instruction float after PSEN
tPXIZ*)
–
32
–
tCLCL – 10
ns
Address valid after PSEN
tPXAV*)
37
–
tCLCL – 5
–
ns
Address to valid instr in
tAVIV
–
148
–
5tCLCL – 60
ns
Address float to PSEN
tAZPL
0
–
0
–
ns
*)
Interfacing the C515 to devices with float times up to 37 ns is permissible. This limited bus contention will not
cause any damage to port 0 drivers.
CLKOUT Characteristics
Parameter
Symbol
Limit Values
24 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 24 MHz
min.
max.
min.
max.
ALE to CLKOUT
tLLSH
252
–
7 tCLCL – 40
–
ns
CLKOUT high time
tSHSL
43
–
2 tCLCL – 40
–
ns
CLKOUT low time
tSLSH
377
–
10 tCLCL – 40
–
ns
CLKOUT low to ALE high
tSLLH
2
82
tCLCL – 40
tCLCL + 40
ns
Semiconductor Group
47
1997-08-01
C515
AC Characteristics (24 MHz) (cont’d)
External Data Memory Characteristics
Parameter
Symbol
Limit Values
24 MHz
Clock
Unit
Variable Clock
1/tCLCL = 1 MHz to 24 MHz
min.
max.
min.
max.
RD pulse width
tRLRH
180
–
6tCLCL – 70
–
ns
WR pulse width
tWLWH
180
–
6tCLCL – 70
–
ns
Address hold after ALE
tLLAX2
15
–
tCLCL – 27
–
ns
RD to valid data in
tRLDV
–
118
–
5tCLCL – 90
ns
Data hold after RD
tRHDX
0
–
0
–
ns
Data float after RD
tRHDZ
–
63
–
2tCLCL – 20
ns
ALE to valid data in
tLLDV
–
200
–
8tCLCL – 133
ns
Address to valid data in
tAVDV
–
220
–
9tCLCL – 155
ns
ALE to WR or RD
tLLWL
75
175
3tCLCL – 50
3tCLCL + 50
ns
Address valid to WR or RD
tAVWL
67
–
4tCLCL – 97
–
ns
WR or RD high to ALE high
tWHLH
17
67
tCLCL – 25
tCLCL + 25
ns
Data valid to WR transition
tQVWX
5
–
tCLCL – 37
–
ns
Data setup before WR
tQVWH
170
–
7tCLCL – 122
–
ns
Data hold after WR
tWHQX
15
–
tCLCL – 27
–
ns
Address float after RD
tRLAZ
–
0
–
0
ns
External Clock Drive Characteristics
Parameter
Symbol
Limit Values
Unit
Variable Clock
Freq. = 1 MHz to 24 MHz
min.
max.
Oscillator period
tCLCL
41.7
1000
ns
High time
tCHCX
12
tCLCL – tCLCX
ns
Low time
tCLCX
12
tCLCL – tCHCX
ns
Rise time
tCLCH
–
12
ns
Fall time
tCHCL
–
12
ns
Semiconductor Group
48
1997-08-01
C515
t LHLL
ALE
t AVLL
t PLPH
t LLPL
t
LLIV
t PLIV
PSEN
t AZPL
t PXAV
t LLAX
t PXIZ
t PXIX
Port 0
A0 - A7
Instr.IN
A0 - A7
t AVIV
Port 2
A8 - A15
A8 - A15
MCT00096
Figure 19
Program Memory Read Cycle
Semiconductor Group
49
1997-08-01
C515
t WHLH
ALE
PSEN
t LLDV
t LLWL
t RLRH
RD
t RLDV
t AVLL
t RHDZ
t LLAX2
t RLAZ
Port 0
t RHDX
A0 - A7 from
Ri or DPL
Data IN
A0 - A7
from PCL
Instr.
IN
t AVWL
t AVDV
Port 2
P2.0 - P2.7 or A8 - A15 from DPH
A8 - A15 from PCH
MCT00097
Figure 20
Data Memory Read Cycle
Figure 21
CLKOUT Timing
Semiconductor Group
50
1997-08-01
C515
t WHLH
ALE
PSEN
t LLWL
t WLWH
WR
t QVWX
t AVLL
t WHQX
t LLAX2
t QVWH
A0 - A7 from
Ri or DPL
Port 0
A0 - A7
from PCL
Data OUT
Instr.IN
t AVWL
Port 2
P2.0 - P2.7 or A8 - A15 from DPH
A8 - A15 from PCH
MCT00098
Figure 22
Data Memory Write Cycle
t CLCL
VCC- 0.5V
0.45V
0.7 VCC
0.2 VCC- 0.1
t CHCL
t CLCX
t CHCX
MCT00033
t CLCH
Figure 23
External Clock Drive at XTAL2
Semiconductor Group
51
1997-08-01
C515
ROM Verification Characteristics for the C515-1RM
ROM Verification Mode 1
Parameter
Symbol
Address to valid data
P1.0 - P1.7
P2.0 - P2.4
tAVQV
Limit Values
min.
max.
–
10 tCLCL
Address
Unit
ns
New Address
t AVQV
Port 0
Data OUT
Address : P1.0 - P1.7 = A0 - A7
P2.0 - P2.4 = A8 - A12
Data : P0.0 - P0.7 = D0 - D7
New Data Out
Inputs : PSEN = VSS
ALE, EA = VIH
RESET = VIL2
MCT03212
Figure 24
ROM Verification Mode 1
Semiconductor Group
52
1997-08-01
C515
ROM Verification Mode 2
Parameter
Symbol
Limit Values
Unit
min.
typ
max.
ALE pulse width
tAWD
–
2 tCLCL
–
ns
ALE period
tACY
–
12 tCLCL
–
ns
Data valid after ALE
tDVA
–
–
4 tCLCL
ns
Data stable after ALE
tDSA
8 tCLCL
–
–
ns
P3.5 setup to ALE low
tAS
–
tCLCL
–
ns
Oscillator frequency
1/ tCLCL
1
–
24
MHz
t ACY
t AWD
ALE
t DSA
t DVA
Port 0
Data Valid
t AS
P3.5
MCT02613
Figure 25
ROM Verification Mode 2
Semiconductor Group
53
1997-08-01
C515
VCC -0.5 V
0.2 VCC+0.9
Test Points
0.2 VCC -0.1
0.45 V
MCT00039
AC Inputs during testing are driven at VCC - 0.5 V for a logic ’1’ and 0.45 V for a logic ’0’.
Timing measurements are made at VIHmin for a logic ’1’ and VILmax for a logic ’0’.
Figure 26
AC Testing: Input, Output Waveforms
VOH -0.1 V
VLoad +0.1 V
Timing Reference
Points
VLoad
VLoad -0.1 V
VOL +0.1 V
MCT00038
For timing purposes a port pin is no longer floating when a 100 mV
change from load voltage occurs and begins to float when a 100 mV change from the loaded
VOH/VOL level occurs.
Figure 27
AC Testing : Float Waveforms
Crystal Oscillator Mode
Driving from External Source
C
XTAL1
N.C.
XTAL1
1-24 MHz
C
XTAL2
Crystal Mode : C = 20 pF±10 pF (incl. stray capacitance)
External Oscillator
Signal
XTAL2
MCS03204
Figure 28
Recommended Oscillator Circuits for Crystal Oscillator
Semiconductor Group
54
1997-08-01
C515
GPM05249
Plastic Package, P-MQFP-80-1 (SMD)
(Plastic Metric Quad Flat Package)
Figure 29
P-MQFP-80-1 Package Outlines
Sorts of Packing
Package outlines for tubes, trays etc. are contained in our
Data Book “Package Information”
SMD = Surface Mounted Device
Semiconductor Group
55
Dimensions in mm
1997-08-01