GENESYS GL852-ONGXX Usb 2.0 mtt hub controller Datasheet

Genesys Logic, Inc.
GL852
USB 2.0
MTT
HUB Controller
Datasheet
Revision 1.14
Jul. 19, 2007
GL852 USB 2.0 MTT HUB Controller
Copyright:
Copyright © 2007 Genesys Logic Incorporated. All rights reserved. No part of the materials may be
reproduced in any form or by any means without prior written consent of Genesys Logic, Inc.
Disclaimer:
ALL MATERIALS ARE PROVIDED “AS IS” WITHOUT EXPRESS OR IMPLIED WARRANTY OF ANY
KIND. NO LICENSE OR RIGHT IS GRANTED UNDER ANY PATENT OR TRADEMARK OF
GENESYS LOGIC INC.. GENESYS LOGIC HEREBY DISCLAIMS ALL WARRANTIES AND
CONDITIONS IN REGARD TO MATERIALS, INCLUDING ALL WARRANTIES, IMPLIED OR
EXPRESS, OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, AND
NON-INFRINGEMENT OF INTELLECTUAL PROPERTY. IN NO EVENT SHALL GENESYS LOGIC
BE LIABLE FOR ANY DAMAGES INCLUDING, WITHOUT LIMITATION, DAMAGES RESULTING
FROM LOSS OF INFORMATION OR PROFITS. PLEASE BE ADVISED THAT THE MATERIALS
MAY CONTAIN ERRORS OR OMMISIONS. GENESYS LOGIC MAY MAKE CHANGES TO THE
MATERIALS OR TO THE PRODUCTS DESCRIBED THEREIN AT ANY TIME WITHOUT NOTICE.
Trademarks:
is a registered trademark of Genesys Logic, Inc.
All trademarks are the properties of their respective owners.
Office:
Genesys Logic, Inc.
12F, No. 205, Sec. 3, Beishin Rd., Shindian City,
Taipei, Taiwan
Tel: (886-2) 8913-1888
Fax: (886-2) 6629-6168
http://www.genesyslogic.com
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 2
GL852 USB 2.0 MTT HUB Controller
Revision History
Revision
Date
Description
1.00
07/07/2005
First Formal release
1.01
09/07/2005
Modify Pin Description, table3.3, p.12
1.02
09/15/2005
Modify HUB Interface ,table3.3 Pin Description, p.12
1.03
12/28/2005
Modify Pin List and Pin Descriptions of EE_CS, EE_DI, EE_SK, p.11~12
1.04
01/19/2006
Add AC Characteristics, Ch6.5, p.26
1.05
03/29/2006
Add Input Voltage for digital I/O(Ovcur1-4,Pself,Reset) pins, p.23
1.06
06/15/2006
Changed GL852-N to GL852
1.GL852 48 Pin Pinout, Pin List, Pin Description, p.10~13
Add GL852 QFN 48PIN
1.07
07/18/2006
Modify GL852 48 Pin QFN Package, p.30
1.08
09/05/2006
Modify Clock and Reset Interface of GL852 48 pin to 64 pin, p.14
1.09
11/03/2006
Modify 93C46 Configuration, Table 5.1, p.22
1.10
12/08/2006
Modify General Description, Ch1, p.7
1.11
03/12/2007
Modify RESET# Setting, Ch5.2.1, p.18
1.12
05/03/2007
Add “TJ” , Table 6.2, p.24
1.13
05/16/2007
Add
1.14
07/19/2007
Modify PGANG/SUSPND Setting, Ch5.2.2, p.19
“θ ”, Table 6.2, p.24
JA
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 3
GL852 USB 2.0 MTT HUB Controller
TABLE OF CONTENTS
CHAPTER 1 GENERAL DESCRIPTION................................................... 7
CHAPTER 2 FEATURES .............................................................................. 8
CHAPTER 3 PIN ASSIGNMENT ................................................................ 9
3.1 PINOUTS...................................................................................................... 9
3.2 PIN LIST.................................................................................................... 12
3.3 PIN DESCRIPTIONS ................................................................................... 13
CHAPTER 4 BLOCK DIAGRAM.............................................................. 15
CHAPTER 5 FUNCTION DESCRIPTION ............................................... 16
5.1 GENERAL .................................................................................................. 16
5.2 CONFIGURATION AND I/O SETTINGS ....................................................... 18
CHAPTER 6 ELECTRICAL CHARACTERISTICS............................... 24
6.1 MAXIMUM RATINGS................................................................................. 24
6.2 OPERATING RANGES ................................................................................ 24
6.3 DC CHARACTERISTICS ............................................................................ 24
6.4 POWER CONSUMPTION ............................................................................ 26
6.5 AC CHARACTERISTICS ............................................................................ 27
CHAPTER 7 PACKAGE DIMENSION..................................................... 28
CHAPTER 8 ORDERING INFORMATION ............................................ 31
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 4
GL852 USB 2.0 MTT HUB Controller
LIST OF FIGURES
－GL852 64 PIN LQFP PINOUT DIAGRAM ...................................................... 9
FIGURE 3.1－
FIGURE 3.2－
－GL852 48 PIN LQFP PINOUT DIAGRAM .................................................... 10
FIGURE 3.2－
－GL852 48 PIN QFN PINOUT DIAGRAM ...................................................... 11
FIGURE 4.1 - GL852 BLOCK DIAGRAM (MULTIPLE TT) .................................................. 15
FIGURE 5.1 - OPERATING IN USB 1.1 SCHEME.................................................................. 17
FIGURE 5.2 - OPERATING IN USB 2.0 SCHEME.................................................................. 18
FIGURE 5.3 - RESET# (EXTERNAL RESET) SETTING AND APPLICATION......................... 19
FIGURE 5.4 - POWER ON SEQUENCE OF GL852................................................................. 19
FIGURE 5.5 - TIMING OF PGANG/SUSPND STRAPPING ................................................. 20
FIGURE 5.6 - GANG MODE SETTING ................................................................................ 20
FIGURE 5.7 - SELF/BUS POWER SETTING ....................................................................... 21
FIGURE 5.8 - LED CONNECTION ....................................................................................... 21
FIGURE 5.9 - SCHEMATICS BETWEEN GL852 AND 93C46................................................ 23
FIGURE 7.1 - GL852 64 PIN LQFP PACKAGE ................................................................... 28
FIGURE 7.2 – GL852 48 PIN LQFP PACKAGE .................................................................. 29
FIGURE 7.2 – GL852 48 PIN QFN PACKAGE .................................................................... 30
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 5
GL852 USB 2.0 MTT HUB Controller
LIST OF TABLES
TABLE 3.1－
－GL852 64 PIN LIST ....................................................................................... 12
TABLE 3.2－
－GL852 48 PIN LIST ....................................................................................... 12
TABLE 3.3 - PIN DESCRIPTIONS ......................................................................................... 13
TABLE 5.1 - 93C46 CONFIGURATION ................................................................................ 22
TABLE 6.1 - MAXIMUM RATINGS ...................................................................................... 24
TABLE 6.2 - OPERATING RANGES ...................................................................................... 24
TABLE 6.3 - DC CHARACTERISTICS EXCEPT USB SIGNALS ............................................ 24
TABLE 6.4 - DC CHARACTERISTICS OF USB SIGNALS UNDER FS/LS MODE.................. 25
TABLE 6.5 - DC CHARACTERISTICS OF USB SIGNALS UNDER HS MODE ....................... 25
TABLE 6.6 - DC SUPPLY CURRENT .................................................................................... 26
TABLE 6.7 - AC CHARACTERISTICS OF EEPROM INTERFACE ....................................... 27
TABLE 8.1 - ORDERING INFORMATION ............................................................................. 31
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 6
GL852 USB 2.0 MTT HUB Controller
CHAPTER 1 GENERAL DESCRIPTION
GL852 is Genesys Logic’s brand new Hub solutions which fully comply with Universal Serial Bus
Specification Revision 2.0. This series includes GL852.
GL852 embeds an 8-bit RISC processor to manipulate the control/status registers and respond to the requests
from USB host. Firmware of GL852 will control its general purpose I/O (GPIO) to access the external
EEPROM and then respond to the host the customized PID and VID configured in the external EEPROM.
Default settings in the internal mask ROM is responded to the host without having external EEROM. GL852
is designed for customers with much flexibility. The more complicated settings such as PID, VID, and number
of downstream ports settings are easily achieved by programming the external EEPROM (Ref. to Chapter 5).
Each downstream port of GL852 supports two-color (green/amber) status LEDs to indicate normal/abnormal
status.
To fully meet the performance requirement, GL852 series is a multiple TT hub solution to provide every down
stream port with a TT. With the dedicated TT in each down stream port, GL852 can provide the best
performance even connect with several Full/Low-Speed devices and running heavy bandwidth-consuming
operations concurrently.
*TT (transaction translator) is the main traffic control engine in an USB 2.0 hub to handle the unbalanced
traffic speed between the upstream port and the downstream ports.
Product Name
Package type
Power mode
LED support
GL852
64LQFP
Individual/Gang
Green/Amber
GL852
48LQFP
Individual/Gang
Green/Amber
GL852
48QFN
Individual/Gang
Green/Amber
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 7
GL852 USB 2.0 MTT HUB Controller
CHAPTER 2 FEATURES
•
Compliant to USB specification Revision 2.0
− 4 downstream ports
− Upstream port supports both high-speed (HS) and full-speed (FS) traffic
− Downstream ports support HS, FS, and low-speed (LS) traffic
− 1 control pipe (endpoint 0, 64-byte data payload) and 1 interrupt pipe (endpoint 1, 1-byte data payload)
− Backward compatible to USB specification Revision 1.1
•
On-chip 8-bit micro-processor
− RISC-like architecture
− USB optimized instruction set
− Dual cycle instruction execution
− Performance: 6 MIPS @ 12MHz
− With 64-byte RAM and 2K internal ROM
− Support customized PID, VID by reading external EEPROM
− Support downstream port configuration by reading external EEPROM
•
Multiple Transaction translator (MTT)
− MTT provides respective TT control logics for each downstream port. This is a performance better
choice for USB 2.0 hub.
•
Each downstream port supports two-color status indicator, with automatic and manual modes compliant to
USB specification Revision 2.0
•
Support both individual and gang modes of power management and over-current detection for
downstream ports
•
•
•
•
•
•
•
•
•
•
•
Support gang mode of power management and over-current detection for downstream ports
Conform to bus power requirements
Automatic switching between self-powered and bus-powered modes
Integrate USB 2.0 transceiver
PLL embedded with external 12 MHz crystal
Operate on 3.3 Volts
Embed serial resister for USB signals and integrate pull-up resister for upstream USB signal
Improve output drivers with slew-rate control for EMI reduction
Internal power-fail detection for ESD recovery
64-pin LQFP package , 48-pin LQFP package , 48-pin QFN package
Applications:
− Stand-alone USB hub
− Monitor hub
− PC motherboard USB hub, Docking of notebook
− Any compound device to support USB HUB function
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 8
GL852 USB 2.0 MTT HUB Controller
CHAPTER 3 PIN ASSIGNMENT
GREEN2/EE_DO
DVDD
DGND
AMBER3
GREEN3
PWREN3#
OVCUR3#
PWREN4#
OVCUR4#
TEST
RESET#
DVDD
DGND
AMBER4
GREEN4
NC
3.1 Pinouts
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AMBER2/EE_DI
49
32
DP4
PSELF
50
31
DM4
DGND
51
30
NC
DVDD
52
29
AGND
PGANG/SUSPND
53
28
AVDD
OVCUR2#
54
27
NC
PWREN2#
55
26
DP3
OVCUR1#
56
25
DM3
PWREN1#
57
24
NC
DGND
58
23
AGND
DVDD
59
22
AVDD
GREEN1/EE_SK
60
21
X2
AMBER1/EE_CS
61
20
X1
DGND
62
19
AGND
DVDD
63
18
AVDD
AVDD
64
17
RREF
GL852
5
6
7
8
9
10
11
12
13
14
15
16
NC
DM1
DP1
NC
AVDD
ANGD
NC
DM2
DP2
NC
NC
DM0
4
NC
3
NC
2
DP0
1
AGND
LQFP - 64
－GL852 64 Pin LQFP Pinout Diagram
Figure 3.1
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 9
AMBER2/EE_DI
GREEN2
DVDD
AMBER3
GREEN3
PWREN3#
OVCUR3#
PWREN4#
OVCUR4#
TEST
RESET#
DVDD
36
35
34
33
32
31
30
29
28
27
26
25
GL852 USB 2.0 MTT HUB Controller
PSELF
37
24
AMBER4
DVDD
38
23
GREEN4
PGANG
39
22
DP4
OVCUR2#
40
21
DM4
PWREN2#
41
20
AGND
OVCUR1#
42
19
AVDD
PWREN1#
43
18
DP3
DVDD
44
17
DM3
GREEN1/EE_SK
45
16
AVDD
AMBER1/EE_CS
46
15
X2
DGND
47
14
X1
DVDD
48
13
AGND
GL852
3
4
5
6
7
8
9
10
11
12
DP0
DM1
DP1
AVDD
AGND
DM2
DP2
RREF
AVDD
2
AGND
DM0
1
AVDD
LQFP - 48
－GL852 48 Pin LQFP Pinout Diagram
Figure 3.2
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 10
AMBER2/EE_DI
GREEN2
DVDD
AMBER3
GREEN3
PWREN3#
OVCUR3#
PWREN4#
OVCUR4#
TEST
RESET#
DVDD
36
35
34
33
32
31
30
29
28
27
26
25
GL852 USB 2.0 MTT HUB Controller
PSELF
37
24
AMBER4
DVDD
38
23
GREEN4
PGANG
39
22
DP4
OVCUR2#
40
21
DM4
PWREN2#
41
20
AGND
OVCUR1#
42
19
AVDD
PWREN1#
43
18
DP3
DVDD
44
17
DM3
GREEN1/EE_SK
45
16
AVDD
AMBER1/EE_CS
46
15
X2
DGND
47
14
X1
DVDD
48
13
AGND
GL852
1
2
3
4
5
6
7
8
9
10
11
12
AVDD
AGND
DM0
DP0
DM1
DP1
AVDD
AGND
DM2
DP2
RREF
AVDD
QFN - 48
－GL852 48 Pin QFN Pinout Diagram
Figure 3.2
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 11
GL852 USB 2.0 MTT HUB Controller
3.2 Pin List
－GL852 64 Pin List
Table 3.1
Pin#
Pin Name
Type Pin#
Pin Name
Type Pin#
Pin Name
Type Pin#
Pin Name
AMBER2/
EE_DI
Type
1
AGND
P
17 RREF
B
33 NC
-
49
2
NC
-
18 AVDD
P
34 GREEN4
O
50 PSELF
I
3
DM0
B
19 AGND
P
35 AMBER4
O
51 DGND
P
4
DP0
B
20 X1
I
36 DGND
P
P
5
NC
-
21 X2
O
37 DVDD
P
B
6
NC
-
22 AVDD
P
38 RESET#
I
52 DVDD
PGANG/
53
SUSPND
54 OVCUR2#
7
NC
-
23 AGND
P
39 TEST
I
55 PWREN2#
O
8
DM1
B
24 NC
-
40 OVCUR4#
I
56 OVCUR1#
I
9
DP1
B
25 DM3
B
41 PWREN4#
O
57 PWREN1#
O
10 NC
-
26 DP3
B
42 OVCUR3#
I
58 DGND
P
11 AVDD
P
27 NC
-
43 PWREN3#
O
59 DVDD
P
GREEN1/
60
EE_SK
AMBER1/
61
EE_CS
O
I
12 AGND
P
28 AVDD
P
44 GREEN3
O
13 NC
-
29 AGND
P
45 AMBER3
O
14 DM2
B
30 NC
-
46 DGND
P
62 DGND
P
15 DP2
B
31 DM4
B
47 DVDD
P
63 AVDD
P
16 NC
-
32 DP4
B
48
B
64 AVDD
P
GREEN2/
EE_DO
O
O
－GL852 48 Pin List
Table 3.2
Pin#
Pin Name
Type Pin#
Pin Name
Type Pin#
Pin Name
Type Pin#
Pin Name
Type
1
AVDD
P
13 AGND
P
25 DVDD
P
37 PSELF
I
2
AGND
P
14 X1
I
26 RESET#
I
38 DVDD
P
3
DM0
B
15 X2
O
27 TEST
I
39 PGANG
B
4
DP0
B
16 AVDD
P
28 OVCUR4#
I
40 OVCUR2#
I
5
DM1
B
17 DM3
B
29 PWREN4#
O
41 PWREN2#
O
6
DP1
B
18 DP3
B
30 OVCUR3#
I
42 OVCUR1#
I
7
AVDD
P
19 AVDD
P
31 PWREN3#
O
43 PWREN1#
O
8
AGND
P
20 AGND
P
32 GREEN3
O
44 DVDD
P
9
DM2
B
21 DM4
B
33 AMBER3
O
45
GREEN1/
EE_SK
O
B
22 DP4
B
34 DVDD
P
46
AMBER1/
EE_CS
O
10 DP2
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 12
GL852 USB 2.0 MTT HUB Controller
11 RREF
B
23 GREEN4
O
35
GREEN2/
EE_DO
O
47 DGND
P
12 AVDD
P
24 AMBER4
O
36
AMBER2/
EE_DI
O
48 DVDD
P
3.3 Pin Descriptions
Table 3.3 - Pin Descriptions
USB Interface
GL852
GL852
64 Pin#
48Pin#
DM0,DP0
3,4
3,4
B
USB signals for USPORT
DM1,DP1
8,9
5,6
B
USB signals for DSPORT1
DM2,DP2
14,15
9,10
B
USB signals for DSPORT2
DM3,DP3
25,26
17,18
B
USB signals for DSPORT3
DM4,DP4
31,32
21,22
B
RREF
17
11
B
USB signals for DSPORT4
A 680Ω resister must be connected between RREF and
analog ground (AGND).
Pin Name
I/O Type
Description
Note: USB signals must be carefully handled in PCB routing. For detailed information, please refer to
GL852 Design Guideline.
HUB Interface
GL852
GL852
64 Pin#
48Pin#
OVCUR1#~4
56,54,
42,40
42,40,30,28
PWREN1#~4
57,55,
43,41
GREEN1~4
60,48,
44,34
AMBER1~4
61,49,
45,35
PSELF
50
PGANG/
SUSPND
53
Pin Name
I/O Type
Description
Active low. Over current indicator for DSPORT1~4
OVCUR1# is the only over current flag for GANG
mode.
Active low. Power enable output for DSPORT1~4
PWREN1# is the only power-enable output for GANG
43,41,31,29
O
mode.
1,3,4: O Green LED indicator for DSPORT1~4
45,35,32,23
2: B *GREEN[1~2] are also used to access the external EEPROM
For detailed information, please refer to Chapter 5.
(pd)
O
Amber LED indicator for DSPORT1~4
46,36,33,24
(pd)
*Amber [1~2] are also used to access the external EEPROM
0: GL852 is bus-powered.
37
I
1: GL852 is self-powered.
This pin is default put in input mode after power-on
reset. Individual/gang mode is strapped during this
period. After the strapping period, this pin will be set to
output mode, and then output high for normal mode.
39
B
When GL852 is suspended, this pin will output low.
*For detailed explanation, please see Chapter 5
Gang
input:1, output: 0@normal, 1@suspend
Individual
input:0, output: 1@normal, 0@suspend
I
(pu)
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 13
GL852 USB 2.0 MTT HUB Controller
Clock and Reset Interface
GL852
GL852
64Pin#
48Pin#
X1
20
14
I
12MHz crystal clock input.
X2
21
15
O
RESET#
38
26
I
12MHz crystal clock output.
Active low. External reset input, default pull high 10KΩ.
When RESET# = low, whole chip is reset to the initial
state.
Pin Name
I/O Type
Description
System Interface
Pin Name
TEST
GL852
GL852
64 Pin#
48Pin#
39
27
I/O Type
I
(pd)
Description
0: Normal operation.
1: Chip will be put in test mode.
Power / Ground
Pin Name
AVDD
AGND
DVDD
DGND
NC
GL852
GL852
64 Pin#
48Pin#
11,18,22,
1,7,12,16,19
28,64
1,12,19,
23,29
37,47,
52,59
36,46,
51,58,62
2,5~7,10,
13,16,24,
27,30,33
I/O Type
Description
P
3.3V analog power input for analog circuits.
2,8,13,20,
P
Analog ground input for analog circuits.
25,34,38,44,
48
P
3.3V digital power input for digital circuits
47
P
Digital ground input for digital circuits.
-
-
No connection
Note: Analog circuits are quite sensitive to power and ground noise. PCB layout must take care the power
routing and the ground plane. For detailed information, please refer to GL852 Design Guideline.
Notation:
Type
O
I
B
B/I
B/O
P
A
SO
pu
pd
odpu
Output
Input
Bi-directional
Bi-directional, default input
Bi-directional, default output
Power / Ground
Analog
Automatic output low when suspend
Internal pull up
Internal pull down
Open drain with internal pull up
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 14
GL852 USB 2.0 MTT HUB Controller
CHAPTER 4 BLOCK DIAGRAM
12MHz
D+
D-
USPORT
PLL
RAM
ROM
GPIO
FRTIMER
Transceiver
x40, x10
CPU
USPORT
Control/Status
UTMI
SIE
Logic
REPEATER
Register
TT
TT
TT
TT
(Transaction
Translator)
(Transaction
Translator)
(Transaction
Translator)
(Transaction
Translator)
REPEATER / TT Routing Logic
DSPORT1 Logic
DSPORT2 Logic
DSPORT3 Logic
DSPORT4 Logic
DSPORT
DSPORT
DSPORT
DSPORT
Transceiver
Transceiver
Transceiver
Transceiver
D+
D- LED/
OVCUR/
PWRENB
D+
D- LED/
OVCUR/
PWRENB
D+
D- LED/
OVCUR/
PWRENB
D+
D- LED/
OVCUR/
PWRENB
Figure 4.1 - GL852 Block Diagram (multiple TT)
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 15
GL852 USB 2.0 MTT HUB Controller
CHAPTER 5 FUNCTION DESCRIPTION
5.1 General
5.1.1 USPORT Transceiver
USPORT (upstream port) transceiver is the analog circuit that supports both full-speed and high-speed
electrical characteristics defined in chapter 7 of USB specification Revision 2.0. USPORT transceiver will
operate in full-speed electrical signaling when GL852 is plugged into a 1.1 host/hub. USPORT transceiver
will operate in high-speed electrical signaling when GL852 is plugged into a 2.0 host/hub.
5.1.2 PLL (Phase Lock Loop)
GL852 contains a 40x PLL. PLL generates the clock sources for the whole chip. The generated clocks are
proven quite accurate that help in generating high speed signal without jitter.
5.1.3 FRTIMER
This module implements hub (micro)frame timer. The (micro)frame timer is derived from the hub’s local
clock and is synchronized to the host (micro)frame period by the host generated Start of (micro)frame
(SOF). FRTIMER keeps tracking the host’s SOF such that GL852 is always safely synchronized to the host.
The functionality of FRTIMER is described in section 11.2 of USB Specification Revision 2.0.
5.1.4 µC
µC is the micro-processor unit of GL852. It is an 8-bit RISC processor with 2K ROM and 64 bytes RAM. It
operates at 6MIPS of 12Mhz clock to decode the USB command issued from host and then prepares the
data to respond to the host. In addition, µC can handle GPIO (general purpose I/O) settings and reading
content of EEPROM to support high flexibility for customers of different configurations of hub. These
configurations include self/bus power mode setting, individual/gang mode setting, downstream port number
setting, device removable/non-removable setting, and PID/VID setting.
5.1.5 UTMI (USB 2.0 Transceiver Macrocell Interface)
UTMI handles the low level USB protocol and signaling. It’s designed based on the Intel’s UTMI
specification 1.01. The major functions of UTMI logic are to handle the data and clock recovery, NRZI
encoding/decoding, Bit stuffing /de-stuffing, supporting USB 2.0 test modes, and serial/parallel conversion.
5.1.6 USPORT logic
USPORT implements the upstream port logic defined in section 11.6 of USB specification Revision 2.0. It
mainly manipulates traffics in the upstream direction. The main functions include the state machines of
Receiver and Transmitter, interfaces between UTMI and SIE, and traffic control to/from the REPEATER
and TT.
5.1.7 SIE (Serial Interface Engine)
μ
SIE handles the USB protocol defined in chapter 8 of USB specification Revision 2.0. It co-works with
C to play the role of the hub kernel. The main functions of SIE include the state machine of USB protocol
flow, CRC check, PID error check, and timeout check. Unlike USB 1.1, bit stuffing/de-stuffing is
implemented in UTMI, not in SIE.
5.1.8 Control/Status register
Control/Status register is the interface register between hardware and firmware. This register contains the
information necessary to control endpoint0 and endpoint1 pipelines. Through the firmware based
architecture, GL852 possesses higher flexibility to control the USB protocol easily and correctly.
5.1.9 REPEATER
Repeater logic implements the control logic defined in section 11.4 and section 11.7 of USB specification
Revision 2.0. REPEATER controls the traffic flow when upstream port and downstream port are signaling
in the same speed. In addition, REPEATER will generate internal resume signal whenever a wakeup event
is issued under the situation that hub is globally suspended.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 16
GL852 USB 2.0 MTT HUB Controller
5.1.10. TT (Transaction Translator)
TT implements the control logic defined in section 11.14 ~ 11.22 of USB specification Revision 2.0. TT
basically handles the unbalanced traffic speed between the USPORT (operating in HS) and DSPORTS
(operating in FS/LS) of hub. GL852 adopts multiple TT architecture to provide the most performance
effective solution. Multiple TT provides control logics for each downstream port respectively.
5.1.11 REPEATER/TT routing logic
REPEATER and TT are the major traffic control machines in the USB 2.0 hub. Under situation that
USPORT and DSPORT are signaling in the same speed, REPEATER/TT routing logic switches the traffic
channel to the REPEATER. Under situation that USPORT is in the high speed signaling and DSPORT is in
the full/low speed signaling, REPEATER/TT routing logic switches the traffic channel to the TT.
5.1.11.1 Connected to 1.1 Host/Hub
If an USB 2.0 hub is connected to the downstream port of an USB 1.1 host/hub, it will operate in USB 1.1
mode. For an USB 1.1 hub, both upstream direction traffic and downstream direction traffic are passing
through REPEATER. That is, the REPEATER/TT routing logic will route the traffic channel to the
REPEATER.
USB1.1 HOST/HUB
USPORToperating
in FS signaling
Traffic channel
is routed to
REPEATER
REPEATER
TT
TT
DSPORT operating
in FS/LS signaling
Figure 5.1 - Operating in USB 1.1 scheme
5.1.11.2 Connected to USB 2.0 Host/Hub
If an USB 2.0 hub is connected to an USB 2.0 host/hub, it will operate in USB 2.0 mode. The upstream port
signaling is in high speed with bandwidth of 480 Mbps under this environment. The traffic channel will
then be routed to the REPEATER when the device connected to the downstream port is signaling also in
high speed. On the other hand, the traffic channel will then be routed to TT when the device connected to
the downstream port is signaling in full/low speed.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 17
GL852 USB 2.0 MTT HUB Controller
USB2.0 HOST/HUB
USPORToperating
in HS signaling
HS vs. HS:
Traffic channel is
routed to REPEATER
REPEATER
DSPORT operating
in HS signaling
TT
HS vs. FS/LS:
Traffic channel
is routed to TT
TT
DSPORT operating
in FS/LS signaling
Figure 5.2 - Operating in USB 2.0 scheme
5.12 DSPORT logic
DSPORT (downstream port) logic implements the control logic defined in section 11.5 of USB
specification Revision 2.0. It mainly manipulates the state machine, the connection/disconnection detection,
over current detection and power enable control, and the status LED control of the downstream port.
Besides, it also output the control signals to the DSPORT transceiver.
5.13 DSPORT Transceiver
DSPORT transceiver is the analog circuit that supports high-speed, full-speed, and low-speed electrical
characteristics defined in chapter 7 of USB specification Revision 2.0. In addition, each DSPORT
transceiver accurately controls its own squelch level to detect the detachment and attachment of devices.
5.2 Configuration and I/O Settings
5.2.1 RESET# Setting
GL852 integrates in the pull-up 1.5KΩ resister of the upstream port. When RESET# is enabled, the internal
1.5KΩ pull-up resister will be disconnected to the 3.3V power. To meet the requirement (p.141) of the USB
2.0 specification, pull-up resister should be disconnected while lacking of USB cable power (Vbus).
Therefore, we suggest designing the RESET# circuit as following figure to meet the requirement mentioned
above.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 18
GL852 USB 2.0 MTT HUB Controller
Figure 5.3 - RESET# (External Reset) setting and application
GL852 internally contains a power on reset circuit. The power on sequence is depicted in the next picture.
To fully control the reset process of GL852, we suggest the reset time applied in the external reset circuit
should longer than that of the internal reset circuit.
VCC(3.3V)
Power good voltage, 2.5~2.8V
≒ 2.7 μs
Internal reset
External reset
Figure 5.4 - Power on sequence of GL852
5.2.2 PGANG/SUSPND Setting
To save pin count, GL852 uses the same pin to decide individual/gang mode as well as to output the
suspend flag. The individual/gang mode is decided within 20us after power on reset. Then, about 50ms later,
this pin is changed to output mode. GL852 outputs the suspend flag once it is globally suspended. For
individual mode, a pull low resister greater than 100KΩ should be placed. For gang mode, a pull high
resister which greater than 100KΩ should be placed. In figure 5.6, we also depict the suspend LED
indicator schematics. It should be noticed that the polarity of LED must be followed, otherwise the suspend
current will be over spec limitation (2.5mA).
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 19
GL852 USB 2.0 MTT HUB Controller
RESET#
50 ms
GANG_CTL
Output mode, indicating
GL852 is in normal
mode or suspend mode
Input mode, strapping
to decide individual or
gang mode
Figure 5.5 - Timing of PGANG/SUSPND strapping
GAND Mode
DVDD(3.3V)
"0": Individual Mode
"1": GANG Mode
DVDD(3.3V)
100K ohm
Suspend LED
Indicator
PGANG
SUSPNDO
GANG_CTL
100K ohm
Suspend LED
Indicator
Inside GL852
On PCB
Individual
Mode
Figure 5.6 - GANG Mode Setting
5.2.3 SELF/BUS Power Setting
GL852 can operate under bus power and conform to the power consumption limitation completely (suspend
current < 2.5 mA, normal operation current < 100 mA). By setting PSELF, GL852 can be configured as a
bus-power or a self-power hub.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 20
GL852 USB 2.0 MTT HUB Controller
1: Power Self
PSELF
0: Power Bus
Inside GL852
On PCB
Figure 5.7 - SELF/BUS Power Setting
5.2.4 LED Connections
GL852 controls the LED lighting according to the flow defined in section 11.5.3 of Universal Serial Bus
Specification Revision2.0. Both manual mode and Automatic mode are supported in GL852. When GL852
is globally suspended, GL852 will turn off the LED to save power.
AMBER/GREEN
LED
DGND
Inside GL852
On PCB
Figure 5.8 - LED Connection
5.2.5 EEPROM Setting
GL852 replies to host commands by the default settings in the internal ROM. GL852 also offers the ability
to reply to the host according to the settings in the external EEPROM(93C46). The following table shows
the configuration of 93C46.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 21
GL852 USB 2.0 MTT HUB Controller
Table 5.1 - 93C46 Configuration
Unit: Byte
00
00h
10h
VID_L
01
02
03
04
05
VID_H PID_L PID_H CHKSUM FF
06
07
PORT
DEVICE
REMOVABLE NUMBER
08
09 0A 0B 0C 0D 0E 0F
MaxPower
FF
FF
FF
FF
FF
Vendor string (ASC II code)
30h
end
PRODUCT
LENGTH
start
Product String(ASC II code)
50h
60h
70h
FF
VENDOR
LENGTH start
20h
40h
FF
end
SERIAL
NUMBER
LENGTH
start
Serial Number String(ASC II code)
end
Note: 1. VID_H/VID_L: high/low byte of VID value
2. PID_H/PID_L: high/low byte of PID value
3. CHKSUM: CHKSUM must equal to VID_H + VID_L + PID_H + PID_L + 1,otherwise
firmware will ignore the EEPROM settings.
4. PORT_NO: port number, value must be 1~4.
5. MaxPower : Describe the maximum power consumption, range=0Ma~500Ma .
Value -> 00H~FAH (unit = 2Ma)
6. DEVICE REMOVALBE:
PORT4
PORT3
PORT2
PORT1
REMOVABLE
REMOVABLE
REMOVABLE
REMOVABLE
0: Device attached to this port is removable.
1: Device attached to this port is non-removable.
-
7. VENDOR LENGTH: offset 10h contains the length of the vendor string. Values of vendor string is
contained from 11h~3Fh.
8. PRODUCT LENGTH: offset 40h contains the length of product string. Values of product string is
contained from 41h~6Fh.
9. SERIAL NUMBER LENGTH: offset 70h contains the value of serial number string. Values of serial
number string is contained after offset 71h.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 22
GL852 USB 2.0 MTT HUB Controller
The schematics between GL852 and 93C46 is depicted in the following figures:
DVDD
EE_CS
CS
VCC
EE_SK
SK
NC
EE_DI
DI
NC
EE_DO
DO
GND
93C46
Figure 5.9 - Schematics Between GL852 and 93C46
GL852 firstly verifies the check sum after power on reset. If the check sum is correct, GL852 will take the
configuration of 93C46 as part of the descriptor contents. To prevent the content of 93C46 from being
over-written, amber LED will be disabled when 93C46 exists.
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 23
GL852 USB 2.0 MTT HUB Controller
CHAPTER 6 ELECTRICAL CHARACTERISTICS
6.1 Maximum Ratings
Table 6.1 - Maximum Ratings
Symbol
Parameter
Min.
Max.
Unit
VCC
Power Supply
-0.5
+3.6
V
VIN
Input Voltage for digital I/O(EE_DO) pins
-0.5
+3.6
V
VIN
Input Voltage for digital I/O(Ovcur1-4,Pself,Reset) pins
-0.5
+5.25
V
Input Voltage for USB signal (DP, DM) pins
-0.5
+3.6
V
+100
o
VINUSB
TS
FOSC
Storage Temperature under bias
-60
Frequency
C
12 MHz ± 0.05%
6.2 Operating Ranges
Table 6.2 - Operating Ranges
Symbol
Parameter
Min.
Typ.
Max.
Unit
VCC
Power Supply
3.0
3.3
3.6
V
VIND
Input Voltage for digital I/O pins
-0.5
3.3
3.6
V
Input Voltage for USB signal (DP, DM) pins
0.5
3.3
3.6
V
70
o
C
125
o
C
VINUSB
TA
TJ
θ
Ambient Temperature
0
Absolute maximum junction temperature
-
-
o
52.2
-
Min.
Typ.
Max.
Unit
Power Dissipation
70
-
190
mA
VDD
Power Supply Voltage
3
3.3
3.6
V
VIL
LOW level input voltage
-
-
0.9
V
VIH
HIGH level input voltage
2.0
-
-
V
VTLH
LOW to HIGH threshold voltage
1.36
1.48
1.62
V
VTHL
HIGH to LOW threshold voltage
1.36
1.48
1.62
V
VOL
LOW level output voltage when IOL=8mA
-
-
0.4
V
VOH
HIGH level output voltage when IOH=8mA
Leakage current for pads with internal pull up or pull
down resistor
Pad internal pull down resister
2.4
-
-
V
-
-
30
µA
81K
103K
181K
Ω
JA
Thermal Characteristics 48 LQFP
0
-
C/W
6.3 DC Characteristics
Table 6.3 - DC Characteristics Except USB Signals
Symbol
PD
IOLK
RDN
Parameter
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 24
GL852 USB 2.0 MTT HUB Controller
RUP
Pad internal pull up resister
81K
103K
181K
Ω
Table 6.4 - DC Characteristics of USB Signals Under FS/LS Mode
Symbol
Parameter
Min.
Typ.
Max.
Unit
VOL
DPF/DMF static output LOW(RL of 1.5K to 3.6V )
0
-
0.3
V
VOH
DPF/DMF static output HIGH (RL of 15K to GND )
2.8
-
3.6
V
VDI
Differential input sensitivity
0.2
-
-
V
VCM
Differential common mode range
0.8
-
2.5
V
VSE
Single-ended receiver threshold
0.2
-
-
V
CIN
Transceiver capacitance
-
-
20
pF
ILO
Hi-Z state data line leakage
-10
-
+10
µA
Driver output resistance
28
-
43
Ω
ZDRV
Table 6.5 - DC Characteristics of USB Signals Under HS Mode
Symbol
Parameter
Min.
Typ.
Max.
Unit
VOL
DPH/DMH static output LOW(RL of 1.5K to 3.6V )
-
-
0.1
V
CIN
Transceiver capacitance
4
4.5
5
pF
ILO
Hi-Z state data line leakage
-5
0
+5
µA
Driver output resistance for USB 2.0 HS
48
45
42
Ω
ZDRV
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 25
GL852 USB 2.0 MTT HUB Controller
6.4 Power Consumption
Table 6.6 - DC Supply Current
Condition
Symbol
Active ports
ISUSP
Host
Suspend
*2
4
3
ICC
2
1
No Active
Typ.
Unit
510/800*1
µA
Device
F
F
83
mA
H
H
187
mA
H
F
107
mA
F
F
82
mA
H
H
170
mA
H
F
106
mA
F
F
81
mA
H
H
147
mA
H
F
105
mA
F
F
79
mA
H
H
124
mA
H
F
104
mA
F
78
mA
H
102
mA
*1: 48/64-pin package types
*2: F: Full-Speed, H: High-Speed
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 26
GL852 USB 2.0 MTT HUB Controller
6.5 AC Characteristics
Symbol
Parameter
Min
Typ
Max
tCSS
CS Setup Time
3.0
tCSH
CS Hold Time
3.0
tSKH
SK High Time
1.0
tSKL
SK Low Time
2.2
tDIS
DI Setup Time
1.8
tDIH
DI Hold Time
2.4
tPD1
Output Delay to “1”
1.8
tPD0
Output Delay to “0”
1.8
Units
us
Table 6.7 - AC Characteristics of EEPROM Interface
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 27
GL852 USB 2.0 MTT HUB Controller
CHAPTER 7 PACKAGE DIMENSION
D
D1
A
D2
A2
48
33
49
N : Normal package
G : Green package
B
GL852
AAAAAAAGAA
YWWXXXXXXXX
Date Code
Version
No.
Lot Code
17
64
16 4X
1
4X
e
0- 1
b
aaa C A B D
bbb H A B D
L1
E2
E
E1
32
InternalNo
.
A
A1
0.05 S
D
c
ddd M C A B s D s
0-
C
SEATING
PLANE
ccc C
0- 2
R1
R2
H
GAGE PLANE
0.25mm
S
L
0- 3
NOTES :
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm
PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY
SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
DIMENSION b DOES NOT INCLUDE DAMBAR
2.
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE
MAXIMUM b DIMENSION BY MORE THAN 0.08mm.
DAMBAR CAN NOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN
PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.
CONTROL DIMENSIONS ARE IN MILLIMETERS.
MILLIMETER
INCH
SYMBOL
MIN. NOM. MAX. MIN. NOM. MAX.
1.60
0.063
A
0.006
0.05
0.15 0.002
A1
1.35
1.40
1.45 0.053 0.055 0.057
A2
12.00 BASIC
0.472 BASIC
D
12.00 BASIC
0.472 BASIC
E
D1
10.00 BASIC
0.393 BASIC
E1
10.00 BASIC
0.393 BASIC
7.50 BASIC
0.295 BASIC
D2
7.50 BASIC
0.295 BASIC
E2
R1
0.08
0.003
R2
0.08
0.20 0.003
0.008
00
3.5
7
0
3.5
7
0
0
0- 1
0- 2
11
12
13
11
12
13
0- 3
11
12
13
11
12
13
0.20 0.004
0.008
0.09
c
0.45
0.60
0.75 0.018 0.024 0.030
L
1.00 REF
0.039 REF
L1
0.20
0.008
S
0.27 0.007 0.008 0.011
0.17
0.20
b
0.50 BASIC
0.020 BASIC
e
TOLERANCES OF FORM AND POSITION
aaa
0.20
0.008
0.008
0.20
bbb
0.08
0.003
ccc
0.08
0.003
ddd
Figure 7.1 - GL852 64 Pin LQFP Package
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 28
GL852 USB 2.0 MTT HUB Controller
D
D1
A
D2
A2
25
36
37
24
N : Normal package
G : Green package
Internal No.
B
GL852
AAAAAAAGAA
YWWXXXXXXXX
Date Code
Version
No.
Lot Code
48
13
12 4X
1
e
4X
b
0- 1
C
ccc C
0- 2
R1
R2
GAGE PLANE
0.25mm
L
0- 3
NOTES :
1. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD
PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm
PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY
SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
2. DIMENSION b DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE
MAXIMUM b DIMENSION BY MORE THAN 0.08mm.
DAMBAR CAN NOT BE LOCATED ON THE LOWER
RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN
PROTRUSION AND AN ADJACENT LEAD IS 0.07mm.
c
ddd M C A B s D s
0-
S
aaa C A B D
bbb H A B D
L1
E2
E
E1
A
H
A1
0.05 S
D
SEATING
PLANE
CONTROL DIMENSIONS ARE IN MILLIMETERS.
MILLIMETER
INCH
SYMBOL
MIN. NOM. MAX. MIN. NOM. MAX.
1.60
0.063
A
0.006
0.05
0.15 0.002
A1
1.35
A2
1.40
1.45 0.053 0.055 0.057
9.00 BASIC
0.354 BASIC
D
E
9.00 BASIC
0.354 BASIC
0.276 BASIC
D1
7.00 BASIC
E1
7.00 BASIC
0.276 BASIC
5.50 BASIC
D2
0.217 BASIC
5.50 BASIC
0.217 BASIC
E2
R1
0.08
0.003
R2
0.08
0.20 0.003
0.008
00°
3.5°
7°
0°
3.5°
7°
0°
0- 1
0°
0- 2
11°
12°
13°
11°
12°
13°
0- 3
11°
12°
13°
11°
12°
13°
0.09
0.20 0.004
0.008
c
0.45
0.60
0.75 0.018 0.024 0.030
L
L1
1.00 REF
0.039 REF
0.20
0.008
S
0.17
0.20
0.27 0.007 0.008 0.011
b
0.50 BASIC
0.020 BASIC
e
TOLERANCES OF FORM AND POSITION
aaa
0.20
0.008
0.008
bbb
0.20
0.08
0.003
ccc
0.08
0.003
ddd
Figure 7.2 – GL852 48 Pin LQFP Package
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 29
GL852 USB 2.0 MTT HUB Controller
Figure 7.2 – GL852 48 Pin QFN Package
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 30
GL852 USB 2.0 MTT HUB Controller
CHAPTER 8 ORDERING INFORMATION
Table 8.1 - Ordering Information
Part Number
Package
Normal/Green
Version
Status
GL852-MSNXX
64-pin LQFP
Normal Package
XX
Available
GL852-MNNXX
48-pin LQFP
Normal Package
XX
Available
GL852-MSGXX
64-pin LQFP
Green Package
XX
Available
GL852-MNGXX
48-pin LQFP
Green Package
XX
Available
GL852-ONGXX
48-pin QFN
Green Package
XX
Available
©2000-2007 Genesys Logic Inc. - All rights reserved.
Page 31