EM EM6812WW27 Ultra low power 8-bit flash microcontroller Datasheet

R
EM MICROELECTRONIC - MARIN SA
EM6812
Ultra Low Power 8-bit FLASH Microcontroller
Description
Block Diagram
The EM6812 is designed to be battery operated for extended
lifetime applications. Brownout and powercheck functions
ensure reliable operation at or near undervoltage conditions,
offering greater reliability in complex operation modes. Each
of the 16 I/Os is freely programmable and the microcontroller
has a dual quartz and trimmable RC oscillator up to 10MHz. It
has an 8-bit RISC architecture specially designed for very low
power consumption. With 2 clocks per instruction, EM6812
executes up to 2.5 MIPS at 5MHz and achieves an
astonishing 2200 MIPS/Watt.
Power Supply
&
Voltage Regulator
Power On
Reset
Supply Voltage
Level Detector
8-level
Brownout
Low Power
RAM
FLASH
CoolRISC 8-bit
22.5 kByte
11.2 kByte
5.6 kByte
16 registers
Hardware multiplier
RC 1-10MHz
Prescaler 1
Watchdog
Crystal 32kHz
Prescaler 2
IRQ
512x8 bit
CR816L
SECURITY
RAM
12x8 bit
Dual Port RAM
CORE
&
MEMORY
4x8 bit
4 x 8 bit
(2 x 16 bit)
Timer
CLOCK
&
TIMING
Features

Green mold / leadfree package
True low current:
120 µA active mode @ 3V, 1MHz
6 µA standby mode, RC on
0.8 µA standby mode, RC off
0.16 µA sleep mode
Up to 2.5 MIPS at 5MHz
On-chip brownout detection
Powercheck functions at start-up
8-level Supply Voltage Level Detection (SVLD)
Fast wake-up from standby mode
16 fully configurable I/Os

Input / Output

Pull-up, Pull-down

CMOS, N-channel open drain
6 high currents outputs, up to 20 mA
Wide supply voltage range 2 V – 5.5 V
Flash read monitor (allows save instruction execution
at lowest voltages)
Dual mode quartz and RC oscillators:

1 MHz – 10 MHz RC

32768 Hz crystal or external clock source
8-bit CoolRISC architecture

16 registers

2 clock per instruction

8x8bit hardware multiplier
Power-On-Reset and watchdog
Various Flash memory size:

2k x 22 bit (5.6k Byte)

4k x 22 bit (11.2k Byte)

8k x 22 bit (22.5k Byte)
Fully static 512B or 256B RAM, Low power 12B RAM,
Dual port 4B RAM
Internal and external interrupts
Frequency generator
PWM functions
8/16-bit timers
Prescaler:

10-bit RC divider

15-bit crystal divider
SPI interface, UART programmable by software
Small 24-pin TSSOP and SO packages (leadfree)
Copyright © 2005, EM Microelectronic-Marin SA
PORT A
PORT B
Pull-up/-down, Edge, Debounce
SPI, soft UART, PWM,
Frequency generator
I/Os
Tools & Services
Easy to use emulator with full debug functions, full
peripheral integration, C-compiler
Windows-based software programs
Programmer from different vendors
Dedicated team of engineers for outstanding support
Pinout Configuration
PB4
PB5
PB6
PB7
VREG
VDD
OSC OUT
OSC IN
PA7
PA6
PA5
PA4
1
24
2
23
3
22
4
EM6812
6
7
8
9
TSSOP-24
SO-24
Package
12
19
18
17
16
15
10
11
21
20
5
(top view)
14
13
PB3
PB2
PB1
PB0
N.C.
VSS
TEST
RESET
PA0
PA1
PA2
PA3
Typical Applications

Metering
Heat Cost Allocation
Smoke detector
Security
Body care
Sports
Computer peripherals, Bluetooth chipset
1
www.emmicroelectronic.com
R
EM6812
1
EM6812 at a glance
Power supply

Low power architecture
Voltage regulator for internal logic supply
External regulator capacitor
CPU

8 bit CoolRisc 816L Core
16 internal registers
4 hardware subroutine stacks
8 bit hardware multiplier
refer also to the CR816L reference manual
ROM / Flash

ROM 4096 Instructions = 11.26 Kbytes
Flash 8192 Instructions = 22.5 Kbytes
Prescaler’s

2 Prescaler for RC and Xtal Oscillators
input clock software selectable
fix interval IRQ’s (RTC and others)
clock source to other peripherals
Divider capture, 8 MSB’s
Parallel In/Output Port A

8 bit wide direct input read
all functions bit-wise configurable
Input , output
debouncer
IRQ on pos. or neg. edge
Pull-up, pull-down or no pull selectable
Freq. Input for timer
Input combination reset
CMOS or NCH. Open Drain outputs
RAM

512 x 8 bit static SRAM (for 8k Instructions)
256 x 8 bit static SRAM (for < 4k Instructions)
low voltage ram data retention
Low power RAM, 12 Byte

for lowest power calculations
Dual Port RAM, 4 Byte

Parallel In/Output Port B

8 multipurpose I/O’s
8 bit wide direct input read
all functions bit-wise configurable
4 high current outputs
Input , output
Pull-up, pull-down or no pull selectable
CMOS or NCH. Open Drain outputs
special function: Serial Interface I/O’s, DP RAM
Data IO on port B, Control on port A
Serial Interface SPI
Operating modes

Active mode: CPU and peripherals are running
Standby mode: CPU halted, peripherals on
Sleep mode: no clocks, reset state
Wake Up from port A inputs
Resets

Power On Reset
Reset from watchdog timer
External Reset Input
Brown Out
Reset with Port A reset combination
Reset Flags to identify the reset source
Oscillator XTAL 32kHZ

Oscillation clock pre-divider (1 sec)
External clock low frequency input

3 wire serial Interface, Sclk, Din, Dout
Timer (4 x 8 bit, or 2 x 16 bit)

8 (16) bit wide, Zero-Stop and Auto-Reload mode
External signal pulse width measurement
PWM generation
Event Counter
IRQ requests
Watchdog timer

generation of watchdog reset after time out
Interrupt

external IRQ’s from Port A, Comparator
internal IRQ’s from Timer, Prescaler
SVLD

8 levels supply voltage level check
Oscillator RC

On-chip Brown-Out detection, reset state
Power check at Startup
2
www.emmicroelectronic.com
R
EM6812
Table of contents
1 EM6812 at a glance
2 Circuit Connectivity
2.1
2.2
3
Operating modes
3.1
3.2
3.3
3.4
4
Program Memory
10
Memory miss
Data Memory
CPU
Reset Controller
7.1
Basic features
7.1.1
Reset functions registers
7.2
POR and PowerCheck
7.3
Reset Pad
7.4
PortA Input Reset
7.5
BrownOut reset
7.5.1
BO Timings
7.6
Watchdog
7.6.1
Watchdog counter
7.6.2
Lock/Unlock
8
8
8
8
8
9
5.1
SRAM
5.2
General Purpose Registers, 16 Bytes
5.3
Dual Port RAM
5.3.1
CPU R/W access to DPR
5.3.2
External Write Access to DPR
5.3.3
Read Access from DPR
5.3.4
Conflict handling
5.3.5
Register overview
6
7
6
7
Active mode
Standby Mode
Sleep Mode
System registers
4.1
5
Terminal usage
Programming connections
2
5
Clock management
8.1
Basic features
8.1.1
Overview
8.2
High frequency clock source
8.2.1
RC oscillator
8.2.2
High frequency external clock
8.3
Low frequency clock source:
8.3.1
Crystal oscillator
8.3.2
Low frequency external clock
8.3.3
Data input on OscOut
8.4
Clock synchronization
8.5
CPU clock selection
8.6
Peripheral clocks generation
8.6.1
Prescaler2 (10 stages)
8.6.2
Prescaler1 (15 stages)
8.7
RC clock trimming with Xtal oscillator
8.8
Registers overview
9 Supply Voltage Level Detector (SVLD)
10 Port A
10.1
Basic features
10.1.1
Overview
10.1.2
Register map, PA IO functions
10.1.3
IO Operation
10.2
Port A Interrupt requests
10.2.1
Debouncer
10.3
Reset and Wake-up
10.3.1
Register map
Copyright © 2005, EM Microelectronic-Marin SA
10
12
12
13
13
13
14
14
15
15
16
17
17
18
19
20
20
21
21
22
22
22
23
23
23
24
24
25
26
26
27
27
27
28
28
29
30
31
32
33
34
34
35
36
37
38
38
39
40
10.3.2
Input splitting
10.3.3
Actions
10.3.4
Condition match
10.3.5
Don’t care bits
10.3.6
Debouncer
10.4
Oscillation Loop
10.4.1
Inverter function
10.5
Dual Port RAM interface
11 Port B
40
40
40
41
41
41
41
41
42
11.1
Basic features
11.1.1
Special function priority handling
11.1.2
Overview
11.2
Register map, PB IO functions
11.3
Normal IO operation
11.4
Special IO operation
11.4.1
Frequency Output
11.4.2
SPI outputs
11.4.3
SPI inputs
11.4.4
Dual Port RAM terminals
12 Serial Port Interface
42
42
43
44
45
45
45
46
46
46
47
12.1
Basic features:
12.1.1
Overview:
12.1.2
SPI terminal configuration
12.2
Functionality
12.2.1
Master and Slave modes
12.2.2
Fix data stream Output (Auto-Start)
12.2.3
SPI Interruptions
12.2.4
SPI edge and synchronization selection
12.2.5
SPI start-up
12.2.6
MSB or LSB first selection
12.3
Registers overview:
13 Timers
47
47
48
48
48
48
48
49
49
49
50
51
13.1
Basic features:
13.2
Functionality
13.2.1
Auto-Reload mode
13.2.2
Zero-Stop mode
13.2.3
Start control system
13.2.4
Stopping the timer
13.2.5
Clock selection
13.2.6
PWM and Frequency generation
13.2.7
16-bits configuration
13.2.8
Interrupts
13.3
Recommended programming order
13.4
Registers overview:
13.4.1
General configuration registers
13.4.2
Timer1 configuration
13.4.3
Timer2 configuration
13.4.4
Timer3 configuration
13.4.5
Timer4 configuration
14 Interruptions
65
14.1
Basic features
14.2
Interrupt acquisition
14.2.1
Interrupt acquisition masking.
14.2.2
Interrupt acquisition Clearing
14.2.3
Register map, Interrupt acquisition
14.3
CPU Interrupt and Event handling
14.3.1
Interrupt priority
14.3.2
CPU Status register
14.3.3
CPU Status register pipeline exception
14.3.4
Processor vector table
14.3.5
Context Saving
3
51
52
52
53
54
57
57
57
58
59
60
60
60
61
62
63
64
65
66
67
67
67
68
68
69
69
70
70
www.emmicroelectronic.com
R
EM6812
Memory mapping
16 Typical V and T dependencies
16.1
16.2
16.3
16.4
IVDD Currents
SVLD, BO Detection levels
IOL and IOH drives
Pullup and Pulldown
17 Electrical Specification
17.1
17.2
17.3
17.4
17.5
17.6
17.7
17.8
17.9
71
74
74
75
75
75
77
Absolute Maximum Ratings
77
77
Handling Procedures
Standard Operating Conditions
77
77
Typical Crystal specification
DC Characteristics - Power Supply Currents 77
DC Characteristics – Voltage detection levels78
DC Characteristics – Oscillators
78
79
DC Characteristics - I/O Pins
Package drawings
80
18 Ordering information Flash device
Copyright © 2004, EM Microelectronic-Marin SA
81
4
www.emmicroelectronic.com
R
EM6812
2
Circuit Connectivity
The EM6812 has the same pin-out in both the SO24 and TSSOP24 pin package.
Minimum connectivity includes the power supply on VSS and VDD, a capacitor on Vreg, and de-coupling capacitance on VDD.
Circuit reference terminal (substrate) is on VSS.
The 32kHz Crystal is only needed for systems requiring low frequency Crystal operation.
The integrated supply voltage regulator filters supply noise and allows lowest power peripheral operations. For proper
operation, a capacitor (470nF minimum) must be connected to the regulator’s VREG terminal. This terminal must not be
used for any other outside connection.
Figure 1: Sample minimum connectivity
1
24
PB3
PB5
2
23
PB2
PB6
3
22
PB1
PB7
4
21
PB0
Vreg
5
20
i.c.
VDD
6
19
VSS
OscOut
7
18
Test
VDD
470nF
VSS
32khz
10k
OscIn
8
17
Reset
PA7
9
16
PA0
PA6
10
15
PA1
PA5
11
14
PA2
PA4
12
13
Shield
with
VSS
EM6812
PB4
PA3
VSS
Reset
Button
VDD
Note:
•
ALL circuit IO's (except OscIn) are on VDD level. OscIn terminal is only used in conjunction with an quartz Crystal. The
terminal input voltages must never exceed the Vreg voltage.
•
The quartz crystal should be shielded with VSS to keep noise away.
•
When using the Crystal oscillator PA[7] and PA[6] should preferably used as static inputs only to avoid noise coupling
on the OscIn and OscOut high impedance inputs.
Copyright © 2005, EM Microelectronic-Marin SA
5
www.emmicroelectronic.com
R
EM6812
2.1
Terminal usage
Table 1. Circuit terminals
Pin
Name
Description
SPI & PWM
Dual
RAM
Port Programming
connections
1
PB4
IO
Standard IO
2
PB5
IO
Standard IO
SCLK
DPRData[5]
3
PB6
IO
Standard IO
SOUT
DPRData[6]
4
PB7
IO
Standard IO
SIN
DPRData[7]
5
Vreg
Sup
Connect min 470nF
6
VDD
Sup
Main power supply
7
OscOut
In
Crystal, External LF Clock input,
DPRData[4]
SCLK
SDIO
VDD
Data input
8
OscIn
In
Crystal only connection
9
PA7
IO,
Standard IO, IRQ, timer start & clock,
10
PA6
IO,
Standard IO, IRQ, timer start & clock
11
PA5
IO,
Standard IO, IRQ, timer start & clock
12
PA4
IO
Standard IO, IRQ, timer start & clock
13
PA3
IO
Standard IO, IRQ, timer start & clock
ExtAdr[1]
14
PA2
IO
Standard IO, IRQ, timer start & clock
ExtAdr[0]
15
PA1
IO
Standard IO, IRQ, timer start & clock
ExtWEn
16
PA0
IO
Standard IO, IRQ, timer start & clock
ExtCen
17
Reset
In
Reset input, active high with internal pull-down
resistor
18
Test
In
EM test and Program high Voltage
VPP
See note.
19
VSS
Sup
Reference terminal
VSS
20
i.c.
21
PB0
IO
Standard IO, drive 2
PWM
DPRData[0]
22
PB1
IO
Standard IO, drive 2
PWM
DPRData[1]
23
PB2
IO
Standard IO, drive 2
PWM
DPRData[2]
24
PB3
IO
Standard IO, drive 2
PWM
DPRData[3]
Used for EM test purposes, internally connected. Must not be connected externally
Notes:
Connection on Test pin:
•
On Flash device, either connect to VSS via a 10kOhm resistor (as close as possible to VSS pad) or foresee a jumper
for programming (VSS or VPP connection)
Connection on pin i.c. (i.c stands for internally connected).
•
This pin is used in EM test modes. No external connection must be made on this pin.
Copyright © 2005, EM Microelectronic-Marin SA
6
www.emmicroelectronic.com
R
EM6812
2.2
Programming connections
The EM6812 embedded Flash program memory is programmed using standard microcontroller programmers available from
3rd parties.
Programmers which currently support the EM6812:
•
ELNEC (SmartProg / LabProg / JetProg)
For an updated list please consult:
www.elnec.com
www.elnec.com/sw/dev_html/em_microelectronic_dev.htm
Erase/Write:The programmer allows to erase/write the whole program memory at once (bulk erase). Typical erase time is
20ms for the whole Flash memory. Erase is immediately followed by write (writing 1 intruction after the other). Typical write
time is 60µs/word.
Code protection: The program memory content can not be read back, instead a checksum (CRC) is generated and
compared with the programmer’s CRC value.
Last Address read: The very last address of the program memory may be read back. (code identification)
Connection into the DIL connector is 1 to 1, DIL pin 1 goes to SO or TSSOP pin1 and so on. An adapter is needed for the
SO and TSSOP packages.
On-board programming is possible by connecting the 5 programming terminals directly onto the PCB. This can be done with
a DIL to PCB connecting cable (not furnished) or by using the on-board programming connector, which is present on some
of the programmers.
Figure 2. On-board programming with DIL-adapter cable
VPP
VSS
PB3
PB2
PB1
PB0
nc
VSS
Test
Reset
PA0
PA1
PA2
PA3
24
23
22
21
20
19
18
17
16
15
14
13
EM6812
1
2
3
4
5
6
7
8
9
10
11
12
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8
17
9
16
10
15
11
14
12
13
PB4
PB5
PB6
PB7
Vreg
VDD
OscOut
OscIn
PA7
PA6
PA5
PA4
VDD
SDIO
SCLK
Dil Footprint
EM6812 on
PCB
on
Programmer
The programming interface terminals PB5 and PB7 are automatically configured in input mode as soon as Test terminal
goes high. This allows the programmer to download the programming setup into the circuit. As soon as a valid programming
mode is recognized the circuit will enter a special state and allow only Flash programming and CRC check to be done.
During programming the PortA is configured as output driving VSS level, PB[4:0] is in input state, PB6 is output.
Copyright © 2005, EM Microelectronic-Marin SA
7
www.emmicroelectronic.com
R
EM6812
3
Operating modes
Figure 3. Operating modes transition
The EM6812 has 3 main operation modes.
Reset
•
•
•
Active Mode - CPU up and running, Instruction
executing, Periphery clocked.
Standby Mode - CPU stopped, No Instruction
execution, Periphery clocked.
Sleep Mode – CPU reset, No Instruction execution,
Periphery stopped.
Reset
Sleep
Reset
Reset
Start-up
Within these operating modes different submodes exist
with different clock selections to allow lowest power
consumption for all given cases. Please refer to the clockmanaging unit and the specific peripherals for all clock
selections possibilities. When not activated the embedded
peripherals are not clocked and therefore do not add any
unnecessary power consumption.
Table 2. Mode dependent peripheral status
Peripheral block
Active mode
CPU
Running at defined
frequency
Clock source
Running at defined
frequency
SVLD
Software selectable
BrownOut
Software selectable
POR
On
Prescalers
On
Interrupts/ Events
Possible
Watchdog timer
Software selectable
Timer
Software selectable
Ports
Software selectable
Clock
Software selectable
RAM
3.1
Clock
Wake-Up
Sleep
bit
Reset
IRQ, Event
Active
Standby
HALT Instruction
IRQ, Event &
CPU Instruction
execution
Standby mode
Stopped
Sleep mode
Reset
Running at defined
frequency
Software selectable
Software selectable
On
On
Possible
Software selectable
Software selectable
Software selectable
Software selectable
Clock
All internal clock sources are
off
Disabled
Disabled
On
Off – no clock, retain value
Wake-up only
Off – no clock, retain value
Off – no clock, retain value
Retain state, input debouncers
are by-passed.
Retains value
Active mode
The active mode is the default mode after power-up. The CPU executes instructions one after the other. All peripheral
settings are performed in this mode before eventualy switching to low power modes. Any interrupt arriving will immediately
at the next instruction branch into the interrupt vector.
3.2
Standby Mode
The standby mode is the commonly used low power dissipation mode. During standby the CPU instruction execution is
halted but all peripheral circuitry is still clocked. Any interrupt or event will bring the circuit back into active mode on the next
active CPU clock edge. Standby mode is entered with the CPU HALT instruction.
3.3
Sleep Mode
This is the lowest power possible mode. Circuit operation is stopped (no clock anymore) most peripheries retain their value.
Exceptions are:
•
The debouncer circuits are by-passed to allow reaset or wake-up.
•
SVLD and Brownout function are disabled to have minimum power dissipation.
•
CPU is in reset state.
To go into sleep mode one needs first to set bit SleepEn = ‘1’, then Sleep = ‘1’. While SleepEn =’0’ one can not write the
Sleep bit.
Resume from sleep mode by either wake-up on pre-specified port A combination (refer to 7.4) or by any reset. Inspection of
the reset status register allows determining the restart origin.
Copyright © 2005, EM Microelectronic-Marin SA
8
www.emmicroelectronic.com
R
EM6812
3.4
System registers
Functions
SleepEn and Reset status
Sleep mode external Resets
and RC selections
Xtal and CPU clock selections
Register name
RegResStat
RegSys1
RegSys2
Basic function
Reset Flags to identify reset source
Sleep bit and main CPU oscillator settings, reset pad
configuration
High and low frequency clock selections, Xtal enable
Table 3. System registers
RegResStat
0x12
Bit
7
6
5
Name
ResetPadFlag
ResetWDFlag
ResInpPAFlag
Res
0
0
0
Reset by
POR
POR
POR
R/W
RC
RC
RC
ResBwnOutFlag
0
0
POR
POR
RC
R/W
0
RegSysSlp
R/W
4
3
Description
Flag for Reset terminal, clear by write’0’
Flag for watchdog reset, clear by write’0’
Flag for PortA input reset ,clear by write’0’
Flag is also set by BrownOut in case of
DisResInp=’1’
Flag for BrownOut reset, clear by write’0’
Enables to write the Sleep bit
2
SleepEn
EnDebResPad
1
CkDebResPad
0
ResSys
R/W
0
DatOscOut
-
-
R
RegSys1
Bit
Name
7
Sleep
6
DisResetPad
5
DisResInp
4
FlagXtal
3
OPTCldStart[1]
2
OPTCldStart[0]
1
FreqRange
0x10
Res
0
0
0
0
0
0
0
Reset by
ResSys
POR
POR
ResMain
POR
POR
ResSys
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
0
1
ResSys
R/W
Description
Put the circuit in sleep mode if = ‘1’
Disable the input pad reset if = ‘1’
Disable the port A reset input if = ‘1’
Xtal cold start flag, Xtal ready if = ‘1’
Xtal cold start duration: ‘00’ = 1s, ‘10’ = 3/4s,
‘01’=1/2s, and ‘11’=1/4s.
RC osc. frequency range selection:
‘1’=10MHz ‘0’=1MHz
Enable RC oscillator if = ‘1’
0x11
Res
0
0
0
0
0
0
1
1
Reset by
ResMain
ResMain
ResMain
ResMain
-ResMain
ResMain
ResMain
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Enable Xtal oscillator if = ‘1’
Enable external clock instead of RC if = ‘1’
Select external clock PA4 if '0', PA5 if '1'
Enable external clock instead of Xtal if = ‘1’
Not used, read always ‘0’
CPU clock ‘1’=low freq (F1) ‘0’=high freq (F2)
HF domain division factor for F2:
‘00’=1, ‘01’=2 , ‘10’=4, ‘11’=8
EnRC
RegSys2
Bit
Name
7
EnXtal
6
SelExtHFck
5
SelHFckSource
4
SelExtLFck
3
-2
Sel32k
1
RCDiv[1]
0
RCDiv[0]
Copyright © 2005, EM Microelectronic-Marin SA
1: Debounced reset input
0: Direct reset input
1: high speed clock (Pr1Ck[13], 8kHz)
0: low speed clock (Pr1Ck[8], 256Hz)
Read data on Oscout terminal if XTAL off
9
www.emmicroelectronic.com
R
EM6812
4
Program Memory
All instructions to be executed are stored in the Program Memory, all general-purpose data as well as peripheral registers
values are stored in a separate data memory (see chapter 5). This special Harvard-RISC like architecture gives the core the
ability to read operands in the data memory simultaniously with one instruction fetch.
Maximum program memory size of the EM6812 is 22.5 kBytes. Each Instruction is 22 bits wide, which gives a total of 8192
Instruction words.
Program Memory is implemented as Flash memory (EM6812-Fx). I.e. EM6812-F2 which contains 2k instruction words.
The device is delivered with different program memory sizes from 8192 down to 2048 instruction words. Please refer to the
ordering information section for the different memory types and sizes.
4.1
Memory miss
The unique Memory Miss feature of the EM CoolRISC products allows operating with high-speed peripheral clocks even at
low voltage power supplys
Power Supply
The Memory Read Monitor (= memory miss) is an important feature ensuring correct program execution while allowing
graceful performance reduction at low voltage conditions. The access times of memory cells are dependent mainly on the
supply voltage and the temperature. Figure 4 is showing a general
Figure 4. Read Monitor funtion
case were wait states are automatically added depending on the
actual power supply voltage.
By monitoring each program memory access it can be assured that
all memory accesses are good. If necessary, wait- states will be
added.
As the supply voltage reaches V2 an interrupt
(PM_Miss_skip) is generated to signal that the Memory Read
Monitor will soon start adding wait states to ensure accurate
Full speed operation
program execution. To be sure to always be running error free a
V2
standard processor would have to stop its activity at this point.
Nearing critical timing
Using this warning the processor can, for example, turn off not
V1
absolutely required functions to reduce the power supply load. At
Automatically adding
V1, the processor starts automatically adding the wait states
wait states to assure
necessary to ensure proper operation. The processor will then
error free functionality
continue to operate flawlessly as the power supply voltage level
V0
continues to descend down to the Brownout voltage, V0 in this
Brownout reset
diagram. As the voltage falls the number of wait states will increase
as necessary to assure that the memory is read correctly at each
Wait states
0
1
2
access.
As the Memory Read Monitor is a hardware function that uses an actual memory cell as its standard it takes into account all
of the factors that influence the real memory read time of the memory array. It works accurately for all combinations of
voltage, frequency and temperature. This guarantees stable processor operation for graceful performance reduction.
The addition of the Memory Read Monitor allows extending the working range of the application from V2 down to V0 without
compromising the operating security in any way.
Figure 5. Wait insertion versous Power supply (V2 voltage)
MIPS
PM_Miss; Wait cycles insertion
5
Wait Cycle insertion
4
3
RC 10MHz RCDiv=2
2
RC 10MHz RCDiv=4
No Wait Cycle
insertion
1
RC 1MHz RCDiv=1
0
2
3
4
5
Copyright © 2005, EM Microelectronic-Marin SA
VDD
6
10
www.emmicroelectronic.com
R
EM6812
The program memory miss interrupt is asserted as long as the condition is true. Above ‘Figure 5. Wait insertion versous
Power supply (V2 voltage) ‘ shows actual values for memory miss interrupt generation.
Typically no PM Miss is generated if running on system frequencies of 2.5Mhz (RC 10MHz RC_div=4) or below on the
Flash based circuits.
While running on RC=10MHz and RCDiv=1 (5Mips) the PM_Miss_skip interrupt may be triggered by every Flash access. If
the high frequency 5MHz clock is needed for the peripheral blocks, the user should mask the PM_Miss_skip IRQ.
Table 4. Memory miss interrupt generation
Interrupt source
Priority
PM_Miss_skip
0
Copyright © 2005, EM Microelectronic-Marin SA
IntCtrl connection
Int0[0]
11
www.emmicroelectronic.com
R
EM6812
5
Data Memory
The data memory is connected to the CoolRisc core via an 8-bit wide bi-directional data bus. It contains:
•
max 512Bytes of fully static RAM
•
Dedicated peripheral data registers for timers ports, etc.
•
16 Bytes of general purpose registers. (12 Bytes LP RAM, 4 Bytes DPR)
Table 5. Data memory mapping
Data Memory Address ranges
Description
Data memory page
0x0257 (8k Instr)
0x0157 (4k or 2k Instr)
SRAM
Page 1
512 Byte (8k Instructions)
Indexed addressing
256 Byte
(4 or 2k Instructions)
0x0060
All Peripherals
Page 0
(Timers Ports, Configurations,
Interfaces, etc)
(direct and indexed addressing)
0x0010
Dual Port RAM
Low Power RAM
0x0000
All peripherals and part of the SRAM are accessible with any addressing modes of the CoolRisc instruction set.
The portion of SRAM, which is on Page 1, is addressed with any of the indexed addressing modes.
5.1
SRAM
The SRAM size is adapted to the program memory size.
•
512 Byte SRAM: All Versions with 8k Instruction Memory
•
256 Byte SRAM: All Versions with 4k or 2k Instruction Memory.
The SRAM has no reset functions, therefore is should be initialized before storing any variables.
Table 6. SRAM mapping (4k or 2k Instructions Program Memory Version)
Name
Reset
Dec
Hex
RAM 96 Bytes
RAM 160 Bytes
xx
:
xx
xx
:
xx
351
:
256
255
:
96
0x015F
:
0x0100
0x00FF
:
0x0060
Indexed addressing
Direct addressing
Table 7. SRAM mapping (8K Instructions Program Memory Version)
Name
Reset
Dec
Hex
xx
607
0x025F
RAM 352 Bytes
:
:
:
xx
256
0x0100
xx
255
0x00FF
RAM 160 Bytes
:
:
:
xx
96
0x0060
Copyright © 2005, EM Microelectronic-Marin SA
Indexed addressing
Direct addressing
12
www.emmicroelectronic.com
R
EM6812
5.2
General Purpose Registers, 16 Bytes
A total of 16 general purpose 8-bit registers are available. 12 of these registers are realized as low power RAM to store and
recall frequently accessed variables with minimum power whereas the power saving is realized by minimizing the parasitic
capacitance which are inherent to large memories. The other 4 bytes are shared with the Dual Port RAM function. These
registers are reset to ‘00’ by POR only.
Table 8. General purpose register mapping
Name
Register
Name
LPRam0
Low Power RAM
…
(General purpose
registers)
LPRAM11
DPRam0
LP Ram shared with
…
Dual Port RAM
DPRam3
5.3
Res
Dec
Hex
00
:
00
00
:
00
0000
:
0011
0012
:
0015
0x0000
:
0x000B
0x000C
:
0x000F
Direct and
indexed
addressing
Dual Port RAM (DPR)
The DPR is a memory block, which allows data, read and write, accesses from either the CPU core or an external
processor in a total asynchronous way. The Dual Port RAM external data IO is mapped on Port B, the control signals on
Port A. The occurrence of possible access conflicts is flagged to the CPU with 2 Interrupts. Priority is given to the external
access.
Table 9. DPR Port mapping
DP RAM external connection
ExtDat[7:0]
Port mapping
PB[7:0]
External bi-directional data bus
Function
ExtAddr[1:0]
PA[3:2]
External address
ExtWen
PA[1]
External write or read access selector
ExtCen
PA[0]
External chip enable, validates the access
Setting the bit EnDualRam = ‘1’ in register RegCfgPB enables the DPR function. It is still possible to use the Port B as a
standard port even if the DPR function is enabled. Only while input ExtWen is low and ExtCen is high the port B is forced as
output. In all other cases the port B configuration is given as defined by the port B configuration registers. Please refer also
to the port B description.
The terminal configuration of the DPR control inputs on port A is totally free.
Note:
The port B terminals must not be left floating while EnDualRam=’1’. One may use the integrated pull resistors if the drive
conditions are not sure.
5.3.1
CPU R/W access to DPR
CPU Read and Write access are performed in the same way as for all other general-purpose registers. No special
precautions need to be done as long as EnDualRam is not set. When EnDualRam is set, conflicts with external access
may occur. Such conflicts are flagged with interrupts to the CPU. Refer to 5.3.4 Conflict handling.
Table 10. DPR memory address mapping
ExtAddr[1:0]
Register
Bit_Names
on port A
DPRam0
DPR0[7:0]
00
01
Res
Reset by
Adr(Dec)
Adr(Hex)
00
POR
12
0x0C
00
POR
13
0x0D
DPRam1
DPR1[7:0]
DPRam2
DPR2[7:0]
10
00
POR
14
0x0E
DPRam3
DPR3[7:0]
11
00
POR
15
0x0F
Copyright © 2005, EM Microelectronic-Marin SA
13
www.emmicroelectronic.com
R
EM6812
5.3.2
External Write Access to DPR
A write access from external uses the control signals ExtWen, ExtCen and the address signals ExtAddr[1:0] from the port A
to write a value given on the port B into the DPR location inside the EM6812.
Setting EnDualRam=’1’ in RegCfgPB and then configure port A and port B to allow an external circuitry to drive the
necessary control and data lines for DPR operation.
Figure 6. DPR, Write into the EM6812
ExtData[7:0]
AA
ExtAddr[1:0]
01
ExtWen
ExtCen
Mem cell @h000D
AA
Data are written into the DPR on the rising edge of ExtCen. While ExtWen is high the selected address location is write
protected against CPU writes.
5.3.3
Read Access from DPR
A Read access from external uses the control signals ExtWen, ExtCen and the address signals ExtAddr[1:0] from the port A
to output the addressed DPR value on the port B.
First set the necessary port A configuration to allow an external circuitry to drive the input port. As soon as ExtCen becomes
high (and ExtWen is low) the port B will become output and drive the currently selected DPR data value.
Figure 7. DPR, Read from the EM6812
ExtData[7:0]
AA
ExtAddr[1:0]
01
ExtWen
ExtCen
Mem cell @h000D
AA
While ExtCen is high the selected DPR memory location is write protected to guarantee the value read by the external
device.
Copyright © 2005, EM Microelectronic-Marin SA
14
www.emmicroelectronic.com
R
EM6812
5.3.4
Conflict handling
The external device always has the priority against the CPU read or write operations. 2 interrupts are used to flag the
occurrence of possible conflicts. Conflicts may only occur by simultaneous access to the same memory location by the
external device and the CPU.
Table 11. DPR interrupt flags for conflict handling
CPU
operation
External
operation
Conflict description,
Interrupt signification
Read
Write
External write during CPU
read.
Write
Read
Write
Write
IrqDR[1]
IrqDR[0]
The data read by the CPU may be
corrupted
0
1
External read during CPU
write
The CPU write operation may
have failed
1
0
Concurrent writes
The CPU write may have failed.
1
1
Table 12. DPR interrupt mapping
Interrupt source
IrqDR[1:0]
5.3.5
Priority
2
Interrupt controller connection
Int2[7:6]
Register overview
Table 13. DPR registers
RegCfgPB
Bit
Name
7
EnDualRAM
6
EnSPI
5
EnSig1
4
EnSig2
3
EnSig3
2
EnSig4
1
0
-
0x32
Res
0
0
0
0
0
0
---
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
---
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
Description
Enable the Dual Port RAM
Enable the Serial Interface function
Connecting the internal Signal1 on PB[0]
Connecting the internal Signal2 on PB[1]
Connecting the internal Signal3 on PB[2]
Connecting the internal Signal4 on PB[3]
Reads ‘0’
Reads ‘0’
RegDPRAM0
Bit
Name
7-0
DPR0[7:0]
0x0C
Res
00
Reset by
POR
R/W
R/W
Description
Dual port RAM location 0
RegDPRAM1
Bit
Name
7-0
DPR1[7:0]
0x0D
Res
00
Reset by
POR
R/W
R/W
Description
Dual port RAM location 1
RegDPRAM2
Bit
Name
7-0
DPR2[7:0]
0x0E
Res
00
Reset by
POR
R/W
R/W
Description
Dual port RAM location 2
RegDPRAM3
Bit
Name
7-0
DPR3[7:0]
0x0F
Res
00
Reset by
POR
R/W
R/W
Description
Dual port RAM location 3
Copyright © 2005, EM Microelectronic-Marin SA
15
www.emmicroelectronic.com
R
EM6812
6
CPU Core, CR816L
The µProcessor Core CR816L is a true low power RISC Core including a ‘one instruction cycle’ 8x8 hardware multiplier.
Its main features are described below.
8 bits RISC register-memory processor based on a Harvard architecture
16 CPU internal registers (Accu, general purpose, Index, offset, status)
8b x 8b internal hardware multiplier
3 stage pipeline architecture (no delay slots or branch delays)
176 Kbytes max Program Memory size (64 Kinstruction, 22 bit wide)
Æ EM6812 uses max 22k Instruction
64 Kbytes max Data Memory size (organized in 256 x 256 kBytes pages) Æ EM6812 uses max 608 Byte
8 max hardware subroutines and unlimited software subroutines
Æ EM6812 uses max 4 HW subroutines
5 different addressing modes

direct addressing

indexed addressing with immediate offset

indexed addressing with register offset

indexed addressing with post-incrementation of the offset

indexed addressing with pre-decrementaion of the offset
.
Table 14: CR816L Instruction set
Mnemonic
ALU
Instruction
ADD
yes
Addition.
ADDC
yes
Addition with carry.
AND
yes
Logical AND.
CALL
no
Jump to subroutine.
CALLS
no
Jump to subroutine, using ip as return address.
CMP
yes
Unsigned compare.
CMPA
yes
Signed compare.
CMVD
yes
Conditional move, if carry clear.
CMVS
yes
Conditional move, if carry set.
CPL1
yes
One’s complementation.
CPL2
yes
Two’s complementation.
CPL2C
yes
Two’s complementation with carry.
DEC
yes
Decrementation.
DECC
yes
Decrementation with carry.
HALT
no
no Halt mode selection
INC
yes
Increment.
INCC
yes
Increment with carry.
JCC
no
Conditional jump.
MOVE
yes
Data move.
MUL
yes
Unsigned multiplication.
MULA
yes
Signed multiplication.
NOP
no
No operation.
OR
yes
Logical OR
POP
no
Pop ip index from hardware stack.
PUSH
no
Push ip index onto hardware stack.
RET
no
Return from subroutine.
RETI
no
Return from interrupt.
SFLAG
yes
Save flags.
SHL
yes
Logical shift left.
SHLC
yes
Logical shift left with carry.
SHR
yes
Logical shift right.
SHRA
yes
Arithmetic shift right.
SHRC
yes
Logical shift right with carry.
SUBD
yes
Subtraction (op1 - op2).
SUBDC
yes
Subtraction with carry (op1 - op2).
SUBS
yes
Subtraction (op2 - op1).
SUBSC
yes
Subtraction with carry (op2 - op1).
TSTB
yes
Test bit.
XOR
yes
Logical exclusive OR.
Please refer to the CoolRISC 816L 8 bit Microprocessor Core Hardware and Software Manual Version 1.1 dated Mai 2002
Copyright © 2005, EM Microelectronic-Marin SA
16
www.emmicroelectronic.com
R
EM6812
7
7.1
Reset Controller
Basic features
Internal and external reset sources are handled within the RESET controller. All these reset are used to put the device in a
defined state at power-up, user request or system exceptions. The reset sources are flagged, and may be inspected by the
CPU after the reset event to allow detection of the reset source.
Any Reset will keep the CPU in reset for state for approx. 300µs once the reset condition released.
Internal sources

Power on Reset with powercheck at start-up

BrownOut detection as voltage supervisory function

Watchdog reset with protected disable key
External sources

Reset Pad (User reset)

Input reset combination on PortA
All these sources may initialize or re-initialize either the whole or part of the circuit. These sources are:
Table 15: Reset sources
Function
Signal
Activated reset signals
POR
POR
POR, ResMain, ResSys, ResSysSleep, ResCPU
Reset Pad
DebResetPad
ResMain, ResSys, ResSysSleep, ResCPU
PowerCheck
PwrCheck
ResCPU
Port A Input Reset
DebResInpPA
ResSys, ResSysSleep, ResCPU
Watchdog Reset
ResetWD
ResSys, ResSysSleep, ResCPU
Brownout Reset
BrownOut
ResSys, ResSysSleep, ResCPU
Sleep
Sleep
ResSysSleep, ResCPU
After every reset the circuit restart with RC clock 1MHz as the only clock selection. The periphery is released from reset
after 128 RC clocks (Reset synchronizer) and the CPU 64 RC clocks later (CPU Reset Delay).
Figure 8. Reset controller architecture
POR
POR
DebResetPad
DisResetPad
ResMain
ResetWD
BrownOut
Reset
Synchronizer
CPU
Reset Delay
128 ck RC
192 ck RC
PwrCheck
Flag on Reset
Source
DebResInpPA
ResCPU
Sleep
DisResInp
ResSysSlp
POR
ResSys
128 ck RC
ResCPU
ResSys
192 ck RC
POR: initializes the whole circuit;
ResMain: initializes the whole circuit except the ResetPad configuration
ResSys: initializes all internal registers, does nor reset the terminal configuration settings (I.e. pull resistors)
ResSysSleep: Enables the path to be able to come out of sleep.
ResCPU: Initializes the CPU
Signals POR, ResMain, ResSys, ResSysSleep, ResCPU are the actual reset signals which initialize the different latches
and registers. Please refer to the different register tables to know the reset source for each register bit.
Note:
BrownOut reset will set the BrownOut flag but also the ResInpPA flag if DisResInp is set.
If the power up is faster than the BrownOut Filter (~10ms) no Reset Flag will be set. (allowing POR identification)
In case of slow power up, both the BrownOut and the ResPAInp flag will show. The bit SleepEn (reset by POR only)
may be used to distinguish between a slow power up and a ‘normal ‘ BrownOut condition.
Copyright © 2005, EM Microelectronic-Marin SA
17
www.emmicroelectronic.com
R
EM6812
7.1.1
Reset functions registers
Table 16: Reset register overview
Functions
Register name
Reset status
RegResStat
RegResStat
Reset Pad configuration
RegSys1
BrownOut
RegAnaCfg
RegCfgPA
Reset PA input configuration
RegMskRstWkUp
Refer to PortA description
RegCmbKey
RegWDkey
Watchdog reset
RegWDSys
Table 17: Reset registers detail
RegResStat
0x12
Bit
Name
Res
7
ResetPadFlag
0
6
ResetWDFlag
0
5
ResInpPAFlag
0
Reset by
POR
POR
POR
Basic function
Reset Flags to identify reset source
Direct or debounced input and debouncer clock selection
Disable the reset pad input
Enabling the Brownout function (default: On)
Reset and wake-Up system configuration,
Combination mask selection
Reset or wake-up key
Watchdog setup and keylock
R/W
RC
RC
RC
4
3
2
ResBwnOutFlag
SleepEn
EnDebResPad
0
0
0
POR
POR
ResSysSlp
RC
R/W
R/W
1
CkDebResPad
0
ResSys
R/W
0
DatOscOut
-
-
R
RegSys1
Bit
Name
7
Sleep
6
DisResetPad
5
DisResInp
4
FlagXtal
3
OPTCldStart[1]
2
OPTCldStart[0]
1
FreqRange
0x10
Res
0
0
0
0
0
0
0
Reset by
ResSys
POR
POR
ResMain
POR
POR
ResSys
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
0
1
ResSys
R/W
RegWDSys
Bit
Name
7
WDClear
0x3B
Res
0
Reset by
--
R/W
R/W
6
EnWD
1
ResSys
R/W
5
4
3
WDVal[1]
WDVal[0]
WDClkSel
0
0
0
ResSys
ResSys
ResSys
R
R
R/W
2
1
0
WDKeyLock[2]
WDKeyLock[1]
WDKeyLock[0]
0
0
0
ResSys
ResSys
ResSys
R/W
R/W
R/W
EnRC
Copyright © 2005, EM Microelectronic-Marin SA
Reset Flags to determine the reset source
Description
Flag for Reset terminal, clear by write’0’
Flag for watchdog reset, clear by write’0’
Flag for PortA input reset ,clear by write’0’
Flag is also set by BrownOut in case
DisResInp=’1’
Flag for BrownOut reset, clear by write’0’
Enables to write the Sleep bit
‘1’: Debounced reset input
‘0’: Direct reset input
‘1’: high speed clock (Pr1Ck[13], 8kHz)
‘0’: low speed clock (Pr1Ck[8], 256Hz)
Read data on Oscout terminal if XTAL off
of
User reset handling
Description
Put the circuit in sleep mode if = ‘1’
Disable the Input pad reset if = ‘1’
Disable the port A reset input if = ‘1’
Xtal cold start flag, XTal ready if = ‘1’
Xtal cold start duration: ‘00’ = 1s, ‘10’ = 3/4s,
‘01’=1/2s, and ‘11’=1/4s.
RC osc. frequency range selection:
‘1’=10MHz 0=1MHz
Enable RC oscillator if = ‘1’
Watchdog setup register including key lock
Description
Clear the WD counterby writing ‘1’ =Reset; ‘0’=no
action. Read is always ‘0’
Enable watchdog = ‘1’. The key word must be
loaded prior to force EnWD=’0’
WD counter status, MSB-bit
WD counter status , LSB-bit
Clock selection. ‘0’ = Pr1Ck[0] (typ 1Hz)
‘1’ = Pr1Ck[7] (typ 128Hz)
Unlock the key work if = ‘111’
18
www.emmicroelectronic.com
R
EM6812
RegWDKey
Bit
Name
7-0
WDKey
0x3C
Res
00
Watchdog key register
Description
WD key word to allow the software disabling the
watchdog if = ‘10010110’ bin
R*: The WDkey bits always read '00' if no valid WDKey or if WDKeyLock is locked
RegAnaCfg
Bit
Name
7
EnSvld
6
EnBrownOut
5
SvldLevel1
4
SvldLevel2
3
SvldLevel3
2
1
0
SVLDStatus
0x20
Res
0
1
0
0
0
0
7.2
Reset by
ResSys
R/W
R*/W
Reset by
ResSys
POR
ResSys
ResSys
ResSys
-
R/W
R/W
R/W
R
BrownOut and SVLD handling
Description
Enable the SVLD function
Enable the Brownout function
SVLD level selection (1 out of 8 levels)
Svld result ‘0’ = VDD > SVLD Level
‘1’ = VDD < SVLD Level
POR and PowerCheck
At power-up the POR initializes the whole circuit and enables the power check function. The POR signal remains active
and keeps until the supply voltage is above VPOR (~1.5V). The CPU is held in reset state until power supply reaches the
power check level voltage VPWC (~2.05V) but at minimum arround 10ms after POR releasing. Power Check is eliminating
the grey zone between VPOR and VDDmin (2.0V) by releasing system operation not before the minimal specified supply
voltage is reached.
The POR cell supervises the regulated voltage observable on VREG terminal. Vreg is also the supply voltage for the whole
peripheral logic including the CPU core. The Voltage regulator output impedance together with the external capacitor on
VREG terminal form a low pass filter which protect the core logic and the POR cell from noisy power supplies. Pulling
VREG below VPOR voltage will also trigger a POR event and putting the circuit in reset state.
Figure 9. POR and Power Check behavior
[V]
2
VDD
3
4
VPWC
VDDmin
2.05
2.0V
VREG
VPOR
1.5V
1
time
POR
PWR Check
t1
t1
T1 is minimum around 10ms
1: Power up phase, power on reset and Power check switched on
2: Noise on VDD filtered on Vreg
3: Large and long drop on VDD, Vreg terminal falls below VPOR voltage. POR and power check initiated.
4: Large but short drop in VDD voltage. Vreg filter prevents to initiate POR.
Copyright © 2005, EM Microelectronic-Marin SA
19
www.emmicroelectronic.com
R
EM6812
7.3
Reset Pad
A high level on RESET terminal will trigger a system reset. All registers except the ones connected to POR will be
initialized with the reset input. A pull-down resistor is connected on this terminal.
The input may be debounced with either a high or low frequency clock. This reset terminal may be disabled if not desired
with bit DisResInp located in RegSys1. In the default configuration the reset input is directly routed to the reset controller.
The Reset occurance is flagged with bit ResetPadFlag in register RegResStat. Write ‘0’ to clear.
Figure 10. Reset terminal architecture
EnDebResPad
Reset
0
8kHz
1
Debouncer
0
R
CkDebResPad
ResSys
256Hz
DebResetPad
1
With the debouncer, EnDebResPad = ‘1’, the reset input signal must remain high during 1 full debouncer clock cycle to
pass and eventually create the ResetPad signal. The high and low frequency debouncing clocks are issued from Prescaler1
(Pr1Ck[13], Pr1Ck[8]). The selection is performed with bit CkDebResPad in register in register RegResStat
7.4
PortA Input Reset
Single port A input states or port A combinations can be defined to trigger a system reset. This function can be inhibited
with bit DisResInp in register RegSys1. Please refer to the chapter PortA for the input reset combination set-up. The Reset
occurance is flagged with bit ResInpPAFlag in register RegResStat. Write ‘0’ to clear. The ResInpPAFlag will also show in
case of BrownOut reset when the DisResInp was set ‘1’.
Figure 11. PortA input reset
EnDebResInp
PortA
logic
0
ResInpPA
8kHz
1
Debouncer
0
R
CkDebResInp
ResSys
256Hz
DebResInpPA
1
The ResInpPA signal, which is the output of the combination matrix, can be used debounced or straight as system reset.
High and low debouncing clock frequencies are selectable, both are issued from Prescaler1 (Pr1Ck[13], Pr1Ck[8]).
Debouncer and clock selections are performed with bit EnDebResInp and bit CkDebResInp in register RegCfgPA.
Copyright © 2005, EM Microelectronic-Marin SA
20
www.emmicroelectronic.com
R
EM6812
BrownOut reset
7.5.1
7.5.1.1
Figure 12. BrownOut and PowerCheck architecture
POR
S
Vbat
PwrCheck
BROWN
OUT
Filter
30µs
EN
BrownOut
Enable
Start-Up delay
10ms
Sleep
EnBrownOut
R
POR
Figure 13. BO and SVLD consumption
BO and SVLD consumption adder
IVDD=f(Temp)
10
10
8
8
6
6
4
4
2
2
0
-40
BO and SVLD consumption adder
IVDD=f(VDD)
[µA]
The BrownOut is a voltage supervisory function. It
monitors the main power supply and puts the circuit in
reset state when the supply drops below a predefined
value of voltage VBO (~2.05V).
BrownOut is enabled at power up EnBrownOut=’1’
automatically. Afterwards the user can switch off the
brown out function with the bit EnBrownOut='0' in
register RegAnaCfg. During Sleep mode the function is
temporarily disabled (most analog cells are switched off
during sleep). After the sleep mode the brownout function
which was selected before sleep will be reactivated.
The brown out reset occurrence is flagged with bit
ResBwnOutFlag in register RegResStat. Write ‘0’ to
clear this flag. BrownOut reset will also set the
ResInpPAFlag bit when DisResInp bit is set ‘1’.
If the brown out voltage VBO is reached faster than the
Brown Out start-up delay time constant, then no reset
condition will flag. In case of lower speed start up both
ResBwnOutFlag and ResInpPAFlag will show. The user
may distinguish between initial ‘slow’ power-up and
‘normal’ brown out by using the bit SleepEN. This bit is
reset by POR only. In this case if after re-start the
SleepEn and ResBwnOutFlag are set, then the circuit is
coming from brown out condition. If SleepEn is reset the
circuit comes from power-up condition.
While the Brownout function is enabled the circuit will
draw additional ~6µA of IVDD current (for Bandgap and
Comparator) in all modes except sleep mode.
[µA]
7.5
0
-20
0
20
40
60
80 [°C]
2
3
4
5
BO Timings
BrownOut Startup delay ~10ms
The start-up delay allows the integrated Bandgap reference and the Comparator to stabilize after switching on the function.
The start-up delay is switched on after power-up (voltage rises above VPOR), setting EnBrownOut=’1’ or resuming from
Sleep mode. The start-up delay is independent of the current VDD voltage.
During the whole start-up delay phase no BrownOut reset will be generated.
7.5.1.2
BrownOut Filter (~30µs)
The BrownOut condition needs to be at least approx. 30µs present to initiate system reset. In case of VBAT undervoltage
not reaching the VPOR, then CPU starts to operate approx. 330µs after the VDD voltage is again above VBO (= Re-start
after BrownOut).
If the undervoltage reaches and switches on the POR function (< 1.5V), then BrownOut start-up delay as described in
7.5.1.1 applies in addition to meet the powercheck voltage VPWC before the CPU is able to operate again.
7.5.1.3
Re-start after BrownOut (~330µs)
VDD rising again above the VBO voltage will allow restart of CPU operation. However this restart is delayed by approx.
330µs (cold start delay, reset synchronization and BrownOut Filter) Refer also to Figure 12. BrownOut and PowerCheck
architecture
Note: Time constants are based on the Prescaler2 clock output that is closest to32kHz. It takes into account the prescaler
clock selection, the RC Oscillator frequency range and the RC divider settings. If running on external clock input the time
constants may change accordingly to the input frequency and clock management set-ups.
Copyright © 2005, EM Microelectronic-Marin SA
21
www.emmicroelectronic.com
6 [V]
R
EM6812
7.6
Watchdog
The digital watchdog is part of the integrated safety functions. Its main task is to supervise the good firmware execution
flow. As such it may prevent being stuck in an unwanted endless loop or may allow system recovery in other cases. Its
implementation is realised with a low speed counter, which asserts a reset signal on overrun.
Watchdog reset is flagged with bit ResetWDFlag in register RegResStat. It may be used to localize the reset source. Write
‘0’ to clear.
The firmware must regularly clear the watchdog otherwise a watchdog reset will occur at timer overrun, this watchdog reset
will itself trigger a system reset and forces the circuit to restart.
The watchdog function is always enabled after start-up and after any reset.
The watchdog is configurable
•
1Hz or 128Hz clock sources (timeouts of ~4s or ~30ms)
•
Secure watchdog disabling (locking) with special watchdog
•
Reading of the 2 bit watchdog counter value
7.6.1
Watchdog counter
To clear the watchdog counter the firmware must write the bit WDClear at ‘1’ in the register RegWDSys. In this way the 2
bits counter is reset and the watchdog restart from 0. WDClear is always read at ‘0’ and writing ‘0’ has no effect. It is
recommended to clear the WD counter frequently I.e. every 1s while working with the 1Hz counter clock source.
Figure 14. Watchdog timing diagram
WDClk0
WDVal[1:0]
00
01
10
11
00
01
10
WDReset
ResSys
RC cold start
System cold start
The watchdog counter status is accessible by reading WDVal[1:0] in RegWDSys. These two bits are not accessible in write
mode. The counter value is '0' if the WD is disabled.
With WDClkSel bit it is possible to select from 2 prescaler1 clock sources; Pr1Ck[0] (typ.1Hz) and Pr1ck[7] (typ.128Hz),
meaning that the watchdog time out is respectively ~4s and ~30ms.
Changing the prescaler1 input clock selection might also change the watchdog counter frequency.
7.6.2
Lock/Unlock
It is possible to disable the watchdog by in a save way to prevent that system malfunction can itself inhibit the WD.
Disabling needs to follow a strict protocol using key lock and key bits which at the end need to be confirmed with writing the
EnWD at ‘0’.
The key lock system WDKeyLock[2:0] in RegWDSys allows the software writing the key word WDKey in the register
RegWDKey. It is possible to write EnWD at ‘0’ only when the watchdog key word has been loaded.
When the watchdog is disable, WDKey and WDKeyLock must not change; if one of them is modified or EnWD is written at
'1' the watchdog is directly enabled.
Note:
EnWD can not be written '0' as long as the valid key lock number and the valid key word are not set.
When WDKeyLock is not the valid number, the WDKey is reset and can not be changed.
How to Unlock (Disable the watchdog)
How to Lock (Enable the watchdog)
1 : Write the valid key lock number hex47 in RegWDSys
nd
2 : Write the valid key word hex96 in register RegWDKey
rd
3 : Disable the WD by writing hex 07 in register RegWDSys
Locking by clearing the WDKeyLock.
This action will automatically also clear WDKey and EnWD bits.
st
Copyright © 2005, EM Microelectronic-Marin SA
22
www.emmicroelectronic.com
R
EM6812
8
Clock management
8.1
Basic features
The EM6812 core and peripherals use several clock sources that can be involved in the same time. There are two main
clock domains and both of them are split in two sub-sources:
•
High frequency clock sources
- RC oscillator 1MHz or 10MHz base frequency
- External clock input from PA[4] or PA[5]
•
Low frequency clock source
- 32kHz Crystal oscillator (typical watch crystal)
- External clock input on terminal CLKOUT instead of crystal
The main features of the clock management system are:
•
In high frequency domain
¾ Fully internal RC oscillator.
¾ No external component needed.
¾ Trimmable, continuous RC based frequencies from typically 75kHz up to 14MHz.
¾ Pre-Division factors for CPU and Peripheral clocks of 1, 2, 4 or 8 are available.
¾ Accurate frequency generation due to software FLL using RC trim and known timing.
¾ Automatic clock selection ( ~32kHz ) on Prescaler1 if the Xtal is not available.
¾ Power saving switch in case of RC Oscillator is not used (i.e. CPU in Halt).
•
In low frequency domain
¾ Lowest power watch type Crystal oscillator on 32kHz.
¾ RTC signal generation, division on Prescaler1.
¾ 3 fix interval interrupts to the CPU.
•
In both frequency domains
¾ High and low frequency clock domains are fully synchronized for working together.
¾ CPU can read registers on the fly thanks to the synchronization between both frequency domains.
¾ Completely free of clock glitches, even when switching clocks while running.
¾ Fully synchronous core operations.
¾ Two clock prescalers (dividers) for the peripheral clock generation
¾ Independent clock selection for both prescalers (high or low frequency domain).
8.1.1
Overview
Figure 15. Clock management block diagram
SelExtHFck
PA[4]
PA[5]
ExtHFck
1
RC
HFck
0
Pre-Divider
F2
EnRc
Xtal
OSCOUT
0
F2 > 8*F1
LFck
1
ExtLFck
CkCPU
Halt
F1
CoolRISC
CPU
&
1/ /2 /4 /8
EnXtal
CPU
Peripheral
clock selection
CkPeri_High_Freq
Prescaler1
CkPeri_Low_Freq
Prescaler2
&
Clock
synchronization
Pr1Ck[15:0]
Pr2Ck[9:0]
SelExtLFck
Int0[3:1]
(128Hz, 32Hz, 1Hz)
Note:
When both frequency domains are used, the minimum frequency after pre-division (F2) should be at least 8 times higher than
the maximum low frequency (F1) to allow for proper system synchronization.
Copyright © 2005, EM Microelectronic-Marin SA
23
www.emmicroelectronic.com
R
EM6812
8.2
High frequency clock source
8.2.1
RC oscillator
The RC oscillator is the main clock generator of the high frequency domain. Its function is based on internal elements only.
An 8-bit trim register is provided to allow precise frequency adjustment based on known timing functions (software
Frequency Locked Loop FLL). The RC Osc is switched on by default on system startup and after any reset on its base
frequency of 1MHz. The Pre-Divider is set to /8 which results in a CPU and peripheral clock frequency of 125KHz (typ).
•
•
•
Frequency range: 1MHz or 10MHz. Selectable with bit FreqRange in register RegSys1.
Frequency division by 1, 2, 4 or 8. Selectable with bits RCDiv[1:0] in register RegSys2.
RC trimming: Range ± ~40%. Coded on 8 bits Trim[7:0] in register RegTrimRC.
Figure 16. Overlapping RC Oscillator trimming regions (75kHz to 14MHz)
Typ -40%
Typ 1MHz
Typ +40%
Typ -40%
/1
Typ 10MHz
Typ +40%
Pre-Divider
Pre-Divider
/1
Typ 500kHz
/2
Typ 5MHz
/2
RC 1MHz
RC 10MHz
Typ 250kHz
/4
/8 Typ 125kHz
/8
Min. 75kHz(RC=1MHz)
Typ 2.5MHz
/4
Max. 1.4MHz(RC=1Mhz)
Typ 1.25MHz
Min 750kHz(RC=10MHz)
Frequency after Pre-Division
Max. 14MHz(RC=10Mhz)
Frequency after Pre-Division
The user may generate almost any frequency from typ. ~75kHz up to ~14MHz continuously with the 3 combinations
mentioned above. The F2 clock mainly depends on the selected frequency range, divider setting and trimm value.
Table 18. Clock selection after Pre-Division (signal F2 in Figure 15)
RC oscillator @ 1 MHz
FreqRange = 0 in RegSys1
Divide by 8
RCDiv[1:0]
11
Divide by 4
RCDiv[1:0]
10
75kHz
150kHz
125 kHz
175kHz
Divide by 2
RCDiv[1:0]
01
Divide by 1
RCDiv[1:0]
00
Divide by 2
RCDiv[1:0]
01
Divide by 1
RCDiv[1:0]
00
RC trimming: minimum frequency Trim[7:0] = 00
300kHz
0.6MHz
0.75MHz
1.5MHz
3MHz
6MHz
250kHz
RC trimming: nominal frequency Trim[7:0] = 7F (default)
500kHz
1MHz
1.25MHz
2.5MHz
5MHz
10MHz
350kHz
RC trimming: maximum frequency Trim[7:0] = FF
700kHz
1.4MHz
1.75MHz
3.5MHz
7MHz
14MHz
Copyright © 2005, EM Microelectronic-Marin SA
Divide by 8
RCDiv[1:0]
11
RC oscillator @ 10 MHz
FreqRange = 1 in RegSys1
Divide by 4
RCDiv[1:0]
10
24
www.emmicroelectronic.com
R
EM6812
8.2.1.1
RC switch off
The RC oscillator may be switched off to save power consumption by setting bit EnRC = '0'. In this state the system clock
must come from either the low frequency clock domain or the external high-speed clock input. While it is sufficient to switch
on the RC Oscillator by setting bit EnRC = '1', it is not sufficient to clear this bit for switching off the RC. The RC oscillator
will only stop if no peripheral circuitry (prescaler or CPU) has the RC clock as its input selection.
A special case occurs during CPU Halt mode. In this state, the RC will be switched off automatically until the CPU returns
from Halt, either by IRQ or Reset. This automatic switch off will not take place if one of the prescalers have an RC based
clock as an active input clock.
RC switch off procedure (running on XTAL):
st
Enable the Crystal oscillator, if not yet enabled, by writing EnXtal = '1' in register RegSys2.
1 :
2nd:
Switch the prescalers on the 32kHz Clock; Pr1CkSel[2:0]='000', AutoSel='1', Pr2CkSel='0' in register
RegPrCkSel
rd
Switch the CPU to 32kHz operation; Sel32k ='1' in register RegSys2
3 :
th
Once Crystal is ready, Flag FlagXtal='1', disable the RC oscillator with EnRC='0' in register RegSys1
4 :
The RC oscillator may also be switched off when running on the high speed external clock (SelExtHFck='1' and
ENRC=’0’).
8.2.2
High frequency external clock
It is possible to use an external clock instead of the RC oscillator. There are two pads from the Port A which usable as an
input clock. External clock selection is performed with bit SelExtHFck = '1' and the clock source is chosen with bit
SelHFckSource, both in register RegSys2.
• PA[4] if SelHFckSource = ‘0’ in RegSys2
• PA[5] if SelHFckSource = ‘1’ in RegSys2
If using one of these pads as clock source, it must be configured as input. Pull resistor selection remains available.
Using the RC loop function, an external RC oscillator can be build using PA[4] as clock
The clock switching is based on the scheme as shown in Figure 17. Synchronous Clock switching .
8.2.2.1
input.
Switching from RC to external clock
A glitch free clock-switching scheme is implemented. Switch over procedure:
1st:
CPU writes clock selection change bit SelExtHFck
2nd:
on the next falling edge of the current clock the clock signal is forced '0'.
rd
the newly selected input will become the clock source at its following falling edge.
3 :
Figure 17. Synchronous Clock switching
RC Osc
Ext clock
SelExtClk1
Clock
RC_osc
Force 0
Ext clock
The clock selection output will switchover to the new clock on its next falling clock edge when the initial selected clock has
been disabled.
After switchover to external clock, the RC oscillator can be stopped to save current consumption.
Copyright © 2005, EM Microelectronic-Marin SA
25
www.emmicroelectronic.com
R
EM6812
8.3
Low frequency clock source
Before switching on a low frequency clock source, make sure that the pre-devised high frequency clock is at least 8 times
higher than the expected low frequency clock. Once the low frequency clock is up and running the high frequency clock
source may be stopped if not needed anymore. The clock switching is based on the scheme as shown in Figure 17.
Synchronous Clock switching.
There are several conditions which all activate the 2 possible low frequency clock sources, Crystal oscillator or external
clock.
For Crystal oscillator:
EnXTAL = ’1’
: Forces the XTAL on (must never be set if no XTAL present)
Sel32k = ‘1’
: CPU on low frequency clock source (F1)
Pr1CkSel[2:0] = ‘000’ : Prescaler 1 running on low frequency clock source (F1)
Pr2CkSel = ‘0’
: Prescaler 2 running on low frequency clock source (F1)
For external clock:
EnXtal = ‘0’ AND SelExtLFCk = ‘1’:
To be able to run on external low frequency clock, above condition must be true before any of the crystal oscillator selection
conditions is true.
Do not select a low frequency clock source if this source is not present or does not vehicule a clock.
8.3.1
Crystal oscillator
The Xtal oscillator is the main clock generator of the low frequency domain. It is off by default.
Writing EnXtal = ‘1’ in the register RegSys2 enables the Xtal oscillator. Now the Xtal management system waits for a
defined number of oscillation periods before it allows using this source as a CPU clock. This phase is called Xtal cold-start.
It is possible to set this wait time using OPTCldStart[1:0] in RegSys1 between typically 1s and ¼ second. The peripheral
Crystal derived clocks are not blocked during cold-start (Prescaler inputs). This cold start time is also active after every
crystal oscillator re-start.
Whenever a peripheral block or the CPU get a low frequency clock selection – but not external low frequency clock
(SelExtLFCk= ‘0’) – then the crystal oscillator gets switched on also even if EnXtal is ‘0’. Again every start-up of the crystal
oscillator is followed with a cold-start period. To avoid frequent cold start delays, one may permanantly switch on the Xtal
with EnXtal=’1’.
Table 19. Table of Xtal cold-start duration and selection.
Number of cold-start pulses
Typical wait time
32768
1s
24576
3/4s
16384
1/2s
8192
1/4s
OPTCldStart[1]
0
1
0
1
OPTCldStart[0]
0
0
1
1
During the startup phase, the CPU can check if the Xtal cold start is done or not reading FlagXtal in RegSys1. The Xtal is
not available as a CPU clock source while FlagXtal = ‘0’. After the cold-start time, this flag becomes ‘1’ and thus allows to
switchover.
Note:
Avoid high frequency operation and fast transitions on PA7 while the 32kHz Crystal Oscillator is running. PA7 induced
crosstalk on OscOut terminal (PCB, Package) can influence the good Crystal operation.
Copyright © 2005, EM Microelectronic-Marin SA
26
www.emmicroelectronic.com
R
EM6812
8.3.2
Low frequency external clock
The low frequency external clock coming from OscOut terminal is used to replace the Xtal oscillator. SelExtLFck in
RegSys2 controls the selection between Xtal and LF external clock. The same glitch-free clock switching scheme as shown
in Figure 17. Synchronous Clock switching is implemented. While running on external low frequency clock, the cold start
delay does not apply and the FlagXtal is forced ‘1’. Also the OscOut input must always be driven.
Low frequency external clock selection:
•
SelExtLFck = ‘0’ and EnXtal = ’1’.
•
SelExtLFck = ’1’ and EnXtal = ’0’.
•
SelExtLFck = ’0’ and EnXtal = ’0’.
The Xtal oscillator is selected.
The LF external clock is selected.
No active low frequency clock input (default state at startup)
It is not possible to have Xtal and low frequency clock active at the same time since both share the same circuit terminal
OscOut. The crystal oscillator must be disabled EnXtal=’0’ to allow for external low frequency clock input. With EnXtal=’1’
the external clock input is blocked.
The low frequency external clock on OscOut terminal may only be selected if the crystal oscillator is not active. Therfore
EnXtal must be ‘0’, Sel32k = ‘0’, Pr1CkSel[2:0] not equal to ‘000’ , Pr2CkSel=’1’ prior to setting SelExtLFCk = ‘1’.
8.3.3
Data input on OscOut
The OscOut terminal status can be read when the Crystal Oscillator is not used (EnXtal=’0’). The reading is performed with
a read access to bit DatOscOut in register RegResStat. The OscOut input has no internal pull resistor. It may be left
floating while not used.
8.4
Clock synchronization
Besides the already described clock synchronization schemes between internal and external clocks in their respective
frequency domain, the EM6812 re-synchronizes internally the asynchronous F1 and F2 clocks (see ‘Figure 15. Clock
management block diagram’) so the CPU and the periphery always get stable clock edge conditions. The implementation is
done by synchronization of the low frequency clock (F1) with the higher speed clock (F2). For proper operation the rule F2 >
8* F1 applies.
An active peripheral clock edge issued from F1 or F2 will never occur during a CPU read or write cycle and thus allows the
CPU to manage its peripherals while they are in a quiet state. Note that this does not apply for peripherals, which run on an
asynchronous clock that has not been re-synchronized (i.e. undebounced timer clock sources). Maximum peripheral clock
selection is half the high frequency pre-divided clock.
Copyright © 2005, EM Microelectronic-Marin SA
27
www.emmicroelectronic.com
R
EM6812
8.5
CPU clock selection
The CPU can run on the high frequency F2 or low frequency F1 clock domain. CPU clock selection and peripheral clock
selection are independent. If the Xtal cold-start is not finished and the LF external clock is not selected, the CPU cannot
switch on the LF clock domain, and it continuous to run on the HF clock domain until the end of the cold-start time. The bit
Sel32k in RegSys2 controls the CPU clock selection:
•
Sel32k = ‘0’. The CPU runs on HF clock domain.
•
Sel32k = ‘1’. The CPU runs on LF clock domain. In this case one of the prescalers must also run with the LF clock
(either Pr1CkSel=’000’ or Pr2CkSel=’0’)
Internal or external clock sources may be chosen within both the high and low frequency clock domains. The clock
switching is based on the scheme as shown in Figure 17. Synchronous Clock switching.
8.6
Peripheral clocks generation
There are two prescalers dedicated for the peripheral clocks and the input clock can be either issued from the high or low
frequency domain. Their default setup is:
•
Prescaler2: 10-stages of RC clock division; pre-division by 8 results in a typ 62.5kHz prescaler input clock.
•
Prescaler1: 15-stage divider, ‘auto selected’ close to 32kHz input clock coming from prescaler2.
Each prescalers 8 most significant bit can be read and reset.
Figure 18. Prescaler clock selection architecture
FreqRange
RcDiv[2:0]
AutoSel
Int0[3:1]
Clock
Selector
(128Hz, 32Hz, 1Hz)
Pr1CkSel[2:0]
3
Pr1CkSource
Prescaler 1 (15 stage divider)
15
Pr1Ck[15:0]
8
7
DataBus
PrCk2[9:3]
8
10
CkPeri_Low_Freq
0
CkPeri_High_Freq
Pr2CkSource
Pr2Ck[9:0]
Prescaler 2 (10 stage divider)
1
Pr2CkSel
Copyright © 2005, EM Microelectronic-Marin SA
28
www.emmicroelectronic.com
R
EM6812
8.6.1
Prescaler2 (10 stages)
The prescaler 2 has two selectable clock sources possible. By default it is running on RC oscillator.
•
Pr2CkSel = ‘0’: LF clock domain (F1: Xtal oscillator or external clock).
•
Pr2CkSel = ‘1’: HF clock domain after pre-division (F2) divided by 2 (RC oscillator or external clock) F2/2.
Pr2CkSource is the clock source of the prescaler2. 10 different clocks get out from the prescaler2; Pr2Ck[9:0].
The shaded values are selected for prescaler1 clock input in case of autoselect and no active low frequency.
All clock duty cyles are 50% expecpt for the Pr2CkSource which is 25% high if issued from the high frequency input clock.
Prescaler2
output
Table 20. Prescaler2 output frequencies when running on HF clock domain (CkPeri_High_Freq)
RC Oscillator
10MHz
Pre-Division by
1
Pr2CkSource
F2/2
(Duty: 25% high)
5MHz
10MHz
2
F2/2
2.5MHz
10MHz
4
F2/2
1.25MHz
10MHz
1MHz
8
1MHz
1
F2/2
625kHz
2
F2/2
1MHz
4
500kHz
F2/2
250kHz
F2/2
125kHz
1MHz
8
F2/2
62.5kHz
Pr2Ck[9]
Pr2CkSource / 2
2.5MHz
1.25MHz
625kHz
313kHz
250kHz
125kHz
62.5kHz
31.3kHz
Pr2Ck[8]
Pr2CkSource / 4
1.25MHz
625kHz
313kHz
156kHz
125kHz
62.5kHz
31.3kHz
15.6kHz
Pr2Ck[7]
Pr2CkSource / 8
625kHz
313kHz
156kHz
78kHz
62.5kHz
31.3kHz
15.6kHz
7.8kHz
Pr2Ck[6]
Pr2CkSource / 16
313kHz
156kHz
78kHz
39kHz
31.3kHz
15.6kHz
7.8kHz
3.9kHz
Pr2Ck[5]
Pr2CkSource / 32
156kHz
78kHz
39kHz
20kHz
15.6kHz
7.8kHz
3.9kHz
2.0kHz
Pr2Ck[4]
Pr2CkSource / 64
78kHz
39kHz
20kHz
10kHz
7.8kHz
3.9kHz
2.0kHz
1.0kHz
Pr2Ck[3]
Pr2CkSource / 128
39kHz
20kHz
10kHz
5kHz
3.9kHz
2.0kHz
1.0kHz
500Hz
Pr2Ck[2]
Pr2CkSource / 256
20kHz
10kHz
5kHz
2.4kHz
2.0kHz
1.0kHz
500Hz
250Hz
Pr2Ck[1]
Pr2CkSource / 512
10kHz
5kHz
2.4kHz
1.2kHz
1.0kHz
500Hz
250Hz
125Hz
Pr2Ck[0]
Pr2CkSource / 1024
5kHz
2.4kHz
1.2kHz
610Hz
500Hz
250Hz
125Hz
62Hz
The prescaler2 clock values, 8 MSB's, Pr2CkStatus[7:0] can be read in register RegPr2Status. These 8 most significative
bits can be cleared by a simple write operation of any value to the RegPr2Status register.
The Pr2Ck sources are used as input clock sources for several other peripheries (SPI, Timers, Prescaler1, etc). Clearing
the 8 MSB’s may therefore influence the proper operation of these peripheries.
Table 21. Prescaler2 output frequencies when running on LF clock domain (CkPeri_Low_Freq)
Signal name
Division
Presacler 2 output frequency
In case of XTAL 32kHz as active
low frequency clock
Pr2CkSource
Pr2CkSource / 1
32768Hz
Pr2Ck[9]
Pr2CkSource / 2
16384Hz
Pr2Ck[8]
Pr2CkSource / 4
8192Hz
Pr2Ck[7]
Pr2CkSource / 8
4096Hz
Pr2Ck[6]
Pr2CkSource / 16
2048Hz
Pr2Ck[5]
Pr2CkSource / 32
1024Hz
Pr2Ck[4]
Pr2CkSource / 64
512Hz
Pr2Ck[3]
Pr2CkSource / 128
256Hz
Pr2Ck[2]
Pr2CkSource / 256
128Hz
Pr2Ck[1]
Pr2CkSource / 512
64Hz
Pr2Ck[0]
Pr2CkSource / 1024
32Hz
Copyright © 2005, EM Microelectronic-Marin SA
29
www.emmicroelectronic.com
R
EM6812
8.6.2
•
•
•
Prescaler1 (15 stages)
8 clock input selections from Xtal or Prescaler2 clocks.
RTC real time clock function in case of 32kHz Xtal input.
‘Autoselect’ close to 32kHz input clock selection from prescaler2 in case of no Xtal. The autoselection is based on the
RC oscillator settings (FreqRange and RCDiv) and switched on with bit AutoSel in register RegPrCkSel. In case of an
active low frequency clock selection (Xtal or external low frequency enabled) the autoselect will select the low
frequency input F1 as the prescaler clock source. The clock switching is based on the scheme as shown in Figure 17.
Synchronous Clock switching.
Table 22. Table of the Prescaler1 automatic clock selection from prescaler2. (AutoSel = ‘1’, Pr2CkSel =’1’)
FreqRange
RC = 10 MHz
RCDiv
RC = 1MHz
1
2
4
8
1
2
4
8
5MHz
2.5MHz
1.25MHz
625kHz
500kHz
250kHz
125kHz
62.5kHz
Pr2Ck[9:0] selected bit
[3]
[4]
[5]
[6]
[6]
[7]
[8]
[9]
Pr1CkSource, AutoSel
39.1kHz
39.1kHz
39.1kHz
39.1kHz
31.3kHz
31.3kHz
31.3kHz
31.3 kHz
Pr2CkSource
The low frequency clock gets automatic selected as Pr2CkSource in case of Autosel = ‘1’ and Pr2CkSel = ‘0’.
The prescaler1 clock values, 8 MSB's, Pr1CkStatus[7:0] can be read in register RegPr1Status. These 8 most significative
bits can be cleared by a simple write operation of any value to the RegPr1Status register.
The Pr1Ck sources are used as input clock sources for several other peripheries (SPI, Timer, etc). Clearing the 8 MSB’s
may therefore influence the proper operation of these peripheries.
It is also possible to select a specific prescaler1 input clock source by setting AutoSel=‘0’. The selection is done with bits
Pr1CkSel[2:0] in register RegPrescCkSel.
Table 23. Prescaler1 clock selection, non-automatic mode. (AutoSel = ‘0’)
Clock selected in case of
Pr2CkSel=’1’ (high freq.)
Clock selected in case of
Pr2CkSel=’0’ (low freq.)
on RC Oscillator
with 32kHz Crystal
Low frequency clock domain F1
Low frequency clock domain F1
(Xtal or ExtLFck)
(Xtal or ExtLFck)
001 (default)
Prc2Ck[3], refer to Table 20
Prc2Ck[3] = 16384Hz
010
Prc2Ck[4], refer to Table 20
Prc2Ck[4] = 8192Hz
011
Prc2Ck[5], refer to Table 20
Prc2Ck[5] = 4096Hz
100
Prc2Ck[6], refer to Table 20
Prc2Ck[6] = 2048Hz
101
Prc2Ck[7], refer to Table 20
Prc2Ck[7] = 1024Hz
110
Prc2Ck[8], refer to Table 20
Prc2Ck[8] = 512Hz
111
Prc2Ck[9], refer to Table 20
Prc2Ck[9] = 256Hz
Pr1CkSel[2:0]
000
Copyright © 2005, EM Microelectronic-Marin SA
30
www.emmicroelectronic.com
R
EM6812
Table 24. Prescaler1 output clock frequencies based on selected input clock source.
Prescaler1 output
XTAL
Pr1CkSource
F1, Xtal
Pr2Source
AutoSelect
F2 based
origin
RC 10MHz
Pre-Div. 1
RC Clock
Pre-Division 1 to 8
RC 1 MHz
Pre-Div. 8
F2
(10MHz)
F2:12 intermediate
values from
F2 (125kHz) Xtal from Pr2
Lowest
value
Pr2Ck[3]
500Hz
Highest
value
frequency
32kHz
Pr2cK auto
~32kHz
Pr1Ck[14]
/2
16kHz
~16kHz
1.25MHz
625KHz to 500Hz
250Hz
128Hz
Pr1Ck[13]
/4
8kHz
~8kHz
625kHz
313kHz to 250Hz
125Hz
64Hz
Pr1Ck[12]
/8
4kHz
~4kHz
313kHz
156kHz to 125Hz
62Hz
32Hz
Pr1Ck[11]
/ 16
2kHz
~2kHz
156kHz
78kHz to 62Hz
31Hz
16Hz
Pr1Ck[10]
/ 32
1kHz
~1kHz
78kHz
39kHz to 31Hz
16Hz
8Hz
Pr1Ck[9]
/ 64
512Hz
~512Hz
39kHz
20kHz to 16Hz
8Hz
4Hz
Pr1Ck[8]
/ 128
256Hz
~256Hz
20kHz
10kHz to 8Hz
4Hz
2Hz
Pr1Ck[7]
/ 256
128Hz
~128Hz
10kHz
5kHz to 4Hz
2Hz
1Hz
Pr1Ck[6]
/ 512
64Hz
~64Hz
5kHz
2.4kHz to 2Hz
1Hz
0.5Hz
(2s)
Pr1Ck[5]
/ 1024
32Hz
~32Hz
2.4kHz
1.2kHz to 1Hz
0.5Hz
(2s)
0.25Hz
(4s)
Pr1Ck[4]
/ 2048
16Hz
~16Hz
1.2kHz
600Hz to 0.5Hz
0.25Hz
(4s)
0.125Hz (8s)
Pr1Ck[3]
/ 4096
8Hz
~8Hz
600Hz
300Hz to 0.25Hz
0.125Hz
(8s)
0.062Hz
(16s)
Pr1Ck[2]
/ 8192
4Hz
~4Hz
300Hz
150Hz to 0.125Hz
0.062Hz
(16s)
0.031Hz
(32s)
Pr1Ck[1]
/ 16384
2Hz
~2Hz
150Hz
75Hz to 0.062Hz
0.031Hz
(32s)
0.016Hz
(64s)
Pr1Ck[0]
/ 32768
1Hz
~1Hz
75Hz
38Hz to 0.031Hz
0.016Hz
(64s)
0.008Hz
(128s)
8.7
Pr1CkSource
F1
Pr2ck[9]
2.5MHz
Pr2ck[9:3]
1.25Mhz and 500Hz
Xtal
32kHz
Pr2Ck[3]
256Hz
RC clock trimming with Xtal oscillator
The RC oscillator can be trimmed to a precise frequency using either internal 32kHz Xtal based frequencies or any other
known timing as a reference. The base frequencies of the RC oscillator are trimmable to typ ± 40%, combining the trimming
and the frequency divider gives a total of 8 overlapping frequency regions with each 256 possible frequencies. See also
Figure 16. The frequency precision within the 75kHz to 10MHz range is better than 0.5%. Repeating the frequency
adjustment regularly allows compensating for slow voltage and temperature changes.
The trim value can be obtained by successive approximation using the timer to count the RC clock during a given timing
period (i.e. prescaler interrupts), then change the trim value based on the timer result until the result is within the desired
precision window. See also the Application note for RC trimming.
Copyright © 2005, EM Microelectronic-Marin SA
31
www.emmicroelectronic.com
R
EM6812
8.8
Registers overview
Table 25. Clock management registers
RegSys1
0x10
Bit
Name
Res
7
Sleep
0
6
DisResetPad
0
5
DisResInp
0
4
FlagXtal
0
3
OPTCldStart[1]
0
2
OPTCldStart[0]
0
1
FreqRange
0
Reset by
ResSys
POR
POR
ResMain
POR
POR
ResSys
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
0
1
ResSys
R/W
Description
Put the circuit in sleep mode if = ‘1’
Disable the input pad reset if = ‘1’
Disable the port A reset input if = ‘1’
Xtal cold start flag, Xtal ready if = ‘1’
Xtal cold start duration: ‘00’ = 1s, ‘10’ = 3/4s,
‘01’=1/2s, and ‘11’=1/4s.
RC osc. frequency range selection:
‘1’=10MHz ‘0’=1MHz
Enable RC oscillator if = ‘1’
RegSys2
Bit
Name
7
EnXtal
6
SelExtHFck
5
SelHFckSource
4
SelExtLFck
3
-2
Sel32k
1
RCDiv[1]
0
RCDiv[0]
0x11
Res
0
0
0
0
0
0
1
1
Reset by
ResMain
ResMain
ResMain
ResMain
-ResMain
ResMain
ResMain
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Enable Xtal oscillator if = ‘1’
Enable external clock instead of RC if = ‘1’
Select external clock PA4 if '0', PA5 if '1'
Enable external clock instead of Xtal if = ‘1’
Not used, read always ‘0’
CPU clock ‘1’=low freq (F1) ‘0’=high freq (F2)
HF domain division factor for F2:
‘00’=1, ‘01’=2 , ‘10’=4, ‘11’=8
RegPr1Status
Bit
Name
7-0
Pr1CkStatus[7:0]
0x15
Res
01
Reset by
ResSys
R/W
R/C*
Description
Prescaler1 Clock status on 8 MSB
RegPr2Status
0x16
Bit
Name
Res
Reset by
R/W
7-0
Pr2CkStatus[7:0]
00
ResSys
R/C*
C*: Write access resets the register value (8 MSB counter values)
Description
Prescaler2 Clock status on 8 MSB
EnRC
RegTrimRC
Bit
Name
7-0
Trim[7:0]
0x13
Res
7F
Reset by
ResMain
R/W
R/W
Description
RC oscillator trimming byte
RegPrCkSel
Bit
Name
7
Pr1CkSel[2]
6
Pr1CkSel[1]
5
Pr1CkSel[0]
4
AutoSel
3
Pr2CkSel
0x14
Res
0
0
1
1
1
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
Description
2
1
0
1
1
0
----
R
R
R
----
Table 26. Clock interrupts mapping
Interrupt source
Pr1Ck[0] (1Hz if Xtal)
Pr1Ck[5] (32Hz if Xtal
Pr1Ck[7] (128Hz if Xtal)
Refer to the ’ Table 23. Prescaler1 clock selection,
non-automatic mode ‘
Auto prescaler1 clock selection to ~32kHz
Prescaler2 clock selection
‘0’=low freq (F1), 1=high freq / 2 (F2 / 2).
Read always ‘1’
Read always ‘1’
Read always ‘0’
Priority
0
0
0
Copyright © 2005, EM Microelectronic-Marin SA
IntCtrl connection
Int0[1]
Int0[2]
Int0[3]
32
www.emmicroelectronic.com
R
EM6812
9
Supply Voltage Level Detector (SVLD)
The EM6812 has a built in 8 level supply voltage detector that compares the supply voltage against a predefined voltage
level. The CPU can inspect the result of the comparison, it reads ‘0’ if the supply voltage is higher than the compare level
and ‘1’ if lower.
The lowest compare level is equivalent to the brown out detection level. Obviously this level can only be measured if the
brown out function is switched off. Also the SVLD function is temporarily disabled during Sleep mode.
The internal bandgap reference is shared between the SVLD and the BrownOut function. If active, it will consume an extra
~6µA during the whole measuring time
Figure 19. SVLD architecture
VDD
Level8
SVLDLevel
selector
SVLDResult
Level7
+
Level6
EnSVLD
Level5
-
Level4
BrownOut
Level3
Timings:
- Internal voltage reference settling time:
8ms
(From either EnSVLD=’1’ or EnBrownOut=’1’).
Must be respected when the voltage reference gets switched on.
- Comparator settling time: 10µs
(From EnSVLD=’1’ to 1st readout)
Must be respected for every measure before reading the result.
EnBrownOut
+
Level2
Vref = 1.2V
Level1
En
EnSVLD
EnBrownOut
VSS
Table 27. Analogue configurations register
RegAnaCfg
0x20
Bit
Name
Res
Reset by
7
EnSVLD
0
ResSys
6
1
POR
EnBrownOut
5
4
3
SVLDLevel1
SVLDLevel2
SVLDLevel3
2
1
0
SVLDStatus
0
0
0
0
R/W
R/W
R/W
SVLD level selection (1 out of 8 levels)
ResSys
ResSys
ResSys
-
Table 28. SVLD selection table
SVLDLevel3
SVLDLevel2
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Copyright © 2005, EM Microelectronic-Marin SA
Analogue configurations
Description
Enable the SVLD function
Enable the Brownout function
SVLD result ‘0’ = VDD > SVLD Level
‘1’ = VDD < SVLD Level
SVLDLevel1
0
1
0
1
0
1
0
1
Typical Detection Level
2.0
2.1
2.2
2.3
2.4
2.5
2.6
3.4
33
www.emmicroelectronic.com
R
EM6812
10 Port A
10.1 Basic features
The port A is an 8-bit general-purpose input/output port. The CPU can read the input state in all modes. All selections
concerning the port A are bit-wise executable:
Bit-wise executable on PA[0] to PA[7]:
•
Input / Output selection
•
CMOS or NCH Open Drain Outputs
•
Interrupt with rising or falling edge selection, direct or debounced.
•
Pull resistor selection. Pull-up or Pull-down. When both are selected, pull-up has the priority.
Special features
•
Input reset and wakeup capabilities on input pattern or single pin
•
External system clock input on PA[4] or PA[5]
•
RC Oscillation Loop on PA[6] , PA[4]
•
Timer clock and start stop inputs.
•
Dual Port Ram Control signals on PA[0] to PA[3]
Table 29. Port A External Connectivity
External
Interrupt
External
system
clock
PA[7]
IRQPA[7]
PA[6]
IRQPA[6]
PA[5]
IRQPA[5]
ExtClk1
PA[4]
IRQPA[4]
ExtClk1
PA[3]
IRQPA[3]
ExtAdr[1]
PA[2]
IRQPA[2]
PA[1]
PA[0]
Enable with bit
EnDualRAM
PA input
Always
active
Enable with bit
RCLoop
Enable with bit
SelExtClk1
PA output
Enable with bits
MskIRQPA[7:0]
Port A input connectivity
Oscillati
on
Loop
Dual Port
RAM
Enable with corresponding Timer
configuration bits
Timer1
Timer2
Timer3
Timer4
Start[7]
Start[7]
Start[7]
Start[7]
Clk[1]
Start[6]
RCOut
Start[6]
Start[6]
Start[6]
Clk[1]
Start[5]
Start[5]
Output
drive
Drive 2
Drive 2
Start[5]
Start[5]
Start[4]
Start[4]
Start[4]
Start[3]
Start[3]
Start[3]
Clk[0]
Drive 1
ExtAdr[0]
Start[2]
Start[2]
Clk[0]
Start[3]
Drive 1
IRQPA[1]
ExtWEn
Start[1]
Clk[0]
Start[2]
Start[2]
Drive 1
IRQPA[0]
ExtCEn
Clk[0]
Start[1]
Start[1]
Start[1]
Drive 1
Clk[1]
Start[4]
RCIn
Clk[1]
Drive 1
Drive 1
These input connections remain active also if the corresponding terminal is configured as output.
Copyright © 2005, EM Microelectronic-Marin SA
34
www.emmicroelectronic.com
R
EM6812
10.1.1 Overview
Figure 20. Port A IO and pull selection
RegInPA
8
8
RegOpenDrainPA
RegIOSelPA
RegOutPA
8
0
OE
1
PA [7:0]
8
8
PAIn
PAIn is input to
Vbat
- interrupts
100kΩ
RegPullUpPA
8
OE
- reset & wake-up
- timer clock, start-stop
- external clock
- Dual Port RAM control
RegPullDownPA
8
- RC Oscillation Loop
OE
Vss
Copyright © 2005, EM Microelectronic-Marin SA
35
www.emmicroelectronic.com
R
EM6812
10.1.2 Register map, PA IO functions
Table 30. Port A Registers overview
Functions
Register name
RegInPA
Base
RegOutPA
RegIOSelPA
RegPullUpPA
Pull resistor and
RegPullDownPA
open drain
RegOpenDrainPA
RegIntEdgPA
IRQ related
RegEnDebPA
Reset and Wake-up
RegCfgPA
Reset and Wake-up
RegMskRstWkUp
RegCmbKey
Basic function
Direct read of input terminal state
Data output register
Direction selection
Pull-up resistor selection
Pull-down resistor selection
Enable n-channel open drain output
Interrupt edge selection
Debouncer selection for interrupt signal
Reset and wake up system configuration,
RC Oscillation Loop selection
Combination mask selection
Reset or wake-up key
Table 31. Port A Registers
RegInPA
Bit
Name
7-0
PAIn[7:0]
0x21
Res
--
Reset by
-
R/W
R
Input register
Description
Direct read of input terminal state
‘0’=read low, ‘1’= read high
RegOutPA
Bit
Name
7-0
OutPA[7:0]
0x22
Res
00
Reset by
ResSys
R/W
R/W
Output data
Description
Data output register
‘0’= output low, ‘1’=output high
RegIOSelPA
Bit
Name
7-0
IOSelPA[7:0]
0x24
Res
00
Reset by
ResSys
R/W
R/W
Direction setting
Description
Direction selection;
‘1’=Output, ‘0’=Input
RegPullUpPA
Bit
Name
7-0
PullUpPA[7:0]
0x2A
Res
00
Reset by
ResMain
R/W
R/W
Pull-up selection
Description
Pull-up resistor selection
‘0’=no pull-up, ‘1’=pull-up enabled
RegPullDownPA
Bit
Name
7-0
PullDownPA[7:0]
0x2B
Res
FF
Reset by
ResMain
R/W
R/W
RegOpenDrainPA
Bit
Name
7-0
OpenDrainPA[7:0]
0x29
Res
00
Reset by
ResMain
R/W
R/W
Copyright © 2005, EM Microelectronic-Marin SA
Pull-down selection
Description
Pull-down resistor selection
‘0’=no pull-down, ‘1’=pull-down enabled (if no pullup)
N-channel Open drain selection
Description
N-channel open drain selection (if output)
‘0’=CMOS mode, ‘1’= open drain enabled
36
www.emmicroelectronic.com
R
EM6812
10.1.3 IO Operation
Port A input terminal status can always be read directly. All registers influencing the IO modes are bit-wise selectable. The
integrated switchable pull resistors and the selectable output drive mode allow a maximum of different terminal modes.
Refer to Table 32. Port A IO mode for the details.
The default state after power up on all PA terminals is input mode with pull-down resistor.
Modes
IOSelPA[i]*
OutPA[i]
OpenDrainPA[i]
PullUpPA[i]
PullDownPA[i]
PA[i] terminal
Table 32. Port A IO modes
Input mode
0
X
X
0
0
High-Z
Input mode with pull-up
Input mode with pull-down
Output mode, CMOS high drive
Output mode, CMOS low drive
0
0
1
1
X
X
1
0
X
X
0
0
1
0
X
X
X
1
X
X
Weak Hi
Weak Lo
1
0
Output mode, open drain, high-Z
1
1
1
0
X
High-Z
Output mode, open drain with pull-up
Output mode, open drain drive low
1
1
1
0
1
1
1
X
X
X
Weak Hi
0
Notes
Needs external drive
(PA[i] must never be floating)
Pull-up has priority over pull-down
Default state after Power-up
Pull resistors disabled
Pull resistors disabled
Pull-down disabled
Needs external drive
(PA[i] must never be floating)
Pull-up active
Pull-up disabled
Note:
Every port A input always needs at least one driver. A floating input can generate hazards and may induce cross current in
the input amplifier.
Note:
Avoid high frequency operation and fast transitions on PA7 while the 32kHz Crystal Oscillator is running. PA7 induced
crosstalk on OscOut terminal (PCB, Package) can influence the good Crystal operation.
Copyright © 2005, EM Microelectronic-Marin SA
37
www.emmicroelectronic.com
R
EM6812
10.2 Port A Interrupt requests
Each port A input is an interrupt request source active on rising or falling edge corresponding to the individual IntEdgPA bit
setting. The interrupt source can be debounced or direct, bit-wise selection with bit EnDebPA.
Figure 21 Schematic view of Debouncer and Edge selection
0
8
Debouncer function
8
PAIn
8
1
0
IRQPA[i]
1
in
ck
CkDebPA
out
ResSys
EnDebPA[i]
IntEdgPA[i]
Table 33. Port A Registers for Debouncer and Interrupts
RegIntEdgPA
0x27
Bit
Name
Res
Reset by
R/W
7-0
IntEdgPA[7:0]
00
ResMain
R/W
RegEnDebPA
Bit
Name
7-0
EnDebPA[7:0]
0x28
Res
00
Table 34. Port A Interrupt mapping
Interrupt source
IRQPA[7:0]
Reset by
ResSysSlp
R/W
R/W
Debouncer edge selection
Description
PA interrupt edge selection;
0=falling, 1=rising
Debouncer selection
Description
PA interrupt debouncer selection
0=direct, 1=debounced Pr1Ck[8] (256Hz).
Priority
1
IntCtrl connection
Int1[7:0]
10.2.1 Debouncer
If the debouncer is selected the corresponding input signal must remain stable during 1 full debouncer clock cycle to pass
and eventually create an interrupt request.
It is recommended to use the debouncer functionality on the port A interrupt inputs. The debouncer frequency CkDebPA is
coming from the prescaler1, Pr1Ck[8] (256Hz).
Minimum input pulse length to pass the debouncer:
•
Pulse length smaller 1 debouncer clock period :
•
Pulse length in-between 1 and 2 debouncer clock periods :
•
Pulse length grater than 2 debouncer clock periods:
Pulse does not pass (filtered out)
Pulse may pass
Pulse always passes
Note:
The debouncer output is reset low with signal ResSys. On the second debouncer clock edge after reset an IRQ may be
generated. Use the interrupt mask to overcome this.
Note:
Changing RegIntEdgPA may result in a transition interpreted as a valid IRQ. Avoid it by masking the IRQ while changing
the edge selection.
Copyright © 2005, EM Microelectronic-Marin SA
38
www.emmicroelectronic.com
R
EM6812
10.3 Reset and Wake-up
Port A has an input comparison register to detect an incoming reset and/or wakeup condition. On a compare match with the
defined key pattern, the selected functionality will be activated. When working on all PA inputs, only reset or wake-up
function is active. With the PA input split in 2 time’s 4-pin input, the reset and wake-up functions can be used
simultaneously. In this case, the upper 4 bits are attached to the reset and the lower to the wake-up. The ‘don’t care’
condition allows masking specific inputs so their state is not taken into account.
The reset and the wake-up signal can be individually debounced. The input reset function can be disabled with bit
DisResInp in register RegSys1 (Reset section).
Table 35. Port A Reset and wake-up selection
Wk_nRes
SplitCmb
X
1
0
1
0
0
Description
PAIn[7:4] used for reset function.
PAIn[3:0] used for the wake up function.
PAIn[7:0] is used as reset function. (default)
PAIn[7:0] is used as wake-up function.
Figure 22; Reset and Wake-up diagram
Excl_nComb
MskRstWkUp
match
PAIn
MskRstWkUp(0)
MskRstWkUp(1)
MskRstWkUp(2)
MskRstWkUp(3)
CmbKey
MskRstWkUp(0)
PAIn(0)
CmbKey(0)
Comp
&
mask
MskRstWkUp(1)
PAIn(1)
CmbKey(1)
Comp
&
mask
MskRstWkUp(2)
PAIn(2)
CmbKey(2)
Comp
&
mask
MskRstWkUp(3)
PAIn(3)
CmbKey(3)
Comp
&
mask
MskRstWkUp(4)
PAIn(4)
CmbKey(4)
Comp
&
mask
MskRstWkUp(5)
PAIn(5)
CmbKey(5)
Comp
&
mask
MskRstWkUp(6)
PAIn(6)
CmbKey(6)
Comp
&
mask
MskRstWkUp(7)
PAIn(7)
CmbKey(7)
Excl_nComb
SplitCmb
Wk_nRes
Comp
&
mask
EnDebResInp
ResInpPA
0
match(0)
MskRstWkUp(4)
MskRstWkUp(5)
MskRstWkUp(6)
MskRstWkUp(7)
match(1)
SplitCmb
8kHz
1
Debouncer
256Hz
0
R
DebResInpPA
1
ResSys
CkDebResInp
1
match(2)
0
1
0
match(3)
match(4)
match(5)
EnDebWk
WakeUp
0
1
match(6)
0
1
8kHz
0
256Hz
match(7)
Copyright © 2005, EM Microelectronic-Marin SA
1
Debouncer
0
R
CkDebWk
39
DebWakeUp
1
ResSys
www.emmicroelectronic.com
R
EM6812
10.3.1 Register map
Table 36. Port A Reset and wake-up registers
RegCfgPA
0x23
Bit
Name
Res
Reset by
7
Excl_nComb
0
ResMain
Configuration settings for reset and wake-up system.
R/W
Description
R/W
Mode selection for reset and wake-up system
‘0’=Input combination, ‘1’=Individual bit action
R/W
Selects either reset or wake-up function
‘0’=Reset, ‘1’=Wake-up
(has no action if SplitCmb=0)
R/W
PA[7:4] = Reset combination
PA[3:0] = Wake-up combination
‘0’=full port A, ‘1’=port A split,
R/W
Enable the reset debouncer function
‘0’=No debouncer, ‘1’= debouncer enabled
R/W
Select the reset debouncer clock
‘0’=Pr1Ck[8] (256Hz); ‘1’=Pr1Ck[13] (8kHz)
R/W
Enable the wake-up debouncer function
‘0’=No debouncer, ‘1’= debouncer enabled
R/W
Select the wake-up debouncer clock
‘0’=Pr1Ck[8] (256Hz); ‘1’=Pr1Ck[13] (8kHz)
R/W
Enable the RC Osc Loop on PA[6], PA[4]
‘0’=RC Loop disabled, ‘1’= RC Loop enabled
6
Wk_nRes
0
ResMain
5
SplitCmb
0
ResMain
4
EnDebResInp
0
ResSysSlp
3
CkDebResInp
0
ResMain
2
EnDebWk
0
ResSysSlp
1
CkDebWk
0
ResMain
0
RCLoop
0
ResSys
RegMskRstWkUp
Bit
Name
7-0
MskRstWkUp[7:0]
0x26
Res
00
Reset by
ResMain
Input mask for reset and wake-up selection
R/W
Description
R/W
Input selection for reset and wake-up system
1=input selected, 0= do not care
RegCmbKey
Bit
Name
7-0
CmbKey[7:0]
0x25
Res
00
Reset by
ResMain
Reset and Wake-up key definition
R/W
Description
R/W
Reset and wake-up key
0=match if 0, 1=match if 1
10.3.2 Input splitting
Both reset and wake-up functions can be activated if the port A is split in 2 parts. PA[7:4] gets the reset function and PA[3:0]
the wake-up. With the bit SplitCmb=’0’ (no split of port A) only the function defined by bit Wk_nRes is active.
10.3.3 Actions
Resetting the microcontroller on condition match.
Wake-up signal to the microcontroller on condition match.
Reset will trigger a system reset (ResSys)
Wake-up will resume from unclocked CPU low power modes. Its main actions are:
•
In Halt mode: Sending Event to the CPU (resumes from HALT mode back to active mode).
Refer to Interrupt section. Wake-up will activate signal DebWakeUP and give the CPUEvent0.
•
In Sleep mode: Cancel Sleep mode (resets the Sleep bit, CPU restarts from adr 0).
10.3.4 Condition match
A match condition is obtained if either all selected bits match (AND-function for Combination trigger) or at least one of the
selected bits match the input status (OR-function for Exclusive trigger).
Combination (AND-Type): The PA input, 4 or 8 bit, need to fully match the corresponding combination key pattern, except
for the ‘don’t care’ bits to trigger reset and/or wake-up.
Exclusive (OR-Type): At least 1 combination key bit matching a selected PA input pin status will trigger reset and/or wakeup if not inhibited by a ‘don’t care’ condition.
Copyright © 2005, EM Microelectronic-Marin SA
40
www.emmicroelectronic.com
R
EM6812
10.3.5 Don’t care bits
A don’t care function is provided so that the input status is only taken into account if the corresponding mask selection bit is
set. Special: If all relevant bits of a function are set as ‘don’t care’, then this function is inhibited.
10.3.6 Debouncer
The Reset and the Wake-Up signal have a debouncer selection with either a fast or low speed clock. If the debouncer is
selected, the corresponding input signal must remain stable during 1 full debouncer clock period to pass. In sleep mode (no
clock) the debouncer is automatically by-passed.
The debouncer clock is coming from the prescaler1, and either Pr1ck[8] (256Hz) or Pr1ck[13] (8kHz) can be selected with
CkDebWk for wake-up and CkDebRes for the reset function.
Note: To avoid detection spikes on input or mask changes it is strongly encouraged to always selecting the debouncer
functionality.
10.4 Oscillation Loop
On pad terminals PA[6] (RCOut) and PA[4] (RCIn) a simple oscillation system can be made using external components (i.e.
RC oscillator with resistor from, PA[6] to PA[4] and capacitor from PA[4] to VSS).
The Oscillation loop is configured with the bit RCLoop in RegCfgPA. With RCLoop set the inverted PA[4] input value is
output on PA[6]. The input schmitt-trigger levels give the oscillation signal on PA[4].
For correct operation PA[6] needs to be configured as output and PA[4] as input. Refer to Table 32. Port A IO mode.
Figure 23. Port A oscillation loop
PAIOSel[6]
RCLoop
OutPA[6]
0
PA[4], PA[6] Signal flow
PA [6]
PA [6]
1
Input high
threshold
Rext
PA [4]
PA [4]
Input low
threshold
PAIn[4]
Cext
internal
external
10.4.1 Inverter function
The RC oscillation loop can also be used as a signal inverter. Any signal connected to PA[4] will be feed out inverted on
PA[6] if the RCLoop bit is set.
10.5 Dual Port RAM interface
The control signals and addresses for the embedded dual port RAM are mapped on port A. Refer to Table 29. Port A
External Connectivity.
The involved port A terminals must be set in input mode. Pull selection will be active as specified in Table 32. Port A IO
mode.
Please refer to chapter 5.3 Dual Port Ram for a full description.
Copyright © 2005, EM Microelectronic-Marin SA
41
www.emmicroelectronic.com
R
EM6812
11 Port B
11.1 Basic features
The port B is an 8-bit general-purpose input/output port. The CPU can read the input state in all modes. All selections
concerning the port B are bit-wise executable on PB[0] to PB[7].
These are:
Input / Output selection
CMOS or NCH Open Drain Outputs
Pull resistor selection. Pull-up or Pull-down. When both are selected, pull-up has the priority.
Special features
SPI serial port interface
Frequency outputs
− Timer PWM and Frequency generation
− Divided RC and Crystal oscillator frequencies
Dual Port Ram data bus
Table 37. Port B External Connectivity
PortB
Normal
Output
PB[7]
PBOut[7]
PB[6]
PBOut[6]
Serial
Interface
SIN
PBOut[5]
PB[4]
PBOut[4]
PB[3]
PBOut[3]
PB[2]
PBOut[2]
PB[1]
PBOut[1]
PB[0]
PBOut[0]
Freq
Output
& not ExtWEn
& ExtCEn
Fix output with bit
EnDualRAM
Sig1Sel[1:0] --> selects special output source for PB[0]
Dual Port
RAM
Sig2Sel[1:0] --> selects special output source for PB[1]
Sig3Sel[1:0] --> selects special output source for PB[2]
Sig4Sel[1:0] --> selects special output source for PB[3]
SigXSel[1,0]
‘00’
SigXSel[1,0]
‘01’
SigXSel[1,0]
‘10’
SigXSel[1,0]
‘11’
DPData[6]
Drive 1
output
na
na
na
na
na
DPData[5]
input/o
utput
Drive 1
output
DPData[4]
Drive 1
output
na
Signal4
DPData[3]
Signal3
DPData[2]
Signal2
DPData[1]
Signal1
DPData[0]
output
output
output
output
Output
drive
Drive 1
output
SOUT
output
Signal1 to 4 selection on PB[3:0] with EnSig bit set
DPData[7]
input
SCLK
PB[5]
Fix output settings with
corresponding EnSig[n]
bit set
Fix direction settings
with EnSPI bit for SPI
terminals
Direction selection for
normal IO function
depending on OutEn bits
Port B output connectivity
PWM4
Not PWM3
Pr1Ck[11]
Pr1Ck[0]
Drive 2
PWM3
Not PWM4
Pr2CkSource
Pr1CkSource
Drive 2
PWM2
Not PWM1
Pr1Ck[11]
Pr1Ck[0]
Drive 2
PWM1
Not PWM2
Pr2CkSource
Pr1CkSource
Drive 2
11.1.1 Special function priority handling
•
•
•
Highest priority is on the Dual Port Ram function which takes full control of the output when the DPR is externally
accessed in read mode (EnDualRAM=’1’, ExtCEn=’1’, ExtWEn=’0’).
Second priority is the Serial interface settings and the Frequency outputs. The serial interface selection with bit EnSPI
automatically configures the SIN, SOUT and SCLK terminals.
On the same priority level is also the Frequency outputs. As soon as one of the EnSig bits is written the
corresponding PB terminal becomes output.
Last priority has the normal mode data output with PBOut[n] and direction with IOSelPB[n].
Please note that SPI, DPR and Frequency out selection selections do not change the normal port B output data or direction
setting, but force their own IO requirement while used. Refer to chapter 11.4 Special IO operation.
Copyright © 2005, EM Microelectronic-Marin SA
42
www.emmicroelectronic.com
R
EM6812
11.1.2 Overview
Figure 24 Port B IO and pull selection in normal mode
RegInPB
8
8
RegOpenDrainPB
RegIOSelPB
RegOutPB
8
0
OE
1
PB [7:0]
8
8
PBIn is input to
Vbat
8
OE
RegPullDownPB
- Dual Port RAM input
100kΩ
RegPullUpPB
- Serial Interface inputs
= ‘1’ during port B read pulse
or
in DPR mode while ExtCen=‘1’
or
in SPI mode (Inp 7,6,5)
or
Signal out selected (Inp 3:0)
= ‘0’ in all other cases
(normal mode, no read)
8
OE
RegCfgPB
RegIntSel
Configuration registers for Port B
Vss
special functions, SPI and DPR
(may change output data and direction selection)
Copyright © 2005, EM Microelectronic-Marin SA
PBIn
43
www.emmicroelectronic.com
R
EM6812
11.2 Register map, PB IO functions
Table 38. Port B registers overview
Functions
Register name
RegInPB
Base
RegOutPB
RegIOSelPB
RegPullUpPB
Pull resistor and
RegPullDownPB
open drain
RegOpenDrainPB
Dual Port RAM selection
Freq. output selection
RegCfgPB
Serial Interface selection
Basic function
Direct read of input terminal state
Data output register
Direction selection
Pull-up resistor selection
Pull-down resistor selection
Enable n-channel open drain output
Configures the corresponding bits accordingly the mode
selection. See also 11.1.1 Special function priority handling
Signal selection
RegSigSel
Selection of the internal signal to put on port B
Table 39. Port B registers
RegInPB
Bit
Name
7-0
PBIn[7:0]
0x30
Res
--
Reset by
-
R/W
R
Input register
Description
Direct read of input terminal state
‘0’=read low, ‘1’= read high
RegOutPB
Bit
Name
7-0
OutPB[7:0]
0x31
Res
00
Reset by
ResSys
R/W
R/W
Output data
Description
Data output register
‘0’= output low, ‘1’=output high
RegIOSelPB
Bit
Name
7-0
IOSelPB[7:0]
0x34
Res
00
Reset by
ResSys
R/W
R/W
Direction register
Description
Direction selection;
‘1’=Output, ‘0’=Input
RegPullUpPB
Bit
Name
7-0
PullUpPB[7:0]
0x36
Res
00
Reset by
ResMain
R/W
R/W
Pull-up selection
Description
Pull-up resistor selection
‘0’=no pull-up, ‘1’=pull-up enabled
RegPullDownPB
Bit
Name
7-0
PullDownPB[7:0]
0x37
Res
FF
Reset by
ResMain
R/W
R/W
RegOpenDrainPB
Bit
Name
7-0
OpenDrainPB[7:0]
0x35
Res
00
Reset by
ResMain
R/W
R/W
RegCfgPB
Bit
Name
7
EnDualRAM
6
EnSPI
5
EnSig1
4
EnSig2
3
EnSig3
2
EnSig4
1
0
-
0x32
Res
0
0
0
0
0
0
---
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
---
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
Copyright © 2005, EM Microelectronic-Marin SA
Pull-down selection
Description
Pull-down resistor selection
‘0’=no pull-down, ‘1’=pull-down enabled (if no pullup)
N-channel Open drain selection
Description
N-channel open drain selection (if output)
‘0’=CMOS mode, ‘1’= open drain enabled
Port B configuration settings, DPR, SPI, Signals
Description
Enable the Dual Port RAM
Enable the Serial Interface function
Connecting the internal Signal1 on PB[0]
Connecting the internal Signal2 on PB[1]
Connecting the internal Signal3 on PB[2]
Connecting the internal Signal4 on PB[3]
Reads ‘0’
Reads ‘0’
44
www.emmicroelectronic.com
R
EM6812
RegSigSel
Bit
Name
7-6
Sig1Sel[1:0]
5-4
Sig2Sel[1:0]
3-2
Sig3Sel[1:0]
1-0
Sig4Sel[1:0]
0x33
Res
0
0
0
0
Reset by
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
Description
Select internal Signal1 for output on PB[0]
Select internal Signal2 for output on PB[1]
Select internal Signal3 for output on PB[2]
Select internal Signal4 for output on PB[3]
Internal signal selection for frequency output on port B when corresponding signal enable bit is set.
SigXSel[1:0]=’00’
SigXSel[1:0]=’01’
SigXSel[1:0]=’10’
SigXSel[1:0]=’11’
Description
Sig4Sel[1:0]
PWM4
Not PWM3
Pr1Ck[11]
Pr1Ck[0]
Output on PB[3]
Sig3Sel[1:0]
PWM3
Not PWM4
Pr2CkSource
Pr1CkSource
Output on PB[2]
Sig2Sel[1:0]
PWM2
Not PWM1
Pr1Ck[11]
Pr1Ck[0]
Output on PB[1]
Sig1Sel[1:0]
PWM1
Not PWM2
Pr2CkSource
Pr1CkSource
Output on PB[0]
11.3 Normal IO operation
Port B input terminal status can always be read directly. All registers influencing the IO modes are bit-wise selectable. The
integrated, switchable pull resistors and the selectable output drive mode allow a maximum of different terminal modes.
Refer to Table 32. Port A IO mode for the details.
Default state after power up on all PB terminals is input mode with pull-down resistor.
IOSelPB[i]
OutPB[i]
OpenDrainPB[i]
PullUpPB[i]
PullDownPB[i]
PB[i] terminal
Table 40. Port B settings in normal mode
Input mode
Input mode with pull-up
Input mode with pull-down
Output mode, CMOS high drive
Output mode, CMOS low drive
0
0
0
1
1
X
X
X
1
0
X
X
X
0
0
0
1
0
X
X
0
X
1
X
X
High-Z
Weak Hi
Weak Lo
1
0
Output mode, open drain, high-Z
1
1
1
0
X
High-Z
Output mode, open drain with pull-up
Output mode, open drain drive low
1
1
1
0
1
1
1
X
X
X
Weak Hi
0
Normal mode
− No SPI selection
− No Frequency out selection
− No Dual Port Ram output mode
Notes
Port may be left floating
Pull-up has priority
Default state after Power-up
Pull resistors disabled
Pull resistors disabled
Pull-down disabled
Port may be left floating
Pull-up active
Pull-up disabled
11.4 Special IO operation
11.4.1 Frequency Output
Signal1 to Signal4, PWM and Prescaler frequencies
IOSelPB[i]
OutPB[i]
OpenDrainPB[i]
PullUpPB[i]
PullDownPB[i]
PB[i] terminal
Table 41. Port B settings in Frequency out mode
Output mode, CMOS high drive
X
X
0
X
X
Signal
Output mode, NCH open drain
X
X
1
0
X
0 / High-Z
Output mode, NCH open drain, Pull-up
X
X
1
1
X
0 / Weak Hi
Frequency output terminals
− PWM
− Pr1ck[n]
− Pr1CkSource, Pr2CkSource
Copyright © 2005, EM Microelectronic-Marin SA
Notes
45
Selected signal output
Selected signal output,
needs external pull-up
Signal output, pull-up intern
www.emmicroelectronic.com
R
EM6812
11.4.2 SPI outputs
SPI: SOUT, SCLK (in master mode)
IOSelPB[i]
OutPB[i]
OpenDrainPB[i]
PullUpPB[i]
PullDownPB[i]
PB[i] terminal
Table 42. Port B settings for SPI outputs
Output mode, CMOS high drive
X
X
0
X
X
SOUT
SCLK
Output mode, NCH open drain
X
X
1
0
X
0 / High-Z
Output mode, NCH open drain, Pull-up
X
X
1
1
X
0 / Weak Hi
SPI output terminals
− SOUT
− SCLK in master mode
Notes
SPI outputs
SPI outputs,
needs external pull-up
SPI outputs, pull-up intern
11.4.3 SPI inputs
SPI: SIN, SCLK (in slave mode)
SPI input terminals
− SIN
− SCLK in slave mode
IOSelPB[i]*
OutPB[i]
OpenDrainPB[i]
PullUpPB[i]
PullDownPB[i]
PB[i] terminal
Table 43. Port B settings for SPI inputs.
SCLK, SIN input
X
X
X
0
0
High-Z
SCLK, SIN input with pull-up
SCLK, SIN input with pull-down
X
X
X
X
X
X
1
0
X
1
Weak Hi
Weak Lo
Notes
No pull, Terminals must be driven
externally
Pull-up has priority
Default state after Power-up
11.4.4 Dual Port RAM terminals
Dual Port Ram output (while EnDualRAM=’1’, ExtCEn=’1’, ExtWrEn=’0’)
Dual Port RAM data output
− DPData[7:0]
IOSelPB[i]*
OutPB[i]
OpenDrainPB[i]
PullUpPB[i]
PullDownPB[i]
PB[i] terminal
Table 44. Port B settings for DPR outputs
Output mode, CMOS high drive
X
X
0
X
X
DPData
Output mode, NCH open drain
X
X
1
0
X
0 / High-Z
Output mode, NCH open drain, Pull-up
X
X
1
1
X
0 / Weak Hi
Notes
DP outputs
DP outputs,
needs external pull-up
DP outputs, pull-up intern
In all other Dual Port Ram cases (not during read access), the port B terminals are configured based on the normal mode
bit settings. The only difference is that the port B inputs must not be left floating.
Copyright © 2005, EM Microelectronic-Marin SA
46
www.emmicroelectronic.com
R
EM6812
12 Serial Port Interface
12.1 Basic features:
The SPI is a 3-wire serial interface, its inputs and outputs are mapped on the port B in following manner:
SIN:
Serial Input Data
PB[7]
SOUT: Serial Output Data
PB[6]
SCLK: Serial Clock
PB[5]
•
•
•
•
•
•
Master or Slave byte-wise serial communication.
Master mode: 6 internal clock sources (prescaler frequencies or from selected timer1 periods) and 1 external clock
input on PA[5].
Slave Mode : External clock source from port B, PB[5]
Transmission order, MSB or LSB first selection.
The active edge of the serial interface is selectable (positive or negative edge)
Data output synchronization with the opposite shift clock.
Auto-Start mode; which allows to have a fix data stream output (UART support)
Two maskable interruptions are generated.
Beginning of the transmission
End of the transmission.
12.1.1 Overview:
Figure 25 : SPI architecture
RegSPILoad[7:0]
Load register
MSBnLSB
Synchro
1
PB[7]:SIN
0
Start
PosnNegShft
1
0
Master clock1
Master clock2
Master clock3
Master clock4
Master clock5
Master clock6
Master clock7
Shift Register &
State Count
PB[6]:SOUT
IrqSPI[1:0]
RegSPI[7:0]
Shift_Clk
ENB
PB[5]:SCLK
SEL
ENA
EnSPI
MS[2:0]
Copyright © 2005, EM Microelectronic-Marin SA
47
www.emmicroelectronic.com
R
EM6812
12.1.2 SPI terminal configuration
When the SPI is enabled EnSPI=’1’, the pads used in the port B for the transmission are automatically set in input or output
mode according to the configuration of the SPI. The pull resistors as well as the possible open-drain selections depend on
port B settings for the terminal direction.
Table 45. Terminal configurations
Pads
SPI pins
Direction
PB[7]
SIN
Input
Pull-down
Selectable
PB[6]
SOUT
Output
Not selectable
PB[5]
SCLK
Output in master
mode.
Input in slave mode
Selectable in
slave mode
Pull-up
Selectable
Selectable in opendrain mode
Selectable in slave or
open-drain master
mode
Open-drain
n.a.
Selectable
Selectable in
master mode
12.2 Functionality
12.2.1 Master and Slave modes
In slave mode SCLK is given externally and input on PB[5]. In master mode, SCLK is generated by the SPI and output on
PB[5].
Master/Slave selection as well as active clock selection in Master mode is done with the bits MS[2:0] in RegSPICfg.
Maximum Clock frequency in master mode is ½ of the internal high-speed clock (= 5MHz in case of RC 10MHz). Different
fix prescaler based clock frequencies and timer1 PWM frequencies are available as input clock.
-
MS[2:0] = 000 :
MS[2:0] = 001 :
MS[2:0] = 010 :
MS[2:0] = 011 :
MS[2:0] = 100 :
MS[2:0] = 101 :
MS[2:0] = 110 :
MS[2:0] = 111 :
Slave mode. SCLK = PB[5]
Master mode, SCLK = PWM1
Master mode, SCLK = PA[5]
Master mode, SCLK = Prc2CkSource
Master mode, SCLK = Pr2Ck[9]
Master mode, SCLK = Pr2Ck[8]
Master mode, SCLK = Pr1CkSource
Master mode, SCLK = Pr1Clk[14]
(internal PWM signal coming for timer1)
(PA[5] input terminal)
(clock source of prescaler2)
(Output clock from prescaler2 bit[9])
(Output clock from prescaler2 bit[8])
(clock source of prescaler1)
(Output clock from prescaler1 bit[14])
In master mode, SCLK is generated from the beginning until the end of the transmission. It is not necessary to enable and
disable the SPI for each burst. After each transmission, Start is automatically reset after 8 SPI clocks, except in cases
where the Load value is rewritten during the data transfer (AutoStart, fix data stream output).
12.2.2 Fix data stream Output (Auto-Start)
A new transmission will immediately follow the current transmission if the CPU writes in RegSPILoad while the Start = ‘1’.
Load_nShift is a flag indicating that the SPI is actually loading a value from RegSPILoad (Load_nShift = ‘1’) or if a
transmission is in progress (Load_nShift = ‘0’). The new RegSPILoad value must be loaded while LoadnShift is '0' (during
shift operation). A re-load after end of transmission, Start reads '0', will not trigger a new transmission. IrqSPI[1] can be
used to determine the reload time.
Note: In Auto-Start mode, the SPI should run slower then the CPU especially when the CPU access RegSPIDat at the end
of the transmission.
12.2.3 SPI Interruptions
There are to interrupts generated by the SPI:
•
IrqSPI[1]: Generated at the beginning of the transmission on the first active edge of SCLK. It can be used in Auto-Start
mode to force the CPU to write the next value to transmit in RegSPILoad.
•
IrqSPI[0]: Generated at the end of the transmission on the last active edge of SCLK.
Both interruptions are maskable with RegMsk20[5:4]. They are on priority 2 in RegInt20[5:4].
Copyright © 2005, EM Microelectronic-Marin SA
48
www.emmicroelectronic.com
R
EM6812
12.2.4 SPI edge and synchronization selection
Depending on the protocol, the SPI can shift the data’s on falling or rising edge of SCLK with bit PosnNegShft in register
RegSPICfg. It is possible to resynchronize SOUT on the opposite edge shift clock with bit Synchro in register RegSPICfg:
Figure 26 : Edge and synchronization selection
SCLK
SCLK
SIN
1
SOUT
RegSPILoad
1
0
0
0
1
1
0
0
1
1
0
00
RegSPIDat
1
1
SIN
0
0
1
RegSPILoad
AA
55
XX
AA
54
A9
52
A5
4B
96
IrqSPI[0]
1
SOUT
1
1
0
0
1
1
1
0
0
1
0
1
AA
XX
AA
55
54
A9
52
A5
4B
96
IrqSPI[0]
IrqSPI[1]
IrqSPI[1]
Load_nShift
PosnNegShft = ‘1’ Synchro = ‘0’
PosnNegShft = ‘0’ Synchro = ‘1’
SCLK
SCLK
SIN
1
SOUT
RegSPIDat
0
0
00
RegSPIDat
Load_nShift
RegSPILoad
0
1
0
1
0
0
1
1
0
0
1
1
00
1
0
1
0
SIN
0
SOUT
RegSPILoad
AA
XX
55
AA
54
A9
52
A5
4B
96
RegSPIDat
1
1
0
0
0
1
1
0
0
1
00
1
0
1
0
1
0
A5
4B
1
AA
XX
55
AA
54
A9
52
96
IrqSPI[0]
IrqSPI[0]
IrqSPI[1]
IrqSPI[1]
Load_nShift
Load_nShift
PosnNegShft = ‘0’ Synchro = ‘0’
PosnNegShft = ‘1’ Synchro = ‘1’
12.2.5 SPI start-up
The SPI is enabled by bit EnSPI in RegCfgPB. Before enabling the SPI its configuration must be set. Configuration means,
the clock selection, the edge selection and the synchronization of SOUT selection. If one of this parameter change while
EnSPI = ‘1’, the transmitted data are not guaranteed. The last operation is to set Start to launch the transmission.
st
•
1 : Configuration settings : Clock, Edge, synch and MSB/LSB selection
•
2nd: Enabling the SPI: bit EnSPI in RegCfgPB
rd:
•
3 Write the load data in RegSPILoad
th
•
4 : Start the transmission with bit Start in RegSPICfg
When the transmission is finished, RegSPIDat contains the received value coming through SIN.
Note: This register is accessible in read mode only. It is possible to read it at any time but the data is not guaranteed during
the transmission in slave mode and may not be the final value while Load_nShift = ‘0’.
The value is guaranteed when Load_nShift = ‘1’. It is possible to use the interrupt IrqSPI[0] to start to read this register.
The Start bit can be used to determine if a shift operation is ongoing or has finished. In Master mode the Start flag is
synchronized with the next inversed active clock edge after writing the start bit. (The user writes the start bit but reads the
start flag). In slave mode the start flag becomes active immediately after writing the start bit. After a full byte transfer the
Start bit and also the start flag are reset. This may be used to determine end of transfer by software polling.
12.2.6 MSB or LSB first selection
By default, MSBnLSB = ‘0’, the first transmission bit (receive or send) is the LSB. MSB first can be selected by writing
MSBnLSB=’1’. The selection must be performed at the SPI setup, before loading or reading the transmission value.
Copyright © 2005, EM Microelectronic-Marin SA
49
www.emmicroelectronic.com
R
EM6812
12.3 Registers overview:
Table 46. SPI registers
RegSPICfg
Bit
Name
7
Start
6
MS2
5
MS1
4
MS0
3
PosnNegShft
2
MSBnLSB
1
Synchro
0
Load_nShift
0x38
Res
0
0
0
0
0
0
0
1
MS2
0
0
0
0
1
1
1
1
MS1
0
0
1
1
0
0
1
1
Reset by
ResSysSlp
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
-MS0
0
1
0
1
0
1
0
1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
Mode
Slave
Master
Master
Master
Master
Master
Master
Master
SPI configuration
Description
Start the transmission
Selects master or slave mode. Used to select the
clock in master mode as well.
Select the active edge of the shift register
Select MSB or LSB first. ‘0’ = LSB first.
SOUT is synchronized on the opposite edge
Flag indicating if the SPI is in load or transmit mode.
Clock source
External clock from SCLK PB[5]
PWM1 from timer1 or timer12
External clock from PA[5] input
Pr2CkSource
Pr2Ck[9]
Pr2Ck[8]
Pr1CkSource
Pr1Ck[14]
RegSPIDat
Bit
Name
7-0
SPIDat[7:0]
0x39
Res
0
Reset by
ResSys
R/W
R
SPI data register
Description
Shift register status
RegSPILoad
Bit
Name
7-0
SPILoad[7:0]
0x3A
Res
0
Reset by
ResSys
R/W
R/W
SPI load register
Description
Buffer used to load the data to send through SOUT
RegCfgPB
Bit
Name
7
EnDualRAM
6
EnSPI
5
EnSig1
4
EnSig2
3
EnSig3
2
EnSig4
1
-0
--
0x32
Res
0
0
0
0
0
0
---
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
---
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
Port B configuration
Description
Enable the Dual port RAM
Enable the serial port interface
Enable the internal signal 1 driving PB[0]
Enable the internal signal 1 driving PB[1]
Enable the internal signal 1 driving PB[2]
Enable the internal signal 1 driving PB[3]
Read always 0
Read always 0
Table 47. SPI interrupt mapping
Interrupt source
IrqSPI[1:0]
Priority
2
Copyright © 2005, EM Microelectronic-Marin SA
IntCtrl connection
Int2[5:4]
50
www.emmicroelectronic.com
R
EM6812
13 Timers
13.1 Basic features:
The EM6812 contains 4 identical, individual configurable 8-bit timers. They may be used standalone or chained together as
2 x 16-bit timers. Possible configurations are
•
4 x 8-bit:
Timer1, Timer2, Timer3, Timer4
•
2 x 8-bit, 1 x 16-bit
Timer1, Timer2, Timer34
Timer12, Timer3, Timer4
•
2 x 16-bit
Timer12, Timer34
Each timer can work with input signals from port A (clock start, stop, input capture), output PWM or frequency signals on
port B, and generating interrupt signals on ‘zero’ or 'compare' match conditions.
Each timer has its own configuration bits and setup registers.
•
Input clock source (external inputs and prescaler clock frequencies), select 1 out of 8.
•
Start condition (software write or external condition); select 1 out of 8.
•
Auto-Reload or Zero-Stop mode.
•
Pulse Width Modulation (PWM) and Frequency generation.
•
Interrupts source (compare or zero).
•
Timer value read on the fly.
When chained together as a 16bit Timer34, the Timer4 will take over the full configuration of the Timer3. Same thing applies
for Timer12.
The basic timer function is counting from the start value down to hex 00, then an interrupt is generated and the timer stops.
With the autorelod bit set, the timer reloads the start value after reaching zero and so runs in an endless loop until stopped.
At every zero detect an interrupt signal is generated.
With PWM bit set, a pulse width modulated signal can be output directly and inverted on port B. Pulse width and period
depend on the timer compare and timer load value. Either the compare condition or zero condition can create an interrupt.
Frequency generation is done in PWM mode by selecting the desired signal period (load value) and putting the compare
value on half the period.
Timer compare
value
Data bus
Figure 27. Timer architecture
Enable PWM
Enable
PWM
Comparator
Ext._start
IRQ_Comp
Freq generation
1
CPU_Start
Start/stop
IRQ Timer
IRQ_Zero
0
8/16 bit timer
status
int._clk
Ext._clk
PWM
Timer
configuration
Auto Reload
Timer load
value
Copyright © 2005, EM Microelectronic-Marin SA
8
Clock source
Start source
PWM generation
Interrupt source
51
www.emmicroelectronic.com
R
EM6812
13.2 Functionality
13.2.1 Auto-Reload mode
“Auto-Reload” mode means that after having down-counted from the start value in RegTimXLoad to zero, the timer restart
down-counting automatically from the start value. If the start value changes during the down counting, the timer waits until
the end of the loop before loading the new start value. For Auto-Reload mode, the bit ARX in RegTimersCfg must be set.
The period in Auto-Reload mode is equal to the RegTimXLoad + 1 value.
Startup synchronization is based on the first negative edge of the selected clock source after the start condition was fulfilled.
After the startup phase, the RegTimXLoad value is transferred into the timer and down counting starts on the next active
clock edge. After every zero detection the timer value is loaded again, and if RegTimXLoad was altered, the new value will
be loaded.
The timer stops at the first active clock edge following the removed start condition. Also, when the AR bit is cleared during
down counting, the timer will stop when reaching zero (= Zero-Stop mode). At every zero crossing an interrupt IRQTimX will
be generated.
Figure 28. Timing diagram in Auto-Reload mode (SWStart)
CPU writes
Stop
CPU writes
Start
SWStart
Internal(Start)
synchronized
Timer Start
Internal(Stop)
ClkIn
02
01
00
03
02
01
00
03
02
Count
down
03
AutoReload
XX
IRQ
generation
03
AutoReload
XX
IRQ
generation
TimXLoad
Gated
clock
Start=0
=> Stop=1
Count
down
Count
down
Load &
Stop=0
Gated
clock
IrqTimer
Stopping the timer during down-count
Will freeze the timer on the current value (positive timer input clock synchronization)
Restart of the stopped timer during down-count
is synchronized based on the negative edge of the selected timer input clock source. As such it acts like an initial timer start
and will start by loading the TimXLoad value and start the down-count.
Special cases apply if the timer is stopped for short periods below 1½ timer-input clocks. In such cases the count value may
be enlarged by one unit (stop seen, but restart just afterwards) or the TimXLoad may not take place (stop not seen)
For proper restart, the internal, synchronized Start signal must go low for at least 1 full clock period.
Note:
Above mentioned timer restart delay times can be drastically reduced when after going into the stop condition the timer
frequency is temporarily set to the highest available frequency (i.e. setting Pr2CkSource, NOP, going back to original clock).
Copyright © 2005, EM Microelectronic-Marin SA
52
www.emmicroelectronic.com
R
EM6812
13.2.2 Zero-Stop mode
In “Zero-Stop” mode, the timer stops counting after reaching zero. It generates an interrupt IRQTimX and resets the Start
bit.
Startup synchronization is based on the first negative edge of the selected clock source after the start condition was fulfilled.
After the startup phase, the RegTimXLoad value is transferred into the timer and down counting starts on the next active
clock edge. Counting is based on the positive edge of the selected timer input clock source.
Figure 29. Timing diagram in Zero-Stop mode (SWStart)
SwStart reset
by Stop
CPU write
Re-Start
(earliest possible)
SwStart
Internal(Start)
synchronized
Timer Start
Internal(Stop)
ClkIn
Internal(ClkTim)
TimXLoad
TimXStatus
XX
07
XX
07
06
05
04
03
02
01
00
07
06
Load & Stop=0
Start synchro
Count down
IRQ generation
Load & Stop=0
Gated clock
IrqTimerX
Restart of the stopped timer after 0 detect
is synchronized based on the negative edge of the selected timer input clock source. The timer stop condition must be valid
for 2 full timer clock periods before being able to restart. This means that the timer can be restarted ½ clock period after the
SWStartX bit was automatically cleared or 1½ clock timer clock cycles after the interrupt 0 detect.
Not respecting of this restart delay may prevent timer reload, its value will remain at 00 and no new IRQ will be generated
independent of the fact that its start condition may be true.
Stopping the timer during down-count
Will freeze the timer on the current value (positive timer input clock synchronization)
Restart of the stopped timer during down-count
is synchronized based on the negative edge of the selected timer input clock source. As such it acts like an initial timer start
and will start by loading the TimXLoad value and start the down-count.
Special cases apply if the timer is stopped for short periods below 1½ timer-input clocks. In such cases the count value may
be enlarged by one unit (stop seen, but restart just afterwards) or the TimXLoad may not take place (stop not seen)
For proper restart, the internal, synchronized Start signal must go low for at least 1 full clock period.
Note:
Above mentioned timer restart delay times can be drastically reduced when after going into the stop condition the timer
frequency is temporarily set to the highest available frequency (i.e. setting Pr2CkSource, NOP, going back to original clock).
Copyright © 2005, EM Microelectronic-Marin SA
53
www.emmicroelectronic.com
R
EM6812
13.2.3 Start control system
There are two principal ways to start the counter:
•
Internal start:
− Software writing the SWStart bit.
•
External signals on port A input:
− State condition: External start on input state (down-counting while condition true)
− Pulse condition: External start on input pulse, stop on next pulse.
•
The selection of the start source and the corresponding port A input is done in register RegTimXCfg bits StartXSel[2:0].
•
CPU controlled software Start or State / Pulse Start condition in case of external start is defined in registers
RegTimersStart.
•
The SwStartX bits can be used as busy flags in case of software start. If the timer is started by port A input conditions,
the SwStartX bits will remain ‘0’, busy information can be derived from reading the timers status value or by detecting
the start / stop conditions.
Each timer has 8 different start sources. Software start is selected by default, activated by writing bit SWStartX in register
RegTimersStart. The selection of other start sources is done with StartXSel[2:0] in RegTimXCfg.
Table 48. Start selection
StartXSel[2:0]
000
001
010
011
100
101
110
111
Timer1
Selection with
Start1Sel[2:0]
Soft
start
SwStart1
Ext. start PA1
Ext. start PA2
Ext. start PA3
Ext. start PA4
Ext. start PA5
Ext. start PA6
Ext. start PA7
Timer2
Selection
with
Start2Sel[2:0]
Software
with
SwStart2
Ext. start PA0
Ext. start PA2
Ext. start PA3
Ext. start PA4
Ext. start PA5
Ext. start PA6
Ext. start PA7
Timer3
Selection
Start3Sel[2:0]
Software
SwStart3
Ext. start PA0
Ext. start PA1
Ext. start PA3
Ext. start PA4
Ext. start PA5
Ext. start PA6
Ext. start PA7
with
with
Timer4
Selection
Start4Sel[2:0]
Software
SwStart4
Ext. start PA0
Ext. start PA1
Ext. start PA2
Ext. start PA4
Ext. start PA5
Ext. start PA6
Ext. start PA7
with
with
Start selection must not be changed while the timer is running.
13.2.3.1 Software Start Condition
In Software start, the CPU writes the start condition SWStartX=’1’. The software start gets synchronized on the next falling
edge of the selected counter clock. The positive edge synchronization signal then enables the counter function.
The counter is stopped by either writing the SWStartX=’0’ or on Zero-Stop mode when the counter value reaches 0. Please
refer to Figure 28. Timing diagram in Auto-Reload mode (SWStart) and Figure 29. Timing diagram in Zero-Stop mode
(SWStart) for more details
Copyright © 2005, EM Microelectronic-Marin SA
54
www.emmicroelectronic.com
R
EM6812
13.2.3.2 External Signal State Condition
The Counter is active as long as the specified input pin reads ‘1’. In Zero-Stop mode it will stop as soon as the counter
reaches 0.
The external state condition is first synchronized with the negative edge counter clock. The positive edge of this
synchronized signal will enable the timer start. The basic restart conditions as described in 13.2.1 and 13.2.2 apply.
Figure 30. External start: State condition, Auto-Reload mode.
Ext. Start (State)
Internal(Start)
synchronized
Timer Start
ClkIn
TimXLoad
XX
TimXStatus
03
XX
03
02
01
00
03
02
01
00
03
02
Figure 31. External start: State condition, Zero-Stop mode.
Ext. Start (State)
Internal(Start)
synchronized
Timer Start
ClkIn
TimXLoad
TimXStatus
03
XX
XX
03
02
01
Copyright © 2005, EM Microelectronic-Marin SA
00
55
www.emmicroelectronic.com
R
EM6812
13.2.3.3 External Signal Pulse Condition
The Counter function gets activated by the first positive edge of the selected input signal, the following positive edge will
stop the counter. In Zero-Stop mode it will stop as soon as the counter reaches 0.
The internal Pulse Start recognition signal is first synchronized with the negative edge counter clock. The positive edge of
this synchronized signal will enable the timer start. The basic restart conditions as described in 13.2.1and 13.2.2 apply.
The pulse start recognition signal is set by the first positive edge of the external start condition and reset by either the
following positive edge of the input or it will also be reset when the counter value reaches 0.
Figure 32. External start: Pulse condition, Auto-reload mode.
Ext. Start (Pulse)
Pulse Start
recognition
Internal(Start)
synchronized
Timer Start
ClkIn
TimXLoad
XX
TimXStatus
03
XX
03
02
01
00
03
02
01
00
03
02
Figure 33. External start: Pulse condition, Zero-Stop mode.
Ext. Start (Pulse)
Pulse Start
recognition
Internal(Start)
synchronized
Timer Start
ClkIn
TimXLoad
TimXStatus
03
XX
XX
03
02
Copyright © 2005, EM Microelectronic-Marin SA
01
00
03
56
02
01
www.emmicroelectronic.com
R
EM6812
13.2.4 Stopping the timer
The timer stops always at the next clock following a valid stop condition. These are:
•
Reaching hex 00 in Zero-Stop mode.
•
In software start control if SWStart is cleared.
•
In external start control, on input state if the selected input value becomes 0.
•
In external start control, on input pulse, the timer stops at the 2nd pulse.
Refer also to previous timing diagrams and hints for restart.
13.2.5 Clock selection
There are 8 different clock sources for each timer. Some of them come from external sources. The others are from the
prescaler1 or prescaler2. The selection is done with ClkXSel[2:0] in RegTimXCfg.
Table 49. Input clock selection
Timer1
ClkXSel[2:0]
Selection with
value
Clk1Sel[2:0]
000
PA0
001
PA4
010
Pr2CkSource
011
Pr2Ck[8]
100
Pr2Ck[6]
101
Pr1CkSource
110
Pr1Ck[13]
111
Pr1Ck[11]
Timer2
Selection with
Clk2Sel[2:0]
PA1
PA5
Pr2CkSource
Pr1CkSource
Pr1Ck[14]
Pr1Ck[12]
Pr1Ck[10]
Pr1Ck[8]
Timer3
Selection
Clk3Sel[2:0]
PA2
PA6
Pr2CkSource
Pr2Ck[8]
Pr2Ck[4]
Pr1CkSource
Pr1Ck[13]
Pr1Ck[9]
with
Timer4
Selection
with
Clk4Sel[2:0]
PA3
PA7
Pr2ClkSource
Pr1ClkSource
Pr1Ck[13]
Pr1Ck[11]
Pr1Ck[9]
Pr1Ck[7]
Clock selection should only be changed while the timer is stopped to avoid timer clock glitches, which may influence the
actual counter value.
13.2.6 PWM and Frequency generation
With the pulse width modulation function, is possible to generate signals of a defined frequency and duty cycle. These
signals can be output on the port B as frequencies or PWM. The function of the PWM is based on the comparison of the
actual timer value and a compare value. PWM = ‘0’ when the timer starts counting until it reaches the comparison value,
then PWM=’1’ until the end of the loop when the timer reaches the value 0. See figure below for more details.
The PWM function is enabled with bit EnPWMX in RegTimXCfg. This bit enables the comparator and also routes the PWM
signal to the port B. Compare match interrupt can be generated in PWM mode. The bit TimEqX allows to select between
timer compare match IRQ or timer zero detect IRQ (default value). Also refer to chapter 13.2.8 Interrupts.
Figure 34. PWM or Frequency generation in Auto-Reload mode.
SwStartX
ClkIn
XX
03
07
06
05
04
03
02
01
00
07
06
05
04
03
02
01
Copyright © 2005, EM Microelectronic-Marin SA
57
Comparison
PWM =1
X
Start
synchro
PWMX
XX
Count
down
TimXStatus
07
Comparison
PWM =1
TimXComp
XX
Count
down
TimXLoad
www.emmicroelectronic.com
R
EM6812
In Zero-Stop mode the PWM becomes '0' and stops after zero detection. See below.
Figure 35. PWM or Frequency generations in Zero-Stop mode.
SwStartX
ClkIn
XX
03
07
06
05
04
03
02
01
00
Zero detected,
PWM=0 & Stop
X
Start
synchro
PWMX
XX
Comparison
PWM =1 &
count down
TimXStatus
07
Count
down
TimXComp
XX
Load &
PWM=0
TimXLoad
13.2.6.1 Frequency and Duty cycle Calculation
FPWM =
DutyCyle =
FClkTim
(TimXLoad + 1)
TimXComp
⋅ 100
TimXLoad + 1
13.2.6.2 Frequency generation
Frequency generation is an extension of the PWM function. The only difference is that in Frequency generation the duty
cycle and the signal period both change. The period adjustment is made with the autoreload load value. Whenever the load
value is changed, it will be applied on the next following loop after the zero crossing.
13.2.7 16-bits configuration
Timer1 and timer2 can form together a 16-bit timer12. So can timer3 and timer4 which form timer34. In this configuration,
timer1 (or timer3) becomes the master configuration for start source, clock source, the PWM mode, Auto-Reload or ZeroStop mode and IRQ selection.
The LSB comes from the timer1 and timer3 and the MSB from timer2 and timer4.
The functionality remains identical to the standalone 8-bit timers but the load, compare and status values are split in two
registers: RegTimXStatus, RegTimXLoad and RegTimXComp.
To merge timer1 and timer2 the bit EnTim12 in RegTimersCfg must be set at ‘1’.
To merge timer3 and timer4 the bit EnTim34 in RegTimersCfg must be set at ‘1’.
With timers merged the specific selection bits for timer2 or 4 have no function anymore and the interrupt source from the
slave timers (2 or 4) will be inactive.
Copyright © 2005, EM Microelectronic-Marin SA
58
www.emmicroelectronic.com
R
EM6812
13.2.8 Interrupts
Each timer has 2 selectable interrupt sources:
•
IrqTimer1 (zero detect or compare match)
•
IrqTimer2 (zero detect or compare match)
•
IrqTimer3 (zero detect or compare match)
•
IrqTimer4 (zero detect or compare match)
Table 50. Timer interrupts selection
EnPWMX
TimEqX
0
0
0
1
1
0
1
1
Interrupt
Irq timer on ‘Zero detect’
No timer Irq generated
Irq timer on ‘Zero detect’
Irq timer on ‘Compare match’
All these interrupt are in priority level 2 mapped in register RegInt20[3:0]. The source is individually selectable and each
interrupt may be masked in register RegMsk20[3:0]. The TimEq selection is only valid when the corresponding EnPWMX
bit is set.
In PWM mode the interruption can be generated when the timer reaches the value 0 or when it reaches the comparison
value with TimEqX in RegTimXCfg. If needing both interrupts, the user may change the IRQ source after each event.
Another solution consists of routing a PWM from port B output onto a port A input and configure this input as IRQ input
(slave timer interrupt).
If configured as 16-bit timer, only the master timer (1 or 3) will generate interrupts.
Figure 36. Interrupts generation in PWM mode.
SwStart
ClkIn
TimXLoad
TimXComp
TimXStatus
PWM
XX
03
XX
XX
02
03
02
01
00
03
02
01
00
03
02
01
00
03
02
01
X
TimEq
Table 51. Timer interrupts mapping
Interrupt source
IrqTimer1
IrqTimer2
IrqTimer3
IrqTimer4
Priority
2
2
2
2
Copyright © 2005, EM Microelectronic-Marin SA
Irq after PWM
Comparison
Irq after
zero detect
Irq after PWM
Comparison
IrqTim
IntCtrl connection
Int2[0]
Int2[1]
Int2[2]
Int2[3]
59
www.emmicroelectronic.com
R
EM6812
13.3 Recommended programming order
st
1 :
2nd:
rd:
3
4th:
Select the general timer configuration in RegTimersCfg.
Select the specific timer configuration RegTimXCfg.
Write the necessary load and compare values RegTimXLoad, RegTimXComp.
Start the timer (software start) or enable the start condition in case of external start, RegTimerStart.
Note: Do not change the configuration while running. Clock glitches may occur and influence the result.
13.4
Registers overview:
13.4.1 General configuration registers
Table 52. General Timer configuration
RegTimersCfg
0x4E
Bit
Name
Res
7
EnTim12
0
6
EnTim34
0
5
AR1
0
4
AR2
0
3
AR3
0
2
AR4
0
1
-0
--
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
---
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Timer1 and timer2 merge in 16bits timer if = ‘1’
Timer3 and timer4 merge in 16bits timer if = ‘1’
Set the timer1 in Auto-Reload mode if = ‘1’
Set the timer2 in Auto-Reload mode if = ‘1’
Set the timer3 in Auto-Reload mode if = ‘1’
Set the timer4 in Auto-Reload mode if = ‘1’
RegTimersStart
Bit
Name
7
SWStart1
6
Tim1Pulse
5
SWStart2
4
Tim2Pulse
3
SWStart3
2
Tim3Pulse
1
SWStart4
0
Tim4Pulse
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Timer1 software start-bit
Timer1 start on state if = ‘0’, on pulse if = ‘1’)
Timer2 software start-bit
Timer2 start on state if = ‘0’, on pulse if = ‘1’)
Timer3 software start-bit
Timer3 start on state if = ‘0’, on pulse if = ‘1’)
Timer4 software start-bit
Timer4 start on state if = ‘0’, on pulse if = ‘1’)
0x4F
Res
0
0
0
0
0
0
0
0
Copyright © 2005, EM Microelectronic-Marin SA
60
www.emmicroelectronic.com
R
EM6812
13.4.2 Timer1 configuration
Table 53. Timer1 configuration
RegTim1Cfg
0x50
Bit
Name
Res
7
EnPWM1
0
6
Tim1Eq
0
5
Start1Sel[2]
0
4
Start1Sel[1]
0
3
Start1Sel[0]
0
2
Clk1Sel[2]
0
1
Clk1Sel[1]
0
0
Clk1Sel[0]
0
Start1Sel[2:0]
000
001
010
011
100
101
110
111
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Start source
Software start with bit SWStart1
External start on PA1
External start on PA2
External start on PA3
External start on PA4
External start on PA5
External start on PA6
External start on PA7
RegTim1Status
Bit
Name
7-0
Tim1Status
0x51
Res
00
RegTim1Load
Bit
Name
7-0
Tim1Load
0x52
RegTim1Comp
Bit
Name
7-0
Tim1Comp
Description
Enable PWM on timer1 if = ‘1’
IrqTimer1 on comparison in PWM mode if = ‘1’
Start source selection for timer1
Clock source selection for timer1
Clk1Sel[2:0]
000
001
010
011
100
101
110
111
Clock input
PA0
PA4
Pr2CkSource
Pr2Ck[8]
Pr2Ck[6]
Pr1CkSource
Pr1Ck[13]
Pr1Ck[11]
Reset by
ResSys
R/W
R
Description
Timer1 status
00
Reset by
ResSys
R/W
R/W
Description
Start value of the timer1
0x53
Res
00
Reset by
ResSys
R/W
R/W
Description
Comparison value of the timer1 in PWM mode
Res
Copyright © 2005, EM Microelectronic-Marin SA
61
www.emmicroelectronic.com
R
EM6812
13.4.3 Timer2 configuration
Table 54. Timer2 configuration
RegTim2Cfg
0x54
Bit
Name
Res
7
EnPWM2
0
6
Tim2Eq
0
5
Start2Sel[2]
0
4
Start2Sel[1]
0
3
Start2Sel[0]
0
2
Clk2Sel[2]
0
1
Clk2Sel[1]
0
0
Clk2Sel[0]
0
Start2Sel[2:0]
000
001
010
011
100
101
110
111
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Start source
Software start with bit SWStart2
External start on PA0
External start on PA2
External start on PA3
External start on PA4
External start on PA5
External start on PA6
External start on PA7
Description
Enable PWM on timer2 if = ‘1’
IrqTimer2 on comparison in PWM mode if = ‘1’
Start source selection for timer2
Clock source selection for timer2
Clk2Sel[2:0]
000
001
010
011
100
101
110
111
Clock input
PA1
PA5
Pr2CkSource
Pr1CkSource
Pr1Ck[14]
Pr1Ck[12]
Pr1Ck[10]
Pr1Ck[8]
RegTim2Status
Bit
Name
7-0
Tim2Status
0x55
Res
00
Reset by
ResSys
R/W
R
Description
Timer2 status
RegTim2Load
Bit
Name
7-0
Tim2Load
0x56
Res
00
Reset by
ResSys
R/W
R/W
Description
Start value of the timer2
RegTim2Comp
Bit
Name
7-0
Tim2Comp
0x57
Res
00
Reset by
ResSys
R/W
R/W
Description
Comparison value of the timer2 in PWM mode
Copyright © 2005, EM Microelectronic-Marin SA
62
www.emmicroelectronic.com
R
EM6812
13.4.4 Timer3 configuration
Table 55. Timer3 configuration
RegTim3Cfg
0x58
Bit
Name
Res
7
EnPWM3
0
6
Tim3Eq
0
5
Start3Sel[2]
0
4
Start3Sel[1]
0
3
Start3Sel[0]
0
2
Clk3Sel[2]
0
1
Clk3Sel[1]
0
0
Clk3Sel[0]
0
Start3Sel[2:0]
000
001
010
011
100
101
110
111
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Start source
Software start with bit SWStart3
External start on PA0
External start on PA1
External start on PA3
External start on PA4
External start on PA5
External start on PA6
External start on PA7
Description
Enable PWM on timer3 if = ‘1’
IrqTimer3 on comparison in PWM mode if = ‘1’
Start source selection for timer3
Clock source selection for timer3
Clk3Sel[2:0]
000
001
010
011
100
101
110
111
Clock input
PA2
PA6
Pr2CkSource
Pr2Ck[8]
Pr2Ck[4]
Pr1CkSource
Pr1Ck[13]
Pr1Ck[9]
RegTim3Status
Bit
Name
7-0
Tim3Status
0x59
Res
00
Reset by
ResSys
R/W
R
Description
Timer3 status
RegTim3Load
Bit
Name
7-0
Tim3Load
0x5A
Res
00
Reset by
ResSys
R/W
R/W
Description
Start value of the timer3
RegTim3Comp
Bit
Name
7-0
Tim3Comp
0x5B
Res
00
Reset by
ResSys
R/W
R/W
Description
Comparison value of the timers in PWM mode
Copyright © 2005, EM Microelectronic-Marin SA
63
www.emmicroelectronic.com
R
EM6812
13.4.5 Timer4 configuration
Table 56. Timer4 configuration
RegTim4Cfg
0x5C
Bit
Name
Res
7
EnPWM4
0
6
Tim4Eq
0
5
Start4Sel[2]
0
4
Start4Sel[1]
0
3
Start4Sel[0]
0
2
Clk4Sel[2]
0
1
Clk4Sel[1]
0
0
Clk4Sel[0]
0
Start4Sel[2:0]
000
001
010
011
100
101
110
111
Reset by
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
ResSys
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Start source
Software start with bit SWStart4
External start on PA0
External start on PA1
External start on PA2
External start on PA4
External start on PA5
External start on PA6
External start on PA7
Description
Enable PWM on timer4 if = ‘1’
IrqTimer4 on comparison in PWM mode if = ‘1’
Start source selection for timer4
Clock source selection for timer4
Clk4Sel[2:0]
000
001
010
011
100
101
110
111
Clock input
PA3
PA7
Pr2ClkSource
Pr1ClkSource
Pr1Ck[13]
Pr1Ck[11]
Pr1Ck[9]
Pr1Ck[7]
RegTim4Status
Bit
Name
7-0
Tim4Status
0x5D
Res
00
Reset by
ResSys
R/W
R
Description
Timer4 status
RegTim4Load
Bit
Name
7-0
Tim4Load
0x5E
Res
00
Reset by
ResSys
R/W
R/W
Description
Start value of the timer4
RegTim4Comp
Bit
Name
7-0
Tim4Comp
0x5F
Res
00
Reset by
ResSys
R/W
R/W
Description
Comparison value of the timer4 in PWM mode
Copyright © 2005, EM Microelectronic-Marin SA
64
www.emmicroelectronic.com
R
EM6812
14 Interruptions
14.1 Basic features
The EM6812 handles 20 independent Interrupt sources grouped into 3 priority levels.
•
Highest Priority
: Level 0 : Prescaler clocks, PM_miss_skip
•
Medium Priority
: Level 1 : Port A input changes
•
Lowest Priority
: Level 2 : Timer compare and full, SPI , Dual port RAM
As such the EM6812 contains
•
9 external Interrupts (Port A, SPI)
•
11 internal Interrupts (Prescaler, Timer, SPI, Dual port RAM, PM_miss_skip)
Interrupt from SPI and Timer may be initialized by either external or internal actions (i.e. timer running on external clock)
Interrupts force a CALL to a fixed interrupts vector, save the program counter (PC) onto the hardware stack and reset the
general interrupt bit (GIE). If the CPU was in HALT mode prior to Interrupt then it will come back in active mode. Each
priority level has its own interrupt vector.
•
Level 1 Æ Address 1
•
Level 2 Æ Address 2
•
Level 0 Æ Address 3
The GIE bit is restored when returning from interrupt with the RETI instruction. The RET instruction does not reinstall the
GIE. Nested interrupts are possible by re-enabling the GIE bit within the interrupt routine. Special care needs to be taken
when manipulating the GIE bit. See note on
Table 59. Interrupt acquisition registers.
Functions such as interrupt masking, enabling and clearing are available on different levels in the interrupt structure. At
power up or after any reset all interrupt inputs are masked and the GIE is cleared.
The Interrupt handling is split into 2 parts.
•
One part deals with the acquisition, masking and clearing of the interrupts outside of the CPU.
Æ Interrupt acquisition, IRQ Controller
•
The 2nd part covers all aspects of priority and interrupts enabling inside the CoolRISC core.
Æ CPU interrupts handling
Figure 37, Interrupt top level diagram
CPUInt0
IRQ sources
level 0
CPUInt2
IN0
IRQ handling
IN2
Interrupt
controller
IRQ acquisition
IRQ sources
level 2
R/W control
IN1
DB[7:0]
IRQ sources
level 1
CPU
CR816L
CPUInt1
Reset
RegInt00[7:0]
RegInt10[7:0]
RegInt20[7:0]
Copyright © 2005, EM Microelectronic-Marin SA
65
www.emmicroelectronic.com
R
EM6812
14.2 Interrupt acquisition
A positive edge on any of the unmasked interrupt source signals will set the corresponding interrupt register bit and activate
the mapped CPU interrupt input. (I.e. Timer3 interrupt will set bit Int2[2] in register RegInt20 and activate the CPUInt2
interrupt input if mask bit Msk2[2] is ‘1’). The 3 priority branches for interrupt acquisition are totally independent of each
other, masking and selective clear of interrupts on one interrupt vector input does not modify the others. Please refer also to
Figure 38, Interrupt acquisition architecture.
Table 57. Interrupts signal sources and destination
Priority
Interrupt source Interrupt
mapping
signal from the request
periphery
register bits
Interrupt mask
register bits
Mapped on CPU Interrupt input
(OR-function)
CPUInt0
Interrupt source from register RegInt00
Interrupt masking in register RegMsk00
0
Pr1Ck[7]
Int0[3]
Msk0[3]
(high)
Pr1Ck[5]
Int0[2]
Msk0[2]
Pr1Ck[0]
Int0[1]
Msk0[1]
PM_miss_skip
Int0[0]
Msk0[0]
IrqPA[7:0]
Int1[7:0]
Msk1[7:0]
CPUInt1
Interrupt source from register RegInt10
Interrupt masking in register RegMsk10
2
IrqDR[1:0]
Int2[7:6]
Msk2[7:6]
CPUInt2
(low)
IrqSPI[1:0]
Int2[5:4]
Msk2[5:4]
IrqTimer4
Int2[3]
Msk2[3]
Interrupt source from register RegInt20
Interrupt masking in register RegMsk20
IrqTimer3
Int2[2]
Msk2[2]
IrqTimer2
Int2[1]
Msk2[1]
IrqTimer1
Int2[0]
Msk2[0]
1
(medium)
Figure 38, Interrupt acquisition architecture
Pr1Ck[7]
Pr1Ck[5]
Pr1Ck[0]
PM_miss_skip
3
2
1
Msk0[3:0]
4
D
SET
Q
Int0[3:0]
4
4
0
CLR
CPUInt0
Q
4
PAIrq[7]
PAIrq[6]
PAIrq[5]
PAIrq[4]
PAIrq[3]
PAIrq[2]
PAIrq[1]
PAIrq[0]
IrqDR[1]
IrqDR[0]
IrqSPI[1]
IrqSPI[0]
Irq Timer4
Irq Timer3
Irq Timer2
Irq Timer1
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
End of Int 0 read
Write ‘0’ to Int0[n]
ResSys
Msk1[7:0]
8
D
SET
Q
Int1[7:0]
8
8
CLR
CPUInt1
Q
8
End of Int 1 read
Write ‘0’ to Int1[n]
ResSys
Msk2[7:0]
8
D
SET
Q
Int2[7:0]
8
8
CLR
CPUInt2
Q
8
End of Int 2 read
Write ‘0’ to Int2[n]
ResSys
Copyright © 2005, EM Microelectronic-Marin SA
66
www.emmicroelectronic.com
R
EM6812
14.2.1 Interrupt acquisition masking.
At start up or after any reset all interrupt sources are masked (mask bits are ‘0’). To activate a specific interrupt source input
the corresponding mask bit must be set ‘1’. Masking does not clear an existing interrupt but will prevent future interrupts on
the same input. Refer to Figure 38, Interrupt acquisition architecture.
14.2.2 Interrupt acquisition Clearing
A pending interrupt can be cleared in 3 ways
1. Reading the interrupt flag registers RegInt00, RegInt10 and RegInt20 will automatically clear all stored interrupts which
were set prior to the read in the corresponding register. This read is normally done inside the interrupt subroutine to
determine the source of the interrupt.
2. Each interrupt register bit can be individually cleared (set ‘0’) by writing ‘0’ to the corresponding RegInt00, RegInt10
and RegInt20 register bit. Write of ‘1’ has no effect.
3. At power up or after any reset all interrupt registers are reset.
14.2.3 Register map, Interrupt acquisition
Table 58. Interrupt acquisition register overview
Functions
Register name
RegInt00
Interrupt source inputs
RegInt10
RegInt20
RegMsk00
Interrupt masking
RegMsk10
RegMsk20
Basic function
Storage of incoming interrupts, priority 0 (highest)
Storage of incoming interrupts, priority 1
Storage of incoming interrupts, priority 2 (lowest)
Masking of incoming interrupts on priority 0 level
Masking of incoming interrupts on priority 1 level
Masking of incoming interrupts on priority 2 level
Table 59. Interrupt acquisition registers
RegInt00
0x19
Bit
Name
Res
Reset by
R/W
Description
7-0
Int0[7:0]
00
ResSys
R*/W*
Interrupt source flag register, priority 0
R*W*: auto-reset after read, only write of value ‘0’ is performed write of ‘1’ has no action
RegInt10
0x18
Bit
Name
Res
Reset by
R/W
Description
7-0
Int1[7:0]
00
ResSys
R*/W*
Interrupt source flag register, priority 1
R*W*: auto-reset after read, only write of value ‘0’ is performed write of ‘1’ has no action
RegInt20
0x17
Bit
Name
Res
Reset by
R/W
Description
7-0
Int2[7:0]
00
ResSys
R*/W*
Interrupt source flag register, priority 2
R*W*: auto-reset after read, only write of value ‘0’ is performed write of ‘1’ has no action
RegMsk00
Bit
Name
7-0
Msk0[7:0]
0x1C
Res
00
Reset by
ResSys
R/W
R/W
Description
Interrupt mask register, priority 0
RegMsk10
Bit
Name
7-0
Msk1[7:0]
0x1B
Res
00
Reset by
ResSys
R/W
R/W
Description
Interrupt mask register, priority 1
RegMsk20
Bit
Name
7-0
Msk2[7:0]
0x1A
Res
00
Reset by
ResSys
R/W
R/W
Description
Interrupt mask register, priority 2
Copyright © 2005, EM Microelectronic-Marin SA
67
www.emmicroelectronic.com
R
EM6812
14.3 CPU Interrupt and Event handling
The CPU has three interrupt inputs of different priority. These inputs are directly connected to the peripheral interrupt
acquisition block. Each of these inputs has its own interrupt vector. Individual interrupt enabling mechanism is provided for
the 2 low priority inputs (IE1, IE2). The GIE acts as a master enable, if GIE is cleared no interrupt can reach the CPU, but
may still be stored in the interrupt acquisition block. If the hardware stack of the EM6812 is full, all interrupt inputs are
blocked. The number of implemented hardware stack levels is 4. Figure 39, CPU Interrupt architecture and Status register
shows the architectural details concerning the interrupt and event latching and its enabling mechanism.
Figure 39, CPU Interrupt architecture and Status register block
5
5
EV1
EV0
IN0
Status_e
interrupt and envent latch
Status_in[4:0]
1
5
0
ck1
IN1
IE2
IN2
ck3
5
CPUInt0
CPUInt1
CPUInt2
CPUEvent0
IE1
GIE
(=DebWakeUp)
(CPUEvent1=VSS)
HW stack not full
CPU Status register
MSB
IE2
IE1
GIE
IN2
IN1
IRQ
status
Mask
IN0
LSB
EV1
EV2
Event
status
An interrupt from the peripheral acquisition block i.e. CPUInt2 is synchronized in the CPU interrupt latch and fed to the CPU
interrupt handler signal IN2 if enable bits IE2 and GIE are set and the hardware stack is not full.
Same thing applies to CPUInt1. CPUint0 is maskable only with GIE. As soon as the interrupt is latched, the GIE bit will be
automatically cleared to avoid interleaved interrupts. Reading the interrupt acquisition register will clear the pending
interrupt and at the end of the interrupt routine the RETI instruction will reinstall the GIE bit.
The CPU will loop in the interrupt routine as long as there is a CPU interrupt input active and the corresponding IE1,IE2 and
GIE are set. Refer to 14.2.2 for Interrupt acquisition Clearing.
An interrupt or Event will also clear the CPU Halt mode. The HALT mode disabling remains active as long as one of the
EV0, EV1, IN0, IN1, IN2 signals are set.
Before leaving the interrupt service routine one needs to clear the active IRQ aquisition bit (inside RegIntxx) and the
corresponding status bit (IN0, IN1, IN2) in the CoolRISC status register. Failure to do so will re-invoke the interrupt service
routine just after the preceeding RETI innstruction.
Software Interrupts and Events
The above shown CPU Interrupt handling implementation is an extension to the base structure and as such allows software
interrupts and software events to be written directly in the interrupt and event latches (write ‘1’ to CPU status register bit 0 to
4, signals status_e and status_in). Software written interrupts and events remain stored in the interrupt latch until they get
cleared again (write ‘0’ to status register bit 0 to bit 4).
The CPUEvent1 input is not used on the EM6812 and therefore reads always ‘0’ unless set by software.
The CPUEvent0 is connected to the Port A wake-up function (signal DebWakeUp), this event shows on EV0.
14.3.1 Interrupt priority
Interrupt priority is used only to select which interrupt will be processed when multiple interrupt requests occur
simultaneously. In such case the higher priority interrupt is handled first. At the end of the interrupt routine RETI the
processor will immediately go back into the interrupt routine to handle the next interrupt of highest priority.
If a high priority interrupt occurs while the CPU is treating a low priority interrupt, the pending interrupt must wait until the
GIE is enabled, usually by the RETI instruction.
Copyright © 2005, EM Microelectronic-Marin SA
68
www.emmicroelectronic.com
R
EM6812
14.3.2 CPU Status register
The status register, used to control the interrupts and events, is an internal register to the CoolRISC CPU. It therefore does
not figure in the peripheral memory mapping. All CPU enable bits for the interrupts and the current status of the events and
the interrupts are part of this register.
Table 60. CPU status register description
Bit
Name
Reset
Reset by
R/W
Description
7
IE2
0
ResCPU
R/W
Level 2 Interrupt enable
6
IE1
0
ResCPU
R/W
‘1’ = enabled, ‘0’ = disabled
Level 1 Interrupt enable
‘1’ = enabled, ‘0’ = disabled
5
GIE
0
ResCPU
R/W*
General interrupt enable
‘1’ = enabled, ‘0’ = disabled
4
IN2
0
ResCPU
R/W
Interrupt request level 2 flag, shows CPUInt2
‘1’ = IRQ pending, ‘0’ = no IRQ
The IRQ may only take place if IN2, IE2, and GIE are set
3
IN1
0
ResCPU
R/W
Interrupt request level 1 flag, shows CPUInt1
‘1’ = IRQ pending, ‘0’ = no IRQ
The IRQ may only take place if IN1, IE1, and GIE are set
2
IN0
0
ResCPU
R/W
Interrupt request level 0 flag, shows CPUInt1
‘1’ = IRQ pending, ‘0’ = no IRQ
The IRQ may only take place if IN0 and GIE are set
1
EV1
0
ResCPU
R/W
Event request 1, input connected to VSS
0
EV0
0
ResCPU
R/W
Event request 0, input connected to DebWakeUp
*Clear General Interrupt Enable bit GIE. Special care must be taken clearing the GIE bit. If an interrupt arrives during the
clear operation the software may still branch into the interrupt routine and will set the GIE bit by the interrupt routine ending
RETI instruction. This behavior may prevent from creating 'interrupt protected' areas within your code. A suitable
workaround is to check if the GIE clearing took effect (Instruction) TSTB before executing the protected section.
14.3.3 CPU Status register pipeline exception
Another consequence of the above interrupt implementation is that several instruction sequences work in a different way
than expected. These instructions are mostly related to interrupt and event signals. For ‘normal’ instructions the pipeline is
completely transparent.
If an interrupt is set by software (i.e. write into the status register with a MOVE stat) the pipeline causes the next instruction
to be executed before the processor jumps to the interrupt subroutine. This allows one to supply a parameter to a ‘trap’ as
in Code shown below.
SETB
MOVE
stat,
a
#4
#parameter
; trap
;
If an event bit is set by software (i.e. write into the CPU status register with a MOVE stat) and if a JEV (jump on event)
instruction immediately follows the move, the jump on event will act as if the move has not been executed, since the write
into the CPU status register will occur only once the JEV has been executed. The move takes 3 cycles to be executed and
the JEV only one.
Copyright © 2005, EM Microelectronic-Marin SA
69
www.emmicroelectronic.com
R
EM6812
14.3.4 Processor vector table
Address 1,2 and 3 of the program memory are reserved for interrupt subroutine calls. Generally the first four addresses of
the program memory are reserved for the processor vector table. The address 0 of the program memory contains the jump
to the start-up routine
Table 61. Processor vector table
Address
Accessed by
0
ResCPU
1
IN1
2
IN2
3
IN3
Description
Any reset, start-up address
Interrupt level 1
Interrupt level 2
Interrupt level 0
Priority
Maximal, above interrupts
medium
low
high
14.3.5 Context Saving
Since an interrupt may occur any time during normal program execution, there is no way to know which processor registers
are used by the user program. For this reason, all resources modified in the interrupt service routine have to be saved upon
entering and restored when leaving the service routine. The flags(C,V) and the accumulator (A) must always be saved,
since most instructions will modify them. Other registers need only to be saved when they are modified in the interrupt
service routine. There is a particular way to follow when saving resources. The accumulator should be saved first, followed
by the flags and then the other registers
Copyright © 2005, EM Microelectronic-Marin SA
70
www.emmicroelectronic.com
11
12
13
14
15
B
C
D
E
F
LPRAM11
DPRAM0
DPRAM1
DPRAM2
DPRAM3
00
00
00
00
00
00
00
Init
18
19
20
21
22
12
13
14
15
16
RegResStat
RegTrimRC
RegPrCkSel
RegPr1Status
RegPr2Status
26
27
28
1A
1B
1C
RegMsk20
RegMsk10
RegMsk00
01
EnSVLD
Msk0[7]
Msk1[7]
Msk2[7]
Int0[7]
Int1[7]
Int2[7]
Pr2CkStatus[7]
Pr1CkStatus[7]
Pr1CkSel[2]
Trim[7]
ResetPadFlag
EnXtal
Sleep
DPR3[7]
DPR2[7]
DPR1[7]
DPR0[7]
LPR11[7]
…
LPR0[7]
Read and write acronyms
40
00
00
00
00
00
00
00
01
1E
7F
00
03
bit 7
Name
bit 6
bit 5
bit 4
Main
bit 3
--
71
www.emmicroelectronic.com
Slp
Read access, clear automaticaly after reading or by writing '0'
RA
POR
RW Sys
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
RW Sys
RW Main
RW POR
R
RW POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
Sys
Reset source
SVLDLevel3
Msk0[3]
Msk1[3]
Msk2[3]
Int0[3]
Int1[3]
Int2[3]
Pr2CkStatus[3]
Pr1CkStatus[3]
Pr2CkSel
Trim[3]
SleepEn
--
OPTCldStart[1]
DPR3[3]
DPR2[3]
DPR1[3]
DPR0[3]
LPR11[3]
…
LPR0[3]
Name
Read access, clear by writing '0'
RW Sys
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
RW Sys
RW Main
RC POR
RW Main
R
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
RC
SVLDLevel2
Msk0[4]
Msk1[4]
Msk2[4]
Int0[4]
Int1[4]
Int2[4]
Pr2CkStatus[4]
Pr1CkStatus[4]
AutoSel
Trim[4]
ResBwnOutFlag
SelExtLFck
FlagXtal
DPR3[4]
DPR2[4]
DPR1[4]
DPR0[4]
LPR11[4]
…
LPR0[4]
Name
Main
RW Sys
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
RW Sys
RW Main
RC POR
RW Main
RW POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
Read access only
SVLDLevel1
Msk0[5]
Msk1[5]
Msk2[5]
Int0[5]
Int1[5]
Int2[5]
Pr2CkStatus[5]
Pr1CkStatus[5]
Pr1CkSel[0]
Trim[5]
ResInpPAFlag
SelHFckSource
DisResInp
DPR3[5]
DPR2[5]
DPR1[5]
DPR0[5]
LPR11[5]
…
LPR0[5]
Name
Read and write access possible
RW POR
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
RW Sys
RW Main
RC POR
RW Main
RW POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
R
EnBrownOut
Msk0[6]
Msk1[6]
Msk2[6]
Int0[6]
Int1[6]
Int2[6]
Pr2CkStatus[6]
Pr1CkStatus[6]
Pr1CkSel[1]
Trim[6]
ResetWDFlag
SelExtHFck
DisResetPad
DPR3[6]
DPR2[6]
DPR1[6]
DPR0[6]
LPR11[6]
…
LPR0[6]
Name
EM6812
RW
RW Sys
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
RW Sys
RW Main
RC POR
RW Main
RW Sys
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
Copyright © 2005, EM Microelectronic-Marin SA
RegAnaCfg
32
25
19
RegInt00
20
24
18
RegInt10
Analog Control
23
17
RegInt20
Interupt Control
16
17
10
11
RegSys1
RegSys2
System Registers (Reset and Clock selections)
0
…
0
…
…
Dec
LPRam0
General purpose registers
Hex
Addr Addr
Page 1/3 of mapping
15 Memory mapping
R
bit 2
ResSysSlp
ResSysSlp
ResMain
Power on reset
--
Msk0[2]
Msk1[2]
Msk2[2]
Int0[2]
Int1[2]
Int2[2]
Pr2CkStatus[2]
Pr1CkStatus[2]
--
Trim[2]
EnDebResPad
Sel32k
OPTCldStart[0]
DPR3[2]
DPR2[2]
DPR1[2]
DPR0[2]
LPR11[2]
…
LPR0[2]
Name
--
R
--
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
R
RW Main
RW Slp
RW Main
RW POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
bit 1
--
Msk0[1]
Msk1[1]
Msk2[1]
Int0[1]
Int1[1]
Int2[1]
Pr2CkStatus[1]
Pr1CkStatus[1]
--
Trim[1]
CkDebResPad
RCDiv[1]
FreqRange
DPR3[1]
DPR2[1]
DPR1[1]
DPR0[1]
LPR11[1]
…
LPR0[1]
Name
--
R
--
RW Sys
RW Sys
RW Sys
RA Sys
RA Sys
RA Sys
RC Sys
RC Sys
R
RW Main
RW Sys
RW Main
RW Sys
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
Name
SVLDStatus
Msk0[0]
Msk1[0]
Msk2[0]
Int0[0]
Int1[0]
Int2[0]
Pr2CkStatus[0]
Pr1CkStatus[0]
--
Trim[0]
DatOscOut
RCDiv[0]
EnRC
DPR3[0]
DPR2[0]
DPR1[0]
DPR0[0]
LPR11[0]
…
LPR0[0]
bit 0
Sys
--
R
RW
RW
RW
RA
RA
RA
RC
RC
R
--
Sys
Sys
Sys
Sys
Sys
Sys
Sys
Sys
--
RW Main
R
RW Main
RW
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W POR
R/W Res
--
00
54
55
36
37
RegPullUpPB
RegPullDownPB
57
58
39
3A
RegSPIDat
RegSPILoad
00
40
00
00
01
FF
00
00
00
00
00
00
--
FF
00
00
00
00
bit 7
WDKey[7]
WDClear
SPILoad[7]
SPIDat[7]
Start
PullDownPB[7]
PullUpPB[7]
OpenDrainPB[7]
IOSelPB[7]
Sig1Sel[1]
EnDualRAM
OutPB[7]
PBIn[7]
PullDownPA[7]
PullUpPA[7]
OpenDrainPA[7]
EnDebPA[7]
IntEdgPA[7]
MskRstWkUp[7]
CmbKey[7]
IOSelPA[7]
Excl_nComb
PAOut[7]
PAIn[7]
Name
--
--
Sys
--
bit 6
--
--
Sys
bit 5
--
--
Sys
Sys
bit 4
--
--
Sys
Sys
bit 3
--
--
Sys
72
bit 2
CmbKey[2]
IOSelPA[2]
EnDebWk
PAOut[2]
PAIn[2]
Name
ResSysSlp
ResSysSlp
ResMain
Power on reset
WDKey[2]
WDKeyLock[2]
SPILoad[2]
SPIDat[2]
MSBnLSB
PullDownPB[2]
PullUpPB[2]
OpenDrainPB[2]
IOSelPB[2]
Sig3Sel[0]
EnSig4
OutPB[2]
PBIn[2]
PullDownPA[2]
PullUpPA[2]
OpenDrainPA[2]
EnDebPA[2]
IntEdgPA[2]
MskRstWkUp[2]
www.emmicroelectronic.com
Slp
Read access, clear automaticaly after reading or by writing '0'
RA
POR
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Main
RW Sys
R
R/W Res
Sys
Reset source
WDKey[3]
WDClkSel
SPILoad[3]
SPIDat[3]
PosnNegShft
PullDownPB[3]
PullUpPB[3]
OpenDrainPB[3]
IOSelPB[3]
Sig3Sel[1]
EnSig3
OutPB[3]
PBIn[3]
PullDownPA[3]
PullUpPA[3]
OpenDrainPA[3]
EnDebPA[3]
IntEdgPA[3]
MskRstWkUp[3]
CmbKey[3]
IOSelPA[3]
CkDebResInp
PAOut[3]
PAIn[3]
Name
Read access, clear by writing '0'
RW Sys
R
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Slp
RW Sys
R
R/W Res
RC
WDKey[4]
WDVal[0]
SPILoad[4]
SPIDat[4]
MS0
PullDownPB[4]
PullUpPB[4]
OpenDrainPB[4]
IOSelPB[4]
Sig2Sel[0]
EnSig2
OutPB[4]
PBIn[4]
PullDownPA[4]
PullUpPA[4]
OpenDrainPA[4]
EnDebPA[4]
IntEdgPA[4]
MskRstWkUp[4]
CmbKey[4]
IOSelPA[4]
EnDebResInp
PAOut[4]
PAIn[4]
Name
Main
RW Sys
R
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Main
RW Sys
R
R/W Res
Read access only
WDKey[5]
WDVal[1]
SPILoad[5]
SPIDat[5]
MS1
PullDownPB[5]
PullUpPB[5]
OpenDrainPB[5]
IOSelPB[5]
Sig2Sel[1]
EnSig1
OutPB[5]
PBIn[5]
PullDownPA[5]
PullUpPA[5]
OpenDrainPA[5]
EnDebPA[5]
IntEdgPA[5]
MskRstWkUp[5]
CmbKey[5]
IOSelPA[5]
SplitCmb
PAOut[5]
PAIn[5]
Name
Read and write access possible
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Main
RW Sys
R
R/W Res
R
WDKey[6]
EnWD
SPILoad[6]
SPIDat[6]
MS2
PullDownPB[6]
PullUpPB[6]
OpenDrainPB[6]
IOSelPB[6]
Sig1Sel[0]
EnSPI
OutPB[6]
PBIn[6]
PullDownPA[6]
PullUpPA[6]
OpenDrainPA[6]
EnDebPA[6]
IntEdgPA[6]
MskRstWkUp[6]
CmbKey[6]
IOSelPA[6]
Wk_nRes
PAOut[6]
PAIn[6]
Name
EM6812
RW
RW Sys
RW
RW Sys
R
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Main
RW Sys
R
R/W Res
Copyright © 2005, EM Microelectronic-Marin SA
Read and write acronyms
59
60
3B
3C
RegWDSys
RegWDKey
Logic Watchdog
56
38
RegSPICfg
Serial interface
52
53
34
51
33
35
50
32
RegCfgPB
RegSigSel
RegIOSelPB
49
RegOpenDrainPB
48
30
31
RegInPB
RegOutPB
Port B settings
42
43
41
29
RegOpenDrainPA
2A
40
28
RegEnDebPA
2B
39
27
RegIntEdgPA
RegPullUpPA
38
26
RegMskRstWkUp
RegPullDownPA
00
37
25
RegCmbKey
00
00
35
36
23
24
00
RegCfgPA
34
22
Init
RegIOSelPA
33
21
RegInPA
Dec
RegOutPA
Port A Settings
Hex
Addr Addr
Page 2/3 of mapping
R
--
--
Sys
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Slp
RW Sys
R
R/W Res
bit 1
WDKey[1]
WDKeyLock[1]
SPILoad[1]
SPIDat[1]
Synchro
PullDownPB[1]
PullUpPB[1]
OpenDrainPB[1]
IOSelPB[1]
Sig4Sel[1]
--
OutPB[1]
PBIn[1]
PullDownPA[1]
PullUpPA[1]
OpenDrainPA[1]
EnDebPA[1]
IntEdgPA[1]
MskRstWkUp[1]
CmbKey[1]
IOSelPA[1]
CkDebWk
PAOut[1]
PAIn[1]
Name
--
--
--
Sys
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Main
RW Main
RW Main
RW Sys
RW Sys
R
RW Sys
R
RW Main
RW Main
RW Main
RW Slp
RW Main
RW Main
RW Main
RW Sys
RW Main
RW Sys
R
R/W Res
Name
WDKey[0]
WDKeyLock[0]
SPILoad[0]
SPIDat[0]
Load_nShift
PullDownPB[0]
PullUpPB[0]
OpenDrainPB[0]
IOSelPB[0]
Sig4Sel[0]
--
OutPB[0]
PBIn[0]
PullDownPA[0]
PullUpPA[0]
OpenDrainPA[0]
EnDebPA[0]
IntEdgPA[0]
MskRstWkUp[0]
CmbKey[0]
IOSelPA[0]
RCLoop
PAOut[0]
PAIn[0]
bit 0
--
Slp
--
--
-Sys
RW Sys
RW Sys
RW Sys
R
R
RW Main
RW Main
RW Main
RW Sys
RW Sys
R
RW Sys
R
RW Main
RW Main
RW Main
RW
RW Main
RW Main
RW Main
RW Sys
RW Sys
RW Sys
R
R/W Res
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
00
Init
bit 7
Tim4Comp[7]
Tim4Load[7]
Tim4Status[7]
EnPWM4
Tim3Comp[7]
Tim3Load[7]
Tim3Status[7]
EnPWM3
Tim2Comp[7]
Tim2Load[7]
Tim2Status[7]
EnPWM2
Tim1Comp[7]
Tim1Load[7]
Tim1Status[7]
EnPWM1
SWStart1
EnTim12
Name
Sys
Sys
Sys
Sys
Sys
Sys
Sys
Sys
AR1
Sys
Sys
Sys
Sys
AR2
Sys
Sys
Sys
Sys
AR3
Sys
Sys
Sys
Sys
73
www.emmicroelectronic.com
Slp
Read access, clear automaticaly after reading or by writing '0'
RA
POR
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
Sys
Reset source
Tim4Comp[3]
Tim4Load[3]
Tim4Status[3]
Start4Sel[0]
Tim3Comp[3]
Tim3Load[3]
Tim3Status[3]
Start3Sel[0]
Tim2Comp[3]
Tim2Load[3]
Tim2Status[3]
Start2Sel[0]
Tim1Comp[3]
Tim1Load[3]
Tim1Status[3]
Start1Sel[0]
SWStart3
Read access, clear by writing '0'
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R/W Res
RC
Tim4Comp[4]
Tim4Load[4]
Tim4Status[4]
Start4Sel[1]
Tim3Comp[4]
Tim3Load[4]
Tim3Status[4]
Start3Sel[1]
Tim2Comp[4]
Tim2Load[4]
Tim2Status[4]
Start2Sel[1]
Tim1Comp[4]
Tim1Load[4]
Tim1Status[4]
Start1Sel[1]
Tim2Pulse
bit 3
Name
Main
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R/W Res
Read access only
Tim4Comp[5]
Tim4Load[5]
Tim4Status[5]
Start4Sel[2]
Tim3Comp[5]
Tim3Load[5]
Tim3Status[5]
Start3Sel[2]
Tim2Comp[5]
Tim2Load[5]
Tim2Status[5]
Start2Sel[2]
Tim1Comp[5]
Tim1Load[5]
Tim1Status[5]
Start1Sel[2]
SWStart2
bit 4
Name
Read and write access possible
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R/W Res
R
Tim4Comp[6]
Tim4Load[6]
Tim4Status[6]
Tim4Eq
Tim3Comp[6]
Tim3Load[6]
Tim3Status[6]
Tim3Eq
Tim2Comp[6]
Tim2Load[6]
Tim2Status[6]
Tim2Eq
Tim1Comp[6]
Tim1Load[6]
Tim1Status[6]
Tim1Eq
Tim1Pulse
EnTim34
bit 5
Name
R/W Res
bit 6
Name
EM6812
RW
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R/W Res
Copyright © 2005, EM Microelectronic-Marin SA
Read and write acronyms
95
5F
RegTim4Comp
90
5A
RegTim3Load
94
89
59
RegTim3Status
5E
88
58
RegTim3Cfg
RegTim4Load
87
57
RegTim2Comp
93
86
56
RegTim2Load
5D
85
55
RegTim2Status
RegTim4Status
84
54
RegTim2Cfg
92
83
53
RegTim1Comp
91
82
52
RegTim1Load
5B
81
51
5C
80
50
RegTim1Cfg
RegTim1Status
RegTim4Cfg
79
4F
RegTim3Comp
78
4E
RegTimersCfg
Dec
RegTimersStart
Timer settings
Hex
Addr Addr
Page 3/3 of mapping
R
bit 2
ResSysSlp
ResSysSlp
ResMain
Power on reset
Tim4Comp[2]
Tim4Load[2]
Tim4Status[2]
Clk4Sel[2]
Tim3Comp[2]
Tim3Load[2]
Tim3Status[2]
Clk3Sel[2]
Tim2Comp[2]
Tim2Load[2]
Tim2Status[2]
Clk2Sel[2]
Tim1Comp[2]
Tim1Load[2]
Tim1Status[2]
Clk1Sel[2]
Tim3Pulse
AR4
Name
Sys
Sys
Sys
Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R/W Res
bit 1
Tim4Comp[1]
Tim4Load[1]
Tim4Status[1]
Clk4Sel[1]
Tim3Comp[1]
Tim3Load[1]
Tim3Status[1]
Clk3Sel[1]
Tim2Comp[1]
Tim2Load[1]
Tim2Status[1]
Clk2Sel[1]
Tim1Comp[1]
Tim1Load[1]
Tim1Status[1]
Clk1Sel[1]
SWStart4
--
Name
--
Sys
Sys
Sys
Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
--
R/W Res
Name
Tim4Comp[0]
Tim4Load[0]
Tim4Status[0]
Clk4Sel[0]
Tim3Comp[0]
Tim3Load[0]
Tim3Status[0]
Clk3Sel[0]
Tim2Comp[0]
Tim2Load[0]
Tim2Status[0]
Clk2Sel[0]
Tim1Comp[0]
Tim1Load[0]
Tim1Status[0]
Clk1Sel[0]
Tim4Pulse
--
bit 0
--
Sys
Sys
Sys
Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
RW Sys
R
RW Sys
RW Sys
--
R/W Res
R
EM6812
16 Typical V and T dependencies
16.1 IVDD Currents
750
1500
500
1000
250
500
0
0
-40
-20
0
20
40
2
4
5
[V]
120
120
100
100
250
250
200
200
150
150
100
100
50
50
6
0
-40
Standby mode, BO off, RC 10Mhz, RCDiv=1
IVDD=f(VDD)
[µA]
[µA]
3
-20
0
20
40
60
80 [°C]
Standby mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(Temp)
2
14
14
12
12
10
10
8
8
80
80
60
60
6
6
40
40
4
4
20
20
2
20
40
60
80
Standby mode ,BO off, RC 10Mhz, RCDiv=8
IVDD=f(Temp)
100
2
3
4
5
Standby mode, BO off, RC 10Mhz, RCDiv=8
IVDD=f(VDD)
100
6
4
4
2
40
20
20
2
0
0
0
40
60
80 [°C]
2
3
4
6 [V]
5
-20
0
20
40
60
[°C] 80
Active mode, BO on, CPU on XTAL 32kHz
IVDD=f(VDD)
Sleepmode, CPU off,
IVDD=f(Temp)
25
0.5
0.5
20
0.4
0.4
15
0.3
0.3
10
10
0.2
0.2
5
5
0.1
0.1
0
0
0
-40
-20
0
20
40
60
80 [°C]
3
4
5
4
5
6 [V]
3
4
5
[V]
6
6
[V]
6
[V]
Sleep mode, CPU off
IVDD=f(VDD)
0
-40
-20
0
20
40
60
80
[°C]
2
3
4
5
6 [V]
Active mode, BO off, CPU on XTAL 32kHz
IVDD=f(VDD)
[µA]
[µA]
Active mode, BO off, CPU on XTAL 32kHz,
IVDD=f(Temp)
2
3
Standby mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(VDD)
2
15
20
6 [V]
Figure 42. Sleep mode
[µA]
[µA]
[µA]
25
5
0
-40
Figure 43. Xtal 32kHz Active and Standby mode
Active mode, BO on, CPU on XTAL 32kHz,
IVDD=f(Temp)
Standby mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(Temp)
2
8
40
20
80 [°C]
6
60
0
60
8
80
-20
40
10
60
-40
20
10
80
4
0
0
[µA]
0
-20
[µA]
-20
[µA]
[µA]
-40
-40
6 [V]
3
Standby mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(VDD)
2
0
0
[°C]
[µA]
0
Active mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(VDD)
300
0
60 [°C] 80
Standby mode ,BO off, RC 10Mhz, RCDiv=1
IVDD=f(Temp)
Active mode, BO off, RC 1Mhz, RCDiv=1
IVDD=f(Temp)
300
[µA]
2000
[µA]
Active mode, BO off, RC 10Mhz, RCDiv=2
IVDD=f(VDD)
1000
[µA]
Active mode, BO off, RC 10Mhz, RCDiv=2
IVDD=f(Temp)
Figure 41. RC_1MHz, Active and Standby mode
[µA]
[µA]
[µA]
Figure 40. RC_10MHz, Active and Standby mode
14
14
12
12
10
10
8
8
6
6
4
4
2
2
0
0
-20
0
20
40
60
80
2
[µA]
[µA]
-40
[°C]
Standby mode, BO off, CPU on XTAL 32kHz,
IVDD=f(Temp)
2
2
1.6
1.6
1.2
1.2
0.8
0.8
0.4
0.4
0
3
4
5
Standby mode, BO off, CPU on XTAL 32kHz
IVDD=f(VDD)
0
-40
-20
0
20
40
60
80
[°C]
2
3
4
Copyright © 2005, EM Microelectronic-Marin SA
5
6 [V]
74
www.emmicroelectronic.com
R
EM6812
16.2 SVLD, BO Detection levels
Figure 44. BO and SVLD detection levels
Detection Levels
(Details BrownOut and PW RCheck)
[V]
[V]
SVLD, BO Detection Levels
4.0
2.05
3.8
SVLD0
BO
2.05
3.6
2.04
3.4
SVLD7
VPW C
2.04
3.2
2.03
3.0
2.03
2.02
2.8
-40
SVLD6
2.6
-20
0
20
40
60
80
[°C]
SVLD5
SVLD4
2.4
SVLD3
SVLD2
2.2
SVLD1
PWRC, BO, SVLD0
2.0
VREG
1.8
1.6
POR
1.4
1.2
1.0
-40
-20
0
20
40
60
80
[°C]
16.3 IOL and IOH drives
IOL = f(VDD)
@25°C, VDS=0.3V
[mA]
[mA]
IOL = f(Temp)
@VDD=3V VDS=0.3V
12
12
10
10
8
8
6
6
[mA]
Figure 45. Output Current drives
60
Drive2
50
40
Drive2
Drive2
4
Drive1
0
10
-10
10
30
50
70
90
0
[°C]
3
4
12
5
Drive2
10
8
Drive2
6
4
4
Drive1
2
0
-50
-30
-10
10
30
50
70
[°C]
90
1
1.5
2
2.5
[V]
3
IOH = f(VDS)
@25°C, VDD=3V
Drive2
50
40
8
6
0.5
60
12
10
0
[V]
6
IOH = f(VDD)
@25°C, VDS=0.3V
[mA]
[mA]
IOH = f(Temp)
@VDD=3V VDS=0.3V
2
[mA]
-30
Drive1
Drive1
2
0
-50
30
20
4
2
IOL = f(VDS)
@25°C, VDD=3V
30
20
Drive1
2
10
0
0
2
3
4
5
6
[V]
Drive1
0
0.5
1
1.5
2
2.5
[V]
3
16.4 Pullup and Pulldown
PA, PB Pull resistors = f(VDD)
@25°C
[kOhm]
PA, PB Pull Resistors = f(Temp)
@VDD=3V
PA, PB Pull Current = f(VDD)
@25°C
[µA]
[kOhm]
Figure 46. Pullup and pulldown resitances and current
100
400
400
300
300
80
Pulldown
60
200
pullup
200
100
pullup
pulldown
100
0
-50
-30
-10
10
30
50
70
90
[°C]
Pullup
40
pulldown
0
2
3
Copyright © 2005, EM Microelectronic-Marin SA
4
5
6
[V]
20
0
2
75
3
4
5
6
[V]
www.emmicroelectronic.com
R
EM6812
16.5 RC Osc 1MHz, 10MHz
Figure 47. Temp and voltage dependency for the internal RC oscillator
[%]
[%]
FRC=f(Tem p); RCOSC; 1MHz, VDD =3V
10
10
8
8
6
6
4
4
2
2
0
0
-2
-2
-4
-4
-6
-6
-8
-8
-10
-10
-20
0
20
40
60
80 [°C]
FRC=f(VDD); RCOSC; 1MHz , 25°C
[%]
-40
[%]
-40
FRC=f(Tem p); RCOSC; 10MHZ, VDD =3V
5
5
4
4
3
3
2
2
1
1
0
0
-1
-1
-2
-2
-3
-3
-20
0
20
40
60
FRC=f(VDD); RCOSC; 10MHz, 25°C
[V]
-4
-4
-5
[V]
2
2.5
3
3.5
4
4.5
5
5.5
80 [°C]
-5
2
2.5
Copyright © 2005, EM Microelectronic-Marin SA
3
3.5
4
4.5
5
5.5
76
www.emmicroelectronic.com
R
EM6812
17 Electrical Specification
17.1 Absolute Maximum Ratings
Min.
Max.
Power supply VDD-VSS
- 0.2
+6.0
Input voltage
VSS – 0.2
VDD+0.2
Storage temperature
- 40
+ 125
Electrostatic discharge to
-2000
+2000
Mil-Std-883C method 3015.7 with ref. to VSS
Maximum soldering conditions
As per Jedec J-STD-020C
Packages are Green-Mold and Lead-free
Stresses above these listed maximum ratings may cause permanent damage to the device.
Exposure beyond specified electrical characteristics may affect device reliability or cause malfunction
Units
V
V
°C
V
17.2 Handling Procedures
This device has built-in protection against high static voltages or electric fields; however, anti-static precautions should be
taken as for any other CMOS integrated circuit.
Unless otherwise specified, proper operation can only occur when all terminal voltages are kept within the supply voltage
range.
17.3 Standard Operating Conditions
Parameter
MIN
TYP
MAX
Unit
Description
Temperature
-40
25
85
°C
VDD _Range
2
3.0
5.5
V
IVSS max
80
mA
Maximum current out of VSS Pin
IVDD max
80
mA
Maximum current into VDD Pin
VSS
0
V
Reference terminal
CVREG (note 1)
470
nF
regulated voltage capacitor
Flash data retention
10 yrs
Read and Erase state retention
Note 1: This capacitor filters switching noise from VDD to keep it away from the internal logic cells.
In noisy systems the capacitor should be chosen bigger than minimum value.
17.4 Typical Crystal specification
Fq
32768
Hz
nominal frequency
Rqs
35
KOhm
typical quartz serial resistance
CL
8.2
pF
typical quartz load capacitance
df/f
ppm
quartz frequency tolerance
± 30
Watch type crystal oscillator (i.e Microcrystal DS15 ), connected between QIN and Qout terminal.
17.5 DC Characteristics - Power Supply Currents
Parameter
ACTIVE Supply Current
CPU on RC=10MHz
Standby Supply Current
RC=10MHz enabled
Conditions
Symbol
Min.
Typ.
IVDDa10_d2
800
IVDDa10_d2
800
IVDDh10_d1
80
IVDDh10_d1
80
IVDDa1_d1
120
Active Supply Current
IVDDa1_d1
120
CPU on RC=1MHz
IVDDa1_d8
45
IVDDh1_d1
10
Standby Supply Current
IVDDh1_d1
10
RC=1MHz enabled
IVDDh1_d8
6
Active Supply Current
IVDDa32
8
CPU on Xtal 32KHz
IVDDa32
8
Standby Supply Current
IVDDh32
0.8
CPU on Xtal 32KHz
IVDDh32
0.8
BrownOut or SVLD consumption
IVDDa32
6
IVDDs1
0.16
SLEEP Supply Current
IVDDs1
0.16
Active supply currents are measured using a checkerboard read-write loop in the low power RAM.
VDD =3V, 25°C, RCDiv=2
VDD =3V, -40 to 85°C, RCDiv=2
VDD =3V, 25°C, RCDiv=1
VDD =3V, -40 to 85°C, RCDiv=1
VDD =3V, 25°C, RCDiv=1
VDD =3V, -40 to 85°C, RCDiv=1
VDD =3V, 25°C; RCDiv=8
VDD =3V, 25°C, RCDiv=1
VDD =3V, -40 to 85°C, RCDiv=1
VDD =3V, 25°C, RCDiv=8
VDD =3V, 25°C, RC off
VDD =3V, -40 to 85°C, RC off
VDD =3V, 25°C, RC off
VDD =3V, -40 to 85°C, RC off
VDD =3V, -40 to 85°C
VDD =3V, 25°C
VDD =3V, -40 to 85°C
Copyright © 2005, EM Microelectronic-Marin SA
77
Max.
1200
1400
110
120
170
180
13.7
15
10
12
1
1.2
0.3
0.6
Unit
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
µA
www.emmicroelectronic.com
R
EM6812
17.6 DC Characteristics – Voltage detection levels
Parameter
POR static level
Power-Check level VBAT increasing
BrownOut level
SVLD0, VBAT decreasing
SVLD1, VBAT decreasing
SVLD2, VBAT decreasing
SVLD3, VBAT decreasing
SVLD4, VBAT decreasing
SVLD5, VBAT decreasing
SVLD6, VBAT decreasing
SVLD7, VBAT decreasing
SVLD & BrownOut
temperature dependency
Conditions
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
-40 to 85°C
Symbol
VPOR
VPWC
VBO
VSVLD0
VSVLD1
VSVLD2
VSVLD3
VSVLD4
VSVLD5
VSVLD6
VSVLD7
Min.
Typ.
1.5
2.05
2.0
2.0
2.1
2.2
2.3
2.4
2.5
2.6
3.4
1.81
1.81
1.81
1.90
1.99
2.08
2.16
2.24
2.35
2.99
Max.
2.26
2.26
2.26
2.37
2.47
2.58
2.69
2.81
2.91
3.73
± 50
-40 to 85°C
Unit
V
V
ppm/°C
17.7 DC Characteristics – Oscillators
Parameter
Conditions
Symbol
XTAL Integrated Input
capacitor
Reference on VSS
T=25°C
Reference on VSS
T=25°C
VDD > VDDMin
T=25°C
Trimm reg 0#7F
CIN
7
pF
COUT
14
pF
tdosc
0.5
3
s
7
10
13
MHz
%
0.7
± 39
1
1.3
MHz
%
Xtal Integrated Output
capacitor
Xtal Oscillator start time
RC Oscillator 10MHz
Trimm range 10MHz
RC Oscillator 1MHz
Trimm range 1MHz
Trimm reg 0#7F
Copyright © 2005, EM Microelectronic-Marin SA
FRC10MHz
FRC1MHz
Min.
Typ.
± 46
78
Max.
Unit
www.emmicroelectronic.com
R
EM6812
17.8 DC Characteristics - I/O Pins
Conditions: T= -40 to 85°C, VDD=3.0V (unless otherwise specified)
Parameter
Conditions
Symb.
Min.
Typ.
Max.
Unit
Input Low voltage
Ports A,B, Reset
OscOut
Note 1
VIL
VIL
VSS
VSS
0.2* VDD
0.1*Vreg
V
V
Input High voltage
Ports A,B, Reset,
OscOut
Note 1
VIH
VIH
0.7* VDD
0.9*Vreg
VDD
Vreg
V
V
Input Hysteresis
PA[7:0], PB[7:0]
IOL drive 1
PA[5:0], PB[7:4]
IOL drive 2
PA[7:6], PB[3:0]
IOH drive 1
PA[5:0], PB[7:4]
IOH drive 2
PA[7:6], PB[3:0]
Temp=25°C
VDD =3.0V , VOL=0.30V
VDD =3.0V , VOL =1.0V
VDD =3.0V , VOL =0.15V
VDD =3.0V , VOL =0.30V
VDD =3.0V , VOL =1.0V
VDD =3.0V, VOH= VDD - 0.30V
VDD =3.0V, VOH = VDD - 1.0V
VDD =3.0V, VOH = VDD - 0.15V
VDD =3.0V, VOH = VDD - 0.30V
VDD =3.0V, VOH = VDD - 1.0V
VHyst
IOL
IOL
IOL
IOL
IOL
IOH
IOH
IOH
IOH
1.75
1.8
0.4
V
2.8
7.40
3.3
6.6
21.4
-2.1
-7.0
-3.8
-8.6
-26.5
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
-1.4
-2.5
Input Pull-down
80k
100k
130k
RPD2
VDD =3.0V, Pin at 3.0V, 25°C
Port A,B
Input Pull-up
Port A,B
RPU2
120k
160k
230k
VDD =3.0V, Pin at 0.0V, 25°C
Input Pull-down
20k
40k
70k
RPD1
VDD =3.0V, Pin at 3.0V, 25°C
Test, Reset
Note 1; OscOut is only usable if no XTAL connected, its input is referenced to the regulated voltage Vreg.
Copyright © 2005, EM Microelectronic-Marin SA
79
Ohm
Ohm
Ohm
www.emmicroelectronic.com
R
EM6812
17.9 Package drawings
Figure 48. Dimensions of TSSOP24 Package
TSSOP24 (0.65mm pitch, 4.4mm body width)
Figure 49. Dimensions of SOIC24 Package
SOP-24(1.27mm pitch, 300mils body width)
Copyright © 2005, EM Microelectronic-Marin SA
80
www.emmicroelectronic.com
R
EM6812
18 Ordering information Flash device
Packaged Device:
Device in DIE Form:
EM6812 F8 TP24 A +
EM6812 F8 WS 11
Flash Memory Size:
F2 = 2k x 22 Bit (5.6 kByte)
F4 = 4k x 22 Bit (11.2 kByte)
F8 = 8k x 22 Bit (22.5 kByte)
Flash Memory Size:
F2 = 2k x 22 Bit (5.6 kByte)
F4 = 4k x 22 Bit (11.2 kByte)
F8 = 8k x 22 Bit (22.5 kByte)
Package:
SO24 = 24 pin SOIC
TP24 = 24 pin TSSOP
Die form:
WW = Wafer
WS = Sawn Wafer/Frame
WP = Waffle Pack
Delivery Form:
A = Stick
B = Tape&Reel
Thickness:
11 = 11 mils (280um), by default
27 = 27 mils (686um), not backlapped
In its packaged form, EM6812 is available in green mold / leadfree (symbolized by a “+” at the end of the part number).
Note: Please contact EM Microelectronic for availability of other die thicknesses.
Ordering Part Number (selected examples)
Part Number
Memory Size
Package/Die Form
Delivery Form/Thickness
EM6812F2TP24B+
EM6812F4TP24A+
EM6812F8SO24B+
EM6812F8WS11
2k x 22 bit Flash
4k x 22 bit Flash
8k x 22 bit Flash
8k x 22 bit Flash
24 pin TSSOP
24 pin TSSOP
24 pin SOIC
Sawn wafer
Tape&Reel, 3000 pieces
Stick, 50 pieces
Tape&Reel, 2000 pieces
11 mils
Please make sure to give the complete Part Number when ordering.
Package Marking
SOIC marking:
First line:
Second line:
Third line:
E M 6 8 1 2
% % % Y
P P P P P P P P P P P
F & D
TSSOP marking:
E M 6
P P P
F
8
P
&
1
P
D
2 % %
P P P
Y P
Where: %%% = specific number assigned by EM
Y = Year of assembly
PP…P = Production identification (date & lot number) of EM Microelectronic
& = memory size (2,4, 8 k Instruction)
EM Microelectronic-Marin SA (EM) makes no warranty for the use of its products, other than those expressly contained in
the Company's standard warranty which is detailed in EM's General Terms of Sale located on the Company's web site.
EM assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or
specifications detailed herein at any time without notice, and does not make any commitment to update the information
contained herein. No licenses to patents or other intellectual property of EM are granted in connection with the sale of EM
products, expressly or by implications. EM's products are not authorized for use as components in life support devices or
systems.
© EM Microelectronic-Marin SA, 05/05, Rev. E
Copyright © 2005, EM Microelectronic-Marin SA
81
www.emmicroelectronic.com

Open as PDF

Similar pages