SMSC LPC47B272QFP 100 pin enhanced super i/o controller with lpc interface Datasheet

LPC47B27x
100 Pin Enhanced Super I/O Controller with LPC
Interface
FEATURES
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
3.3 Volt Operation, 5 Volt Tolerant
LPC Interface
Fan Control
Fan Speed Control Outputs (2)
Fan Tachometer Inputs (2)
Programmable Wake-up Event Interface
PC98, PC99, and ACPI 1.0 Compliant
Dual Game Port Interface
MPU-401 MIDI Support
General Purpose Input/Output Pins (37)
ISA IRQ to Serial IRQ Conversion
ISA Plug-and-Play Compatible Register Set
Intelligent Auto Power Management
System Management Interrupt
2.88MB Super I/O Floppy Disk Controller
Licensed CMOS 765B Floppy Disk
Controller
Software and Register Compatible
with SMSC's Proprietary 82077AA
Compatible Core
Supports Two Floppy Drives Directly
Configurable Open Drain/Push-Pull
Output Drivers
Supports Vertical Recording Format
16-Byte Data FIFO
100% IBM® Compatibility
Detects All Overrun and Underrun
Conditions
Sophisticated Power Control Circuitry
(PCC) Including Multiple Powerdown
Modes for Reduced Power
Consumption
DMA Enable Logic
Data Rate and Drive Control Registers
480 Address, Up to 15 IRQ and
Three DMA Options
Floppy Disk Available on Parallel Port Pins
Enhanced Digital Data Separator
2 Mbps, 1 Mbps, 500 Kbps, 300
Kbps, 250 Kbps Data Rates
Programmable Precompensation
Modes
Keyboard Controller
8042 Software Compatible
8 Bit Microcomputer
2k Bytes of Program ROM
256 Bytes of Data RAM
-
•
•
•
•
•
Four Open Drain Outputs Dedicated
for Keyboard/Mouse Interface
Asynchronous Access to Two Data
Registers and One Status Register
Supports Interrupt and Polling Access
8 Bit Counter Timer
Port 92 Support
Fast Gate A20 and KRESET Outputs
Serial Ports
Two Full Function Serial Ports
High Speed NS16C550A Compatible
UARTs with Send/Receive 16-Byte
FIFOs
Supports 230k and 460k Baud
Programmable Baud Rate Generator
Modem Control Circuitry
480 Address and 15 IRQ Options
Infrared Port
Multiprotocol Infrared Interface
32-Byte Data FIFO
IrDA 1.0 Compliant
Consumer IR
SHARP ASK IR
480 Address, Up to 15 IRQ and Three
DMA Options
Multi-Mode™ Parallel Port with ChiProtect™
Standard Mode IBM PC/XT®, PC/AT®,
and PS/2™ Compatible Bidirectional
Parallel Port
Enhanced Parallel Port (EPP)
Compatible - EPP 1.7 and EPP 1.9
(IEEE 1284 Compliant)
IEEE 1284 Compliant Enhanced
Capabilities Port (ECP)
ChiProtect Circuitry for Protection
960 Address, Up to 15 IRQ and Three
DMA Options
LPC Interface
Multiplexed Command, Address and
Data Bus
Serial IRQ Interface Compatible with
Serialized IRQ Support for PCI Systems
PME Interface
100 Pin QFP Lead-Free RoHS Compliant
Package
SMSC LPC47B27x
Rev. 04-17-07
DATASHEET
ORDERING INFORMATION
Order Number(s):
LPC47B272QFP for 100 pin QFP package
LPC47B272-MS for 100 pin QFP Lead-Free RoHS Compliant Package
80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123
Copyright © 2007 SMSC or its subsidiaries. All rights reserved.
Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete
information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no
responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without
notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does
not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC
or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard
Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors
known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request.
SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause
or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further
testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale
Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems
Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND
ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY
DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR
REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC
OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO
HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH
DAMAGES.
SMSC LPC47B27x
-2-
DATASHEET
Rev. 04-17-07
TABLE OF CONTENTS
FEATURES..................................................................................................................................................................1
GENERAL DESCRIPTION .......................................................................................................................................6
PIN CONFIGURATION.............................................................................................................................................7
DESCRIPTION OF PIN FUNCTIONS.....................................................................................................................8
BUFFER TYPE DESCRIPTIONS .................................................................................................................................12
PINS THAT REQUIRE EXTERNAL PULLUP RESISTORS ............................................................................................12
BLOCK DIAGRAM...................................................................................................................................................13
REFERENCE DOCUMENTS..................................................................................................................................13
3 VOLT OPERATION / 5 VOLT TOLERANCE ...................................................................................................13
POWER FUNCTIONALITY ...................................................................................................................................14
VCC POWER............................................................................................................................................................14
VTR SUPPORT .........................................................................................................................................................14
INTERNAL PWRGOOD ...........................................................................................................................................14
32.768 KHZ TRICKLE CLOCK INPUT ........................................................................................................................14
INDICATION OF 32KHZ CLOCK .................................................................................................................................15
TRICKLE POWER FUNCTIONALITY ...........................................................................................................................15
VREF PIN ................................................................................................................................................................16
MAXIMUM CURRENT VALUES ..................................................................................................................................16
POWER MANAGEMENT EVENTS (PME/SCI)...........................................................................................................17
FUNCTIONAL DESCRIPTION ...............................................................................................................................18
SUPER I/O REGISTERS......................................................................................................................................18
HOST PROCESSOR INTERFACE (LPC) .........................................................................................................18
LPC INTERFACE ..................................................................................................................................................18
FLOPPY DISK CONTROLLER..............................................................................................................................22
FDC INTERNAL REGISTERS.............................................................................................................................22
COMMAND SET/DESCRIPTIONS........................................................................................................................36
INSTRUCTION SET .................................................................................................................................................38
FDC SWAP BIT ........................................................................................................................................................54
SERIAL PORT (UART) ...........................................................................................................................................55
INFRARED INTERFACE........................................................................................................................................68
IR TRANSMIT PINS ...................................................................................................................................................68
MPU-401 MIDI UART..............................................................................................................................................69
OVERVIEW ................................................................................................................................................................69
HOST INTERFACE ......................................................................................................................................................69
MPU-401 COMMAND CONTROLLER .........................................................................................................................72
MIDI UART.............................................................................................................................................................72
MPU-401 CONFIGURATION REGISTERS ....................................................................................................................73
SMSC LPC47B27x
-3-
DATASHEET
Rev. 04-17-07
PARALLEL PORT....................................................................................................................................................74
IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES ..................................................................75
EXTENDED CAPABILITIES PARALLEL PORT.................................................................................................79
PARALLEL PORT FLOPPY DISK CONTROLLER...........................................................................................90
FDC SWAP BIT..........................................................................................................................................................90
FLOPPY ON PARALLEL PORT PIN....................................................................................................................92
POWER MANAGEMENT .......................................................................................................................................93
SERIAL IRQ ..............................................................................................................................................................96
TIMING DIAGRAMS FOR SER_IRQ CYCLE ....................................................................................................96
8042 KEYBOARD CONTROLLER DESCRIPTION ...........................................................................................99
LATCHES ON KEYBOARD AND MOUSE IRQS ..........................................................................................................105
KEYBOARD AND MOUSE PME GENERATION ..........................................................................................................106
GENERAL PURPOSE I/O .....................................................................................................................................108
GPIO PINS .............................................................................................................................................................108
EITHER EDGE TRIGGERED INTERRUPTS ..................................................................................................113
LED FUNCTIONALITY .......................................................................................................................................113
WATCH DOG TIMER..........................................................................................................................................113
SYSTEM MANAGEMENT INTERRUPT (SMI) ................................................................................................114
PME SUPPORT.......................................................................................................................................................116
‘WAKE ON SPECIFIC KEY’ OPTION ...............................................................................................................117
FAN SPEED CONTROL AND MONITORING ..................................................................................................119
FAN SPEED CONTROL ...........................................................................................................................................119
FAN TACHOMETER INPUTS ....................................................................................................................................120
SECURITY FEATURE ..........................................................................................................................................123
GPIO DEVICE DISABLE REGISTER CONTROL .......................................................................................................123
DEVICE DISABLE REGISTER ..................................................................................................................................123
GAME PORT LOGIC ............................................................................................................................................123
POWER CONTROL REGISTER ................................................................................................................................125
VREF PIN ..............................................................................................................................................................125
ISA IRQ TO SERIAL IRQ CONVERSION CAPABILITY ...............................................................................126
RUNTIME REGISTERS ........................................................................................................................................127
CONFIGURATION ................................................................................................................................................150
OPERATIONAL DESCRIPTION.........................................................................................................................167
MAXIMUM GUARANTEED RATINGS*............................................................................................................167
DC ELECTRICAL CHARACTERISTICS..........................................................................................................167
TIMING DIAGRAMS ..............................................................................................................................................170
SMSC LPC47B27x
-4-
DATASHEET
Rev. 04-17-07
FIGURE 31 – JOYSTICK POSITION SIGNAL ................................................................................................189
PACKAGE OUTLINE............................................................................................................................................193
APPENDIX - TEST MODE....................................................................................................................................194
BOARD TEST MODE ...............................................................................................................................................194
SMSC LPC47B27x
-5-
DATASHEET
Rev. 04-17-07
GENERAL DESCRIPTION
The LPC47B27x* is a 3.3V PC98/PC99 compliant Super I/O controller. The LPC47B27x implements the LPC
interface, a pin reduced ISA bus interface which provides the same or better performance as the ISA/X-bus with a
substantial savings in pins used. The LPC47B27x provides fan control through two fan speed control output pins and
two fan tachometer input pins. It also provides 37 general purpose input/output (GPIO) pins, a dual game port
interface, MPU-401 MIDI support and ISA IRQ to Serial IRQ conversion.
The LPC47B27x incorporates a keyboard interface, SMSC's true CMOS 765B floppy disk controller, advanced digital
data separator, two 16C550A compatible UARTs, one Multi-Mode parallel port which includes ChiProtect circuitry plus
EPP and ECP, on-chip 12 mA AT bus drivers, one floppy direct drive support, and Intelligent Power Management
including PME support. The true CMOS 765B core provides 100% compatibility with IBM PC/XT and PC/AT
architectures in addition to providing data overflow and underflow protection. The SMSC advanced digital data
separator incorporates SMSC's patented data separator technology, allowing for ease of testing and use. Both onchip UARTs are compatible with the NS16C550A. The parallel port is compatible with IBM PC/AT architecture, as
well as IEEE 1284 EPP and ECP. The LPC47B27x incorporates sophisticated power control circuitry (PCC) which
includes support for keyboard, mouse and consumer infrared wake-up events. The PCC supports multiple low powerdown modes.
The LPC47B27x supports the ISA Plug-and-Play Standard register set (Version 1.0a) and provides the recommended
functionality to support Windows '95. The I/O Address, DMA Channel and hardware IRQ of each logical device in the
LPC47B27x may be reprogrammed through the internal configuration registers. There are 480 (960 for Parallel Port)
I/O address location options, a Serialized IRQ interface, and three DMA channels.
The LPC47B27x does not require any external filter components and is therefore easy to use and offers lower system
costs and reduced board area. The LPC47B27x is software and register compatible with SMSC's proprietary
82077AA core.
*The “x” in the part number is a designator that changes depending upon the particular BIOS used inside the specific chip. “2”
denotes AMI Keyboard BIOS and “7” denotes Phoenix 42i Keyboard BIOS.
SMSC LPC47B27x
-6-
DATASHEET
Rev. 04-17-07
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
LPC47B27x
100 PIN QFP
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
nACK
BUSY
PE
SLCT
VSS
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
nSLCTIN
nINIT
VCC
GP37/A20M
GP36/nKBDRST
IRTX2/GP35
IRRX2/GP34
VSS
MCLK
MDAT
KCLK
KDAT
GP33/FAN1
GP32/FAN2
VCC
GP31/FAN_TACH1
GP30/FAN_TACH2
VSS
GP10/J1B1
GP11/J1B2
GP12/J2B1
GP13/J2B2
GP14/J1X
GP15/J1Y
GP16/J2X
GP17/J2Y
AVSS
GP20/P17
GP21/P16/nDS1
GP22/P12/nMTR1
VREF
GP24/SYSOPT
GP25/MIDI_IN
GP26/MIDI_OUT
GP60/LED1
GP61/LED2
GP27/nIO_SMI
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
GP40/DRVDEN0
GP41/DRVDEN1
nMTR0
nDSKCHG
nDS0
CLKI32
VSS
nDIR
nSTEP
nWDATA
nWGATE
nHDSEL
nINDEX
nTRK0
nWRTPRT
nRDATA
GP42/nIO_PME
VTR
CLOCKI
LAD0
LAD1
LAD2
LAD3
nLFRAME
nLDRQ
nPCI_RESET
nLPCPD
GP43/DDRC/FDC_PP
PCI_CLK
SER_IRQ
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
GP57/nDTR2/IRQ15
GP56/nCTS2/IRQ11
GP55/nRTS2/IRQ10
GP54/nDSR2/IRQ9
GP53/TXD2/IRQ7
GP52/RXD2/IRQ5
GP51/nDCD2/IRQ4
VCC
GP50/nRI2/IRQ3
nDCD1
nRI1
nDTR1
nCTS1
nRTS1
nDSR1
TXD1
RXD1
nSTROBE
nALF
nERROR
PIN CONFIGURATION
SMSC LPC47B27x
-7-
DATASHEET
Rev. 04-17-07
DESCRIPTION OF PIN FUNCTIONS
PIN
No./
QFP
23:20
24
25
26
27
29
30
6
19
51
52
54
55
61
62
53,
65,93
7, 31,
60,76
40
44
18
16
11
10
12
8
9
4
5
3
15
SMSC LPC47B27x
NAME
TOTAL
SYMBOL
BUFFER
TYPE
PROCESSOR/HOST LPC INTERFACE (10)
Multiplexed Command,
4
LAD[3:0]
PCI_IO
Address, Data [3:0]
Frame
1
nLFRAME
PCI_I
Encoded DMA Request
1
nLDRQ
PCI_O
PCI Reset
1
nPCI_RESE
PCI_I
T
Power Down
1
nLPCPD
PCI_I
PCI Clock
1
PCI_CLK
PCI_ICL
K
Serial IRQ
1
SER_IRQ
PCI_IO
CLOCKS (2)
32.768kHz Trickle
1
CLOCKI32
IS
Clock Input
14.318MHz Clock Input
1
CLOCKI
IS
FAN CONTROL (4)
General Purpose I/O
1
GP30/
IO8
FAN_TACH2
/Fan Tachometer 2
General Purpose I/O
1
GP31/
IO8
FAN_TACH1
/Fan Tachometer 1
General Purpose I/O
1
GP32/FAN2
IO12
/Fan Speed Control 2
General Purpose I/O
1
GP33/FAN1
IO12
/Fan Speed Control 1
INFRARED INTERFACE (2)
Infrared Rx
1
IRRX2/GP34 IS/O8
/General Purpose I/O
Infrared Tx
1
IRTX2/GP35 IO12
/General Purpose I/O
POWER PINS (10)
+3.3 Volt Supply
3
VCC
Voltage
Ground
4
VSS
Analog Ground
Reference Voltage
+3.3 Volt Standby
Supply Voltage
Read Disk Data
Write Gate
Write Disk Data
Head Select
Step Direction
Step Pulse
Disk Change
Drive Select 0
Motor On 0
Write Protected
1
1
1
BUFFER TYPE
PER
FUNCTION
(NOTE 1)
PCI_IO
PCI_I
PCI_O
PCI_I
PCI_I
PCI_ICLK
-8-
DATASHEET
2
PCI_IO
IS
3
IS
(I/O8/OD8)/I
(I/O8/OD8)/I
(I/O12/OD12)/
(O12/OD12)
(I/O12/OD12)/
(O12/OD12)
4
4
IS/(IS/O8/OD8)
O12/(I/O12/
OD12)
AVSS
VREF
VTR
FDD INTERFACE (14)
1
nRDATA
1
nWGATE
1
nWDATA
1
nHDSEL
1
nDIR
1
nSTEP
1
nDSKCHG
1
nDS0
1
nMTR0
1
nWRTPRT
NOTE
S
5,6
8
IS
O12
O12
O12
O12
O12
IS
O12
O12
IS
IS
(O12/OD12)
(O12/OD12)
(O12/OD12)
(O12/OD12)
(O12/OD12)
IS
(O12/OD12)
(O12/OD12)
IS
Rev. 04-17-07
DESCRIPTION OF PIN FUNCTIONS
PIN
No./
QFP
14
13
1
2
84
85
87
88
89
86
91
90
95
96
98
99
100
97
94
92
66
67
68
69
SMSC LPC47B27x
NAME
Track 0
Index Pulse Input
General Purpose
I/O/Drive Density
Select 0
General Purpose
I/O/Drive Density
Select 1
TOTAL
SYMBOL
BUFFER
TYPE
BUFFER TYPE
PER
FUNCTION
(NOTE 1)
1
1
1
nTRKO
nINDEX
GP40/
DRVDEN0
IS
IS
IO12
IS
IS
(I/O12/OD12)/
(O12/OD12)
1
GP41/
DRVDEN1
IO12
(I/O12/OD12)/
(O12/OD12)
SERIAL PORT 1 INTERFACE (8)
1
RXD1
IS
1
TXD1
O12
1
nRTS1/
O8
SYSOP
Clear to Send 1
1
nCTS1
I
Data Terminal Ready 1
1
nDTR1
O6
Data Set Ready 1
1
nDSR1
I
Data Carrier Detect 1
1
nDCD1
I
Ring Indicator 1
1
nRI1
I
SERIAL PORT 2 INTERFACE (8)
General Purpose I/O
1
GP52/RXD2/ IS/O8
IRQ5
/Receive Serial Data 2
/IRQ5
General Purpose I/O
1
GP53/TXD2/ IO12
IRQ7
/Transmit Serial Data 2
/IRQ7
General Purpose I/O
1
GP55/
IO8
nRTS2/
/Request to Send
IRQ10
2/IRQ10
General Purpose I/O
1
GP56/nCTS
IO8
2/IRQ11
/Clear to Send 2/IRQ11
General Purpose I/O
1
GP57/nDTR
IO8
2/IRQ15
/Data Terminal
Ready/IRQ15
General Purpose I/O
1
GP54/nDSR
IO8
2/IRQ9
/Data Set Ready
2/IRQ9
General Purpose
1
GP51/
IO8
I/O/Data Carrier Detect
nDCD2/
2/IRQ4
IRQ4
General Purpose
1
GP50/nRI2/
IO8
I/O/Ring Indicator
IRQ3
2/IRQ3
PARALLEL PORT INTERFACE (17)
Initiate Output/FDC
1
nINIT /nDIR
OP14
Direction Control
Printer Select
1
nSLCTIN
OP14
Input/FDC Step Pulse
/nSTEP
Port Data 0/FDC Index
1
PD0
IS/OP14
/nINDEX
Port Data 1/FDC Track
1
PD1 /nTRK0 IS/OP14
0
Receive Serial Data 1
Transmit Serial Data 1
Request to Send 1
-9-
DATASHEET
IS
O12
O8
NOTE
S
12
I
O6
I
I
I
(IS/O8/OD8)/
IS/IS
(I/O12/OD12)/
O12/I
(I/O8/OD8)/
O8/I
(I/O8/OD8)/I/I
(I/O8/OD8)/
O8/I
(I/O8/OD8)/I/I
(I/O8/OD8)/I/I
(I/O8/OD8)/I/I
(OD14/OP14)/
OD14
(OD14/OP14)/
OD14
IOP14/IS
IOP14/IS
Rev. 04-17-07
5,6,7
DESCRIPTION OF PIN FUNCTIONS
PIN
No./
QFP
70
71
72
73
74
75
77
78
79
80
81
82
83
56
57
58
59
63
64
32
33
34
35
36
37
38
39
SMSC LPC47B27x
BUFFER
TYPE
BUFFER TYPE
PER
FUNCTION
(NOTE 1)
NAME
TOTAL
SYMBOL
Port Data 2/FDC Write
Protected
Port Data 3/FDC Read
Disk Data
Port Data 4/FDC Disk
Change
Port Data 5
Port Data 6/
FDC Motor On 0
Port Data 7
Printer Selected
Status/FDC Write Gate
Paper End/FDC Write
Data
Busy/FDC Motor On
1
PD2
/nWRTPRT
PD3
/nRDATA
PD4
/nDSKCHG
PD5
PD6/nMTR0
IS/OP14
IOP14/IS
IS/OP14
IOP14/IS
IS/OP14
IOP14/IS
IOP14
IOP14
IOP14
IOP14/OD14
IOP14
IO12
IOP14
I/OD12
IO12
I/OD12
IO12
I/OD12
Acknowledge/FDC
Drive Select 1
Error/FDC Head Select
1
PD7
SLCT
/nWGATE
PE
/nWDATA
BUSY
/nMTR1
nACK /nDS1
I/OD12
I/OD12
nERROR
IO12
/nHDSEL
Autofeed Output/FDC
1
nALF
OP14
Density Select
/nDRVDEN0
Strobe Output/FDC
1
nSTROBE
OP14
Drive Select
/nDS0
KEYBOARD/MOUSE INTERFACE (6)
Keyboard Data
1
KDAT
IOD16
Keyboard Clock
1
KCLK
IOD16
Mouse Data
1
MDAT
IOD16
Mouse Clock
1
MCLK
IOD16
General Purpose I/O
1
GP36/
IO8
nKBDRST
/Keyboard Reset
General Purpose I/O
1
GP37/A20M
IO8
/Gate A20
GENERAL PURPOSE I/O (19)
General Purpose I/O
1
GP10/J1B1
IS/O8
/Joystick 1 Button 1
General Purpose I/O
1
GP11/J1B2
IS/O8
/Joystick 1 Button 2
General Purpose I/O
1
GP12/J2B1
IS/O8
/Joystick 2 Button 1
General Purpose I/O
1
GP13/J2B2
IS/O8
/Joystick 2 Button 2
General Purpose I/O
1
GP14/J1X
IO12
/Joystick 1 X-Axis
General Purpose I/O
1
GP15/J1Y
IO12
/Joystick 1 Y-Axis
General Purpose I/O
1
GP16/J2X
IO12
/Joystick 2 X-Axis
General Purpose I/O
1
GP17/J2Y
IO12
/Joystick 2 Y-Axis
I/OD12
1
1
1
1
1
1
1
1
1
- 10 -
DATASHEET
NOTE
S
(OD14/OP14)/
OD14
(OD14/OP14)/
OD14
IOD16
IOD16
IOD16
IOD16
(I/O8/OD8)/
O8
(I/O8/OD8)/
O8
(IS/O8/OD8)/
IS
(IS/O8/OD8)/
IS
(IS/O8/OD8)/
IS
(IS/O8/OD8)/
IS
(I/O12/ OD12)/
IO12
(I/O12/ OD12)/
IO12
(I/O12/
OD12)/IO12
(I/O12/
OD12)/IO12
Rev. 04-17-07
10
10
DESCRIPTION OF PIN FUNCTIONS
PIN
No./
QFP
BUFFER TYPE
PER
FUNCTION
(NOTE 1)
NAME
TOTAL
General Purpose I/O /
P17
General Purpose I/O /
P16 /nDS1
1
GP20/P17
IO8
(I/O8/OD8)/
IO8
1
GP21 /P16/
nDS1
IO12
(I/O12/OD12)/
IO12/(O12/
OD12)
43
General Purpose I/O /
P12/nMTR1
1
GP22 /P12/
nMTR1
IO12
45
General Purpose I/O /
System Option
General Purpose I/O
/MIDI_IN
General Purpose I/O
/MIDI_OUT
General Purpose I/O
/SMI Output
General Purpose I/O /
LED
General Purpose I/O /
LED
General Purpose I/O /
Power Management
Event
General Purpose I/O
/Device Disable Reg.
Control / FDC on
Parallel Port
1
IO8
IO8
(I/O8/OD8)/I
IO12
1
GP24
/SYSOPT
GP25
/MIDI_IN
GP26
/MIDI_OUT
GP27
/nIO_SMI
GP60 /LED1
(I/O12/
OD12)/IO12/
(O12/OD12)
(I/O8/OD8)
1
GP61 /LED2
IO12
1
GP42
/nIO_PME
IO12
(I/O12/OD12)/
O12
(I/O12/OD12)/
OD12
(I/O12/OD12)/
O12
(I/O12/OD12)/
O12
(I/O12/OD12)/
OD12
1
GP43/DDRC
/FDC_PP
IO8
41
42
46
47
50
48
49
17
28
1
1
1
SYMBOL
BUFFER
TYPE
IO12
IO12
NOTE
S
9
11
11
(I/O8/OD8)/I/I
Note:
The "n" as the first letter of a signal name indicates an "Active Low" signal.
Note 1: Buffer types per function on multiplexed pins are separated by a slash “/”. Buffer types in parenthesis
represent multiple buffer types for a single pin function.
Note 2: The nLPCPD pin may be tied high. The LPC interface will function properly if the nPCI_RESET signal
follows the protocol defined for the nLRESET signal in the “Low Pin Count Interface Specification”.
Note 3: If the 32kHz input clock is not used the CLKI32 pin must be grounded. There is a bit in the configuration
register at 0xF0 in Logical Device A that indicates whether or not the 32kHz clock is connected. This bit
determines the clock source for the fan tachometer, LED and “wake on specific key” logic. Set this bit to ‘1’
if the clock is not connected.
Note 4. The fan control pins (FAN1 and FAN2) come up as outputs and low following a VCC POR and Hard Reset.
Note 5: The IRTX pins (IRTX2/GP35 and GP53/TXD2) are driven low when the part is powered by VTR (VCC=0V
with VTR=3.3V). The IRTX2/GP35 pin will remain low following a power-up (VCC POR) until serial port 2 is
enabled by setting the activate bit, at which time the pin will reflect the state of the IR transmit output of the
IRCC block. The GP53/TXD2 pin will remain low following a VCC POR until the TXD2 function is selected
for the pin and serial port is enabled by setting the activate bit, at which time the pin will reflect the state of
the IR transmit output of the IRCC block (if IR is enabled).
Note 6: The “activate” bit for the CIrCC is reset by VTR POR only. The VCC power-up default for this pin is Logic “0” if the
IRTX2 function is programmed on the GPIO.
Note 7: The “activate” bit for Serial Port 2 is reset by VTR POR only. The VCC power-up default for this pin is Logic “0” if
the TXD2 function is programmed on the GPIO.
Note 8: VTR can be connected to VCC if no wakeup functionality is required.
Note 9: The GP24 /SYSOPT pin requires an external pulldown resistor to put the base IO address for configuration
at 0x02E. An external pullup resistor is required to move the base IO address for configuration to 0x04E.
Note 10: External pullups must be placed on the nKBDRST and A20M pins. These pins are GPIOs that are inputs
after an initial power-up (VTR POR). If the nKBDRST and A20M functions are to be used, the system must
ensure that these pins are high. See Section “Pins That Require External Pullup Resistor”.
Note 11: The LED pins are powered by VTR so that the LEDs can be controlled when the part is under VTR power
SMSC LPC47B27x
- 11 -
DATASHEET
Rev. 04-17-07
Note 12: The TXD1 pin defaults to tristate following a VTR POR since the activate bit is ‘0’, which means Serial Port
1 is in the inactive state.
Buffer Type Descriptions
Note: The buffer type values are specified at VCC=3.3V
IO12
Input/Output, 12mA sink, 6mA source.
IS/O12
Input with Schmitt Trigger/Output, 12mA sink, 6mA source.
O12
Output, 12mA sink, 6mA source.
OD12
Open Drain Output, 12mA sink.
O6
Output, 6mA sink, 3mA source.
O8
Output, 8mA sink, 4mA source.
OD8
Open Drain Output, 8mA sink.
IO8
Input/Output, 8mA sink, 4mA source.
IS/O8
Input with Schmitt Trigger/Output, 8mA sink, 4mA source.
OD14
Open Drain Output, 14mA sink.
OP14
Output, 14mA sink, 14mA source.
IOP14
Input/Output, 14mA sink, 14mA source. Backdrive protected.
IS/OP14
Input with Schmitt Trigger/Output, 14mA sink, 14mA source, Backdrive Protected.
IOD16
Input/Output (Open Drain), 16mA sink.
O4
Output, 4mA sink, 2mA source.
I
Input TTL Compatible.
IS
Input with Schmitt Trigger.
PCI_IO
Input/Output. These pins must meet the PCI 3.3V AC and DC Characteristics. (Note 1)
PCI_O
Output. These pins must meet the PCI 3.3V AC and DC Characteristics. (Note 1)
PCI_OD
Open Drain Output. These pins must meet the PCI 3.3V AC and DC Characteristics.
(Note 1)
PCI_I
Input. These pins must meet the PCI 3.3V AC and DC Characteristics. (Note 1)
PCI_ICLK
Clock Input. These pins must meet the PCI 3.3V AC and DC Characteristics and timing. (Note 2)
Note 1. See the PCI Local Bus Specification, Revision 2.1, Section 4.2.2.
Note 2. See the PCI Local Bus Specification, Revision 2.1, Section 4.2.2. and 4.2.3.
Pins That Require External Pullup Resistors
The following pins require external pullup resistors:
•
KDAT
•
KCLK
•
MDAT
•
MCLK
•
GP36/KBDRST if KBDRST function is used
•
GP37/A20M if A20M function is used
•
GP20/P17 If P17 function is used
•
GP21/P16 if P16 function is used
•
GP22/P12 if P12 function is used
•
GP27/nIO_SMI if nIO_SMI function is used as Open Drain Output
•
GP42/nIO_PME if nIO_PME function is used as Open Drain Output
•
SER_IRQ
•
GP40/DRVDEN0 if DRVDEN0 function is used as Open Drain
•
GP41/DRVDEN1 if DRVDEN1 function is used as Open Drain
•
nMTR0 if used as Open Drain Output
•
nDS0 if used as Open Drain Output
•
nDIR if used as Open Drain Output
•
nSTEP if used as Open Drain Output
•
nWDATA if used as Open Drain Output
•
nWGATE if used as Open Drain Output
•
nHDSEL if used as Open Drain Output
•
nINDEX
•
nTRK0
•
nWRTPRT
•
nRDATA
•
nDSKCHG
•
GP50-GP57 if the IRQx functions are used
SMSC LPC47B27x
- 12 -
DATASHEET
Rev. 04-17-07
BLOCK DIAGRAM
nIO_SMI
Game Port Signals*
(1-Dual)
...
nIO_PME
SMI
PME
Fan
Control
Game Port
WDT
FAN_TACH1*
FAN1*
FAN2*
FAN_TACH2*
MULTI-MODE
PARALLEL
PORT/FDC
MUX
DATA BUS
SER_IRQ
nSTB, nSLCTIN,
nINIT , nALF
SERIAL
IRQ
PCI_CLK
GENERAL
PURPOSE
I/O
ADDRESS BUS
ACPI
BLOCK
LPC Bus
Signals
LPC BUS
INTERFACE
CONFIGURATION
REGISTERS
16C550
COMPATIBLE
SERIAL
PORT 1
GP1[0:7]*
GP2[0:2,4:7]*
GP3[0:7]*, GP4[0:3]*
GP5[0:7]*, GP6[0:1]*
TXD1, nCTS1, nRTS1
RXD1
nDSR1, nDCD1, nRI1, nDTR1
CONTROL BUS
16C550
COMPATIBLE
SERIAL
PORT 2 WITH
INFRARED
WDATA
WCLOCK
SMSC
PROPRIETARY
82077
COMPATIBLE
VERTICAL
FLOPPYDISK
CONTROLLER
CORE
IRRX, IRTX
TXD2(IRTX), nCTS2, nRTS2*
RXD2(IRRX)*
nDSR2, nDCD2, nRI2, nDTR2*
DIGITAL
DATA
SEPARATOR
WITH WRITE
PRECOMPENSATION
MPU-401
SERIAL
PORT
MIDI_IN
MIDI_OUT
RCLOCK
RDATA
8042
CLOCK
GEN
VTR Vcc Vss
PD0-7
BUSY, SLCT, PE,
nERROR, nACK
nINDEX DENSEL nDS0
nTRK0
nDIR nMTR0
nDSKCHG nSTEP DRVDEN0nWDATA nRDATA
nWRPRT
nHDSEL DRVDEN1*
CLK32 CLOCKI
14MHz nWGATE
32KHz
KCLK
KDATA
MCLK
MDATA
GATEA20, KRESET
* Denotes Multifunction Pins
FIGURE 1 – LPC47B27x BLOCK DIAGRAM
REFERENCE DOCUMENTS
1. SMSC Consumer Infrared Communications Controller (CIrCC) V1.X
2. IEEE 1284 Extended Capabilities Port Protocol and ISA Standard, Rev. 1.14, July 14, 1993.
3. Hardware Description of the 8042, Intel 8 bit Embedded Controller Handbook.
4. PCI Bus Power Management Interface Specification, Rev. 1.0, Draft, March 18, 1997.
5. Low Pin Count (LPC) Interface Specification, Revision 1.0, September 29, 1997, Intel Document.
6. SMSC Application Note, AN 8-8: Using the Enhanced Keyboard and Mouse Wakeup Feature in SMSC Super I/O
Parts.
7. SMSC Application Note, AN 9-3: Application Considerations When Using the Powerdown Feature of SMSC
Floppy Disk Controllers.
3 VOLT OPERATION / 5 VOLT TOLERANCE
The LPC47B27x is a 3.3 Volt part. It is intended solely for 3.3V applications. Non-LPC bus pins are 5V tolerant; that
is, the input voltage is 5.5V max, and the I/O buffer output pads are backdrive protected.
The LPC interface pins are 3.3 V only. These signals meet PCI DC specifications for 3.3V signaling. These pins are:
•
LAD[3:0]
•
nLFRAME
•
nLDRQ
•
nLPCPD
The input voltage for all other pins is 5.5V max. These pins include all non-LPC Bus pins and the following pins:
•
nPCI_RESET
•
PCI_CLK
•
SER_IRQ
•
nIO_PME
SMSC LPC47B27x
- 13 -
DATASHEET
Rev. 04-17-07
POWER FUNCTIONALITY
The LPC47B27x has three power planes: VCC, VTR and VREF.
VCC Power
The LPC47B27x is a 3.3 Volt part. The VCC supply is 3.3 Volts (nominal). See the Operational Description Section
and the Maximum Current Values sub-section.
VTR Support
The LPC47B27x requires a trickle supply (VTR) to provide sleep current for the programmable wake-up events in the
PME interface when VCC is removed. The VTR supply is 3.3 Volts (nominal). See the Operational Description
Section. The maximum VTR current that is required depends on the functions that are used in the part. See Trickle
Power Functionality and Maximum Current Values sub-sections. If the LPC47B27x is not intended to provide wakeup capabilities on standby current, VTR can be connected to VCC. VTR powers the Consumer IR receiver, IR interface,
the CIR run-time registers, the PME configuration registers, and the PME interface. The VTR pin generates a VTR
Power-on-Reset signal to initialize these components.
Note: If VTR is to be used for programmable wake-up events when VCC is removed, VTR must be at its full minimum
potential at least 10 µs before Vcc begins a power-on cycle. When VTR and Vcc are fully powered, the potential
difference between the two supplies must not exceed 500mV.
Internal PWRGOOD
An internal PWRGOOD logical control is included to minimize the effects of pin-state uncertainty in the host interface
as Vcc cycles on and off. When the internal PWRGOOD signal is “1” (active), Vcc > 2.3V (nominal), and the
LPC47B27x host interface is active. When the internal PWRGOOD signal is “0” (inactive), Vcc ≤ 2.3V (nominal), and
the LPC47B27x host interface is inactive; that is, LPC bus reads and writes will not be decoded.
The LPC47B27x device pins nIO_PME, CLOCKI32, KDAT, MDAT, IRRX, nRI1, nRI2, RXD2 and most GPIOs (as
input) are part of the PME interface and remain active when the internal PWRGOOD signal has gone inactive,
provided VTR is powered. The IRTX2/GP35, GP53/TXD2, GP60/LED1 and GP61/LED2 pins also remain active when
the internal PWRGOOD signal has gone inactive, provided VTR is powered. See Trickle Power Functionality section.
The internal PWRGOOD signal is also used to determine the clock source for the CIrCC CIR and to disable the IR
Half Duplex Timeout.
32.768 kHz Trickle Clock Input
The LPC47B27x utilizes a 32.768 kHz trickle input to supply a clock signal for the fan tachometer logic, WDT, LED
blink and wake on specific key function. See the following section for more information.
The LPC47B27x also utilizes the 32.768 kHz trickle clock input and a clock multiplier (PLL) to drive the CIrCC block
when Vcc has been removed. The PME Power bit, CR22.7, is used to enable (power-up) the 32.768 kHz trickle clock
PLL. When the PME Power bit is set to “1” (active), the 32.768 kHz trickle clock PLL is running and can replace the
14.318 MHz clock source for the CIrCC Wake Event, depending upon the state of the internal PWRGOOD signal.
When the PME Power bit is reset to “0” (inactive/default), the 32.768 kHz trickle clock PLL is unpowered. The PME
power bit does not affect the other wakeup events.
LPC47B27x PLL CONTROLS AND SELECTS
PLL
CONTROL
(CR24.1)
1
0
0
PME
POWER
(CR22.7)
X
0
0
INTERNAL
PWRGOOD
X
0
1
0
1
0
0
1
1
SMSC LPC47B27x
DESCRIPTION
All PLLs Powered Down
32kHz PLL Unpowered, Not Selected,
14MHz PLL Powered, Selected.
32kHz PLL Powered, Selected,
14MHz PLL Unpowered, Not Selected.
32kHz PLL Powered, Not Selected,
14MHz PLL Powered, Selected.
- 14 -
DATASHEET
Rev. 04-17-07
Indication of 32kHz Clock
There is a bit to indicate whether or not the 32kHz clock input is connected to the LPC47B27x. This bit is located at
bit 0 of the CLOCKI32 register at 0xF0 in Logical Device A. This register is powered by VTR and reset on a VTR
POR.
Bit[0] (CLK32_PRSN) is defined as follows:
0=32kHz clock is connected to the CLKI32 pin (default)
1=32kHz clock is not connected to the CLKI32 pin (pin is grounded).
Bit 0 controls the source of the 32kHz (nominal) clock for the CIR logic, fan tachometer logic, WDT, the LED blink
logic and the “wake on specific key” logic. When the external 32kHz clock is connected, that will be the source for the
CIR logic, fan tachometer, LED and “wake on specific key” logic. When the external 32kHz clock is not connected,
an internal 32kHz clock source will be derived from the 14MHz clock for the CIR logic, fan tachometer, WDT, LED
and “wake on specific key” logic.
The following functions will not work under VTR power (VCC removed) if the external 32kHz clock is not connected.
These functions will work under VCC power even if the external 32kHz clock is not connected.
•
CIR wakeup
•
Wake on specific key
•
LED blink
•
Fan tachometer
•
WDT
Trickle Power Functionality
When the LPC47B27x is running under VTR only (VCC removed), PME wakeup events are active and (if enabled)
able to assert the nIO_PME pin active low. The following lists the wakeup events:
•
UART 1 Ring Indicator
•
UART 2 Ring Indicator
•
Keyboard data
•
Mouse data
•
CIR
•
Wake on Specific Key Logic
•
Fan Tachometers (Note)
•
GPIOs for wakeup. See below.
Note. The Fan Tachometers can generate a PME when VCC=0. Clear the enable bits for the fan tachometers
before removing fan power.
The following requirements apply to all I/O pins that are specified to be 5 volt tolerant.
ƒ
I/O buffers that are wake-up event compatible are powered by VCC. Under VTR power (VCC=0), these pins may
only be configured as inputs. These pins have input buffers into the wakeup logic that are powered by VTR.
ƒ
I/O buffers that may be configured as either push-pull or open drain under VTR power (VCC=0), are powered by
VTR. This means, at a minimum, they will source their specified current from VTR even when VCC is present.
The GPIOs that are used for PME wakeup as input are GP10-GP17, GP20-GP22, GP24-GP27, GP30-GP34, GP41,
GP43, GP50-GP57, GP60, GP61. These GPIOs function as follows (with the exception of GP53, GP60 and GP61 see below):
•
Buffers are powered by VCC, but in the absence of VCC they are backdrive protected (they do not impose a load
on any external VTR powered circuitry). They are wakeup compatible as inputs under VTR power. These pins
have input buffers into the wakeup logic that are powered by VTR.
All GPIOs listed above are for PME wakeup as a GPIO (or alternate function) excluding GP34, which has the IRRX2
function and is used for CIR PME wakeup only. Note that GP32 and GP33 cannot be used for wakeup under VTR
power (VCC=0) since these are the fan control pins which come up as outputs and low following a VCC POR and
Hard Reset. GP53 cannot be used for wakeup under VTR power since this is the TXD2(IRTX) pin which comes up
as output and low following a VTR POR, a VCC POR and Hard Reset. GP43 reverts to the basic GPIO function
when VCC is removed from the part, but its programmed input/output, invert/non-invert and output buffer type is
retained.
SMSC LPC47B27x
- 15 -
DATASHEET
Rev. 04-17-07
The other GPIOs function as follows:
GP36, GP37 and GP40:
•
Buffers are powered by VCC, but in the absence of VCC they are backdrive protected. These pins do not have
input buffers into the wakeup logic that are powered by VTR.
These pins are not used for wakeup.
GP35, GP42, GP53, GP60 and GP61:
•
Buffers powered by VTR.
GP35 and GP53 have IR transmit functionality and their output buffers are powered by VTR so that the pins are
always forced low when not used.
GP42 is the nIO_PME pin which is active under VTR.
GP60 and GP61 have LED as the alternate function and the logic is able to control the pin under VTR.
The IRTX pins (IRTX2/GP35 and GP53/TXD2) are powered by VTR so that they are driven low when VCC = 0V with
VTR = 3.3V. The IRTX2/GP35 pin will remain low following a VCC POR until serial port 2 is enabled by setting the
activate bit, at which time the pin will reflect the state of the IR transmit output of the IRCC block. The GP53/TXD2
pin will remain low following a VCC POR until the TXD2 function is selected for the pin and serial port is enabled by
setting the activate bit, at which time the pin will reflect the state of the IR transmit output of the IRCC block (if IR is
enabled). If the TXD2 function is selected for the pin, it will remain low following a VCC POR until the serial port is
enabled by setting the activate bit, at which time the pin will reflect the state of the transmit output of the serial port.
The following list summarizes the blocks, registers and pins that are powered by VTR.
•
PME interface block
•
PME runtime register block (includes all PME, SMI, GPIO, Fan and other miscellaneous registers)
•
CIR block
•
CIR runtime registers
•
CIR configuration registers
•
“Wake on Specific Key” logic
•
LED control logic
•
Fan Tachometers
•
Pins for PME Wakeup:
GP42/nIO_PME (output, buffer powered by VTR)
nRI1 (input)
GP50/nRI2 (input)
GP52/RXD2 (input)
KDAT (input)
IRRX2/GP34 (input)
GPIOs (GP10-GP17, GP20-GP22, GP24-GP27, GP30-GP37, GP41, GP43, GP50-GP57, GP60, GP61) – all
input-only except GP53, GP60, GP61. See below.
•
Other Pins
IRTX2/GP35 (output, buffer powered by VTR)
GP53/TXD2 (output, buffer powered by VTR)
GP60/LED1 (output, buffer powered by VTR)
GP61/LED2 (output, buffer powered by VTR)
VREF Pin
The LPC47B27x has a reference voltage pin input on pin 44 of the part. This reference voltage can be connected to
either a 5V supply or a 3.3V supply. It is used for the game port. See the “GAME PORT LOGIC” section.
Maximum Current Values
See the “Operational Description” section for the maximum current values.
The maximum VTR current, ITR, is given with all outputs open (not loaded) and all inputs in a fixed state (i.e., 0V or
3.3V). The total maximum current for the part is the unloaded value PLUS the maximum current sourced by the pin
that is driven by VTR. The pins that are powered by VTR are as follows: GP42 / nIO_PME, IRTX2 / GP35,
GP53/TXD2, GP60 / LED1, GP61 / LED2. These pins, if configured as push-pull outputs, will source a minimum of
6mA at 2.4V when driving.
SMSC LPC47B27x
- 16 -
DATASHEET
Rev. 04-17-07
The maximum VCC current, ICC, is given with all outputs open (not loaded) and all inputs in a fixed state (i.e., 0V or
3.3V).
The maximum VREF current, IREF, is given with all outputs open (not loaded) and all inputs in a fixed state (i.e., 0V or
3.3V).
Power Management Events (PME/SCI)
The LPC47B27x offers support for Power Management Events (PMEs), also referred to as System Control Interrupt
(SCI) events. The terms PME and SCI are used synonymously throughout this document to refer to the indication of
an event to the chipset via the assertion of the nIO_PME output signal on pin 17. See the “PME Support” section.
SMSC LPC47B27x
- 17 -
DATASHEET
Rev. 04-17-07
FUNCTIONAL DESCRIPTION
SUPER I/O REGISTERS
The address map, shown below in Table 1, shows the addresses of the different blocks of the Super I/O immediately
after power up. The base addresses of the FDC, serial and parallel ports, PME register block, Game port and
configuration register block can be moved via the configuration registers. Some addresses are used to access more
than one register.
HOST PROCESSOR INTERFACE (LPC)
The host processor communicates with the LPC47B27x through a series of read/write registers via the LPC interface.
The port addresses for these registers are shown in Table 1. Register access is accomplished through I/O cycles or
DMA transfers. All registers are 8 bits wide.
ADDRESS
Base+(0-5) and +(7)
Base+(0-7)
Base1+(0-7)
Base2+(0-7)
Base+(0-3)
Base+(0-7)
Base+(0-3), +(400-402)
Base+(0-7), +(400-402)
60, 64
Base + 0
Base + (0-5F)
Base + (0-1)
Base + (0-1)
Table 1 - Super I/O Block Addresses
LOGICAL
BLOCK NAME
DEVICE
Floppy Disk
0
Serial Port Com 1
4
Serial Port Com 2
5
Parallel Port
SPP
EPP
ECP
ECP+EPP+SPP
KYBD
Game Port
Runtime Registers
MPU-401
Configuration
NOTES
IR Support
Consumer IR
3
7
9
A
B
Note 1: Refer to the configuration register descriptions for setting the base address.
LPC INTERFACE
The following sub-sections specify the implementation of the LPC bus.
LPC Interface Signal Definition
The signals required for the LPC bus interface are described in the table below. LPC bus signals use PCI 33MHz
electrical signal characteristics.
SIGNAL NAME
LAD[3:0]
nLFRAME
TYPE
I/O
Input
nPCI_RESET
nLDRQ
nIO_PME
nLPCPD
Input
Output
OD
Input
SER_IRQ
PCI_CLK
I/O
Input
DESCRIPTION
LPC address/data bus. Multiplexed command, address and data bus.
Frame signal. Indicates start of new cycle and termination of broken
cycle
PCI Reset. Used as LPC Interface Reset.
Encoded DMA/Bus Master request for the LPC interface.
Power Mgt Event signal. Allows the LPC47B27x to request wakeup.
Powerdown Signal. Indicates that the LPC47B27x should prepare for
power to be shut on the LPC interface.
Serial IRQ.
PCI Clock.
Note: The nCLKRUN signal is not implemented in this part.
SMSC LPC47B27x
- 18 -
DATASHEET
Rev. 04-17-07
LPC Cycles
The following cycle types are supported by the LPC protocol.
Cycle Type
I/O Write
I/O Read
DMA Write
DMA Read
Transfer Size
1 Byte
1 Byte
1 Byte
1 Byte
LPC47B27x ignores cycles that it does not support.
Field Definitions
The data transfers are based on specific fields that are used in various combinations, depending on the cycle type.
These fields are driven onto the LAD[3:0] signal lines to communicate address, control and data information over the
LPC bus between the host and the LPC47B27x. See the Low Pin Count (LPC) Interface Specification Revision 1.0
from Intel, Section 4.2 for definition of these fields.
nLFRAME Usage
nLFRAME is used by the host to indicate the start of cycles and the termination of cycles due to an abort or time-out
condition. This signal is to be used by the LPC47B27x to know when to monitor the bus for a cycle.
This signal is used as a general notification that the LAD[3:0] lines contain information relative to the start or stop of a
cycle, and that the LPC47B27x monitors the bus to determine whether the cycle is intended for it. The use of
nLFRAME allows the LPC47B27x to enter a lower power state internally. There is no need for the LPC47B27x to
monitor the bus when it is inactive, so it can decouple its state machines from the bus, and internally gate its clocks.
When the LPC47B27x samples nLFRAME active, it immediately stops driving the LAD[3:0] signal lines on the next
clock and monitor the bus for new cycle information.
The nLFRAME signal functions as described in the Low Pin Count (LPC) Interface Specification Revision 1.0.
I/O Read and Write Cycles
The LPC47B27x is the target for I/O cycles. I/O cycles are initiated by the host for register or FIFO accesses, and will
generally have minimal Sync times. The minimum number of wait-states between bytes is 1. EPP cycles will depend
on the speed of the external device, and may have much longer Sync times.
Data transfers are assumed to be exactly 1-byte. If the CPU requested a 16 or 32-bit transfer, the host will break it
up into 8-bit transfers.
See the Low Pin Count (LPC) Interface Specification Reference, Section 5.2, for the sequence of cycles for the I/O
Read and Write cycles.
DMA Read and Write Cycles
DMA read cycles involve the transfer of data from the host (main memory) to the LPC47B27x. DMA write cycles
involve the transfer of data from the LPC47B27x to the host (main memory). Data will be coming from or going to a
FIFO and will have minimal Sync times. Data transfers to/from the LPC47B27x are 1, 2 or 4 bytes.
See the Low Pin Count (LPC) Interface Specification Reference, Section 6.4, for the field definitions and the
sequence of the DMA Read and Write cycles.
DMA Protocol
DMA on the LPC bus is handled through the use of the nLDRQ lines from the LPC47B27x and special encodings on
LAD[3:0] from the host.
The DMA mechanism for the LPC bus is described in the Low Pin Count (LPC) Interface Specification Revision 1.0.
SMSC LPC47B27x
- 19 -
DATASHEET
Rev. 04-17-07
POWER MANAGEMENT
CLOCKRUN Protocol
The CLKRUN# pin is not implemented in the LPC47B27x.
See the Low Pin Count (LPC) Interface Specification Reference, Section 8.1.
LPCPD Protocol
See the Low Pin Count (LPC) Interface Specification Reference, Section 8.2.
SYNC Protocol
See the Low Pin Count (LPC) Interface Specification Reference, Section 4.2.1.8 for a table of valid SYNC values.
Typical Usage
The SYNC pattern is used to add wait states. For read cycles, the LPC47B27x immediately drives the SYNC pattern
upon recognizing the cycle. The host immediately drives the sync pattern for write cycles. If the LPC47B27x needs to
assert wait states, it does so by driving 0101 or 0110 on LAD[3:0] until it is ready, at which point it will drive 0000 or
1001. The LPC47B27x will choose to assert 0101 or 0110, but not switch between the two patterns.
The data (or wait state SYNC) will immediately follow the 0000 or 1001 value.
The SYNC value of 0101 is intended to be used for normal wait states, wherein the cycle will complete within a few
clocks. The LPC47B27x uses a SYNC of 0101 for all wait states in a DMA transfer.
The SYNC value of 0110 is intended to be used where the number of wait states is large. This is provided for EPP
cycles, where the number of wait states could be quite large (>1 microsecond). However, the LPC47B27x uses a
SYNC of 0110 for all wait states in an I/O transfer.
The SYNC value is driven within 3 clocks.
SYNC Timeout
The SYNC value is driven within 3 clocks. If the host observes 3 consecutive clocks without a valid SYNC pattern, it
will abort the cycle.
The LPC47B27x does not assume any particular timeout. When the host is driving SYNC, it may have to insert a
very large number of wait states, depending on PCI latencies and retries.
SYNC Patterns and Maximum Number of SYNCS
If the SYNC pattern is 0101, then the host assumes that the maximum number of SYNCs is 8.
If the SYNC pattern is 0110, then no maximum number of SYNCs is assumed. The LPC47B27x has protection
mechanisms to complete the cycle. This is used for EPP data transfers and should utilize the same timeout
protection that is in EPP.
SYNC Error Indication
The LPC47B27x reports errors via the LAD[3:0] = 1010 SYNC encoding.
If the host was reading data from the LPC47B27x, data will still be transferred in the next two nibbles. This data may
be invalid, but it will be transferred by the LPC47B27x. If the host was writing data to the LPC47B27x, the data had
already been transferred.
In the case of multiple byte cycles, such as DMA cycles, an error SYNC terminates the cycle. Therefore, if the host is
transferring 4 bytes from a device, if the device returns the error SYNC in the first byte, the other three bytes will not
be transferred.
SMSC LPC47B27x
- 20 -
DATASHEET
Rev. 04-17-07
I/O and DMA START Fields
I/O and DMA cycles use a START field of 0000.
Reset Policy
The following rules govern the reset policy:
1) When nPCI_RESET goes inactive (high), the clock is assumed to have been running for 100usec prior to the
removal of the reset signal, so that everything is stable. This is the same reset active time after clock is stable
that is used for the PCI bus.
2) When nPCI_RESET goes active (low):
a) the host drives the nLFRAME signal high, tristates the LAD[3:0] signals, and ignores the nLDRQ signal.
b) the LPC47B27x must ignore nLFRAME, tristate the LAD[3:0] pins and drive the nLDRQ signal inactive
(high).
LPC TRANSFERS
Wait State Requirements
I/O Transfers
The LPC47B27x inserts three wait states for an I/O read and two wait states for an I/O write cycle. A SYNC of 0110 is
used for all I/O transfers. The exception to this is for transfers where IOCHRDY would normally be deasserted in an
ISA transfer (i.e., EPP or IrCC transfers) in which case the sync pattern of 0110 is used and a large number of syncs
may be inserted (up to 330 which corresponds to a timeout of 10us).
DMA Transfers
The LPC47B27x inserts three wait states for a DMA read and four wait states for a DMA write cycle. A SYNC of
0101 is used for all DMA transfers.
See the example timing for the LPC cycles in the “Timing Diagrams” section.
SMSC LPC47B27x
- 21 -
DATASHEET
Rev. 04-17-07
FLOPPY DISK CONTROLLER
The Floppy Disk Controller (FDC) provides the interface between a host microprocessor and the floppy disk drives. The
FDC integrates the functions of the Formatter/Controller, Digital Data Separator, Write Precompensation and Data Rate
Selection logic for an IBM XT/AT compatible FDC. The true CMOS 765B core guarantees 100% IBM PC XT/AT
compatibility in addition to providing data overflow and underflow protection.
The FDC is compatible to the 82077AA using
SMSC's proprietary floppy disk controller core.
FDC INTERNAL REGISTERS
The Floppy Disk Controller contains eight internal registers which facilitate the interfacing between the host
microprocessor and the disk drive. Table 2 shows the addresses required to access these registers. Registers other
than the ones shown are not supported. The rest of the description assumes that the primary addresses have been
selected.
Table 2 - Status, Data and Control Registers
(Shown with base addresses of 3F0 and 370)
PRIMARY
SECONDARY
ADDRESS
ADDRESS
R/W
REGISTER
3F0
370
R
Status Register A (SRA)
3F1
371
R
Status Register B (SRB)
3F2
372
R/W
Digital Output Register (DOR)
373
R/W
Tape Drive Register (TDR)
3F3
3F4
374
R
Main Status Register (MSR)
3F4
374
W
Data Rate Select Register (DSR)
3F5
375
R/W
Data (FIFO)
3F6
376
Reserved
3F7
377
R
Digital Input Register (DIR)
3F7
377
W
Configuration Control Register (CCR)
STATUS REGISTER A (SRA)
Address 3F0 READ ONLY
This register is read-only and monitors the state of the internal interrupt signal and several disk interface
pins in PS/2 and Model 30 modes. The SRA can be accessed at any time when in PS/2 mode. In the PC/AT mode the
data bus pins D0 - D7 are held in a high impedance state for a read of address 3F0.
PS/2 Mode
RESET
COND.
7
INT
PENDING
0
6
nDRV2
5
STEP
1
0
4
3
2
nTRK0 HDSEL nINDX
N/A
0
N/A
1
nWP
0
DIR
N/A
0
BIT 0 DIRECTION
Active high status indicating the direction of head movement. A logic "1" indicates inward direction; a logic "0" indicates
outward direction.
BIT 1 nWRITE PROTECT
Active low status of the WRITE PROTECT disk interface input. A logic "0" indicates that the disk is write protected.
BIT 2 nINDEX
Active low status of the INDEX disk interface input.
BIT 3 HEAD SELECT
Active high status of the HDSEL disk interface input. A logic "1" selects side 1 and a logic "0" selects side 0.
SMSC LPC47B27x
- 22 -
DATASHEET
Rev. 04-17-07
BIT 4 nTRACK 0
Active low status of the TRK0 disk interface input.
BIT 5 STEP
Active high status of the STEP output disk interface output pin.
BIT 6 nDRV2
This function is not supported. This bit is always read as “1”.
BIT 7 INTERRUPT PENDING
Active high bit indicating the state of the Floppy Disk Interrupt output.
PS/2 Model 30 Mode
RESET
COND.
7
INT
PENDING
0
6
DRQ
0
5
STEP
F/F
0
4
TRK0
3
nHDSEL
2
INDX
1
WP
0
nDIR
N/A
1
N/A
N/A
1
BIT 0 nDIRECTION
Active low status indicating the direction of head movement. A logic "0" indicates inward direction; a logic "1" indicates
outward direction.
BIT 1 WRITE PROTECT
Active high status of the WRITE PROTECT disk interface input. A logic "1" indicates that the disk is write protected.
BIT 2 INDEX
Active high status of the INDEX disk interface input.
BIT 3 nHEAD SELECT
Active low status of the HDSEL disk interface input. A logic "0" selects side 1 and a logic "1" selects side 0.
BIT 4 TRACK 0
Active high status of the TRK0 disk interface input.
BIT 5 STEP
Active high status of the latched STEP disk interface output pin. This bit is latched with the STEP output going active,
and is cleared with a read from the DIR register, or with a hardware or software reset.
BIT 6 DMA REQUEST
Active high status of the DMA request pending.
BIT 7 INTERRUPT PENDING
Active high bit indicating the state of the Floppy Disk Interrupt.
STATUS REGISTER B (SRB)
Address 3F1 READ ONLY
This register is read-only and monitors the state of several disk interface pins in PS/2 andModel 30 modes. The SRB
can be accessed at any time when in PS/2 mode. In the PC/AT mode the data bus pins D0 - D7 are held in a high
impedance state for a read of address 3F1.
PS/2 Mode
RESET
COND.
7
1
6
1
1
1
5
4
3
2
DRIVE WDATA RDATA WGATE
SEL0 TOGGLE TOGGLE
0
0
0
0
1
MOT
EN1
0
0
MOT
EN0
0
BIT 0 MOTOR ENABLE 0
Active high status of the MTR0 disk interface output pin. This bit is low after a hardware reset and unaffected by a
software reset.
SMSC LPC47B27x
- 23 -
DATASHEET
Rev. 04-17-07
BIT 1 MOTOR ENABLE 1
Active high status of the MTR1 disk interface output pin. This bit is low after a hardware reset and unaffected by a
software reset.
BIT 2 WRITE GATE
Active high status of the WGATE disk interface output.
BIT 3 READ DATA TOGGLE
Every inactive edge of the RDATA input causes this bit to change state.
BIT 4 WRITE DATA TOGGLE
Every inactive edge of the WDATA input causes this bit to change state.
BIT 5 DRIVE SELECT 0
Reflects the status of the Drive Select 0 bit of the DOR (address 3F2 bit 0). This bit is cleared after a hardware reset
and it is unaffected by a software reset.
BIT 6 RESERVED
Always read as a logic "1".
BIT 7 RESERVED
Always read as a logic "1".
PS/2 Model 30 Mode
RESET
COND.
7
nDRV2
6
nDS1
5
nDS0
N/A
1
1
4
WDATA
F/F
0
3
RDATA
F/F
0
2
WGATE
F/F
0
1
nDS3
0
nDS2
1
1
BIT 0 nDRIVE SELECT 2
The DS2 disk interface is not supported.
BIT 1 nDRIVE SELECT 3
The DS3 disk interface is not supported.
BIT 2 WRITE GATE
Active high status of the latched WGATE output signal. This bit is latched by the active going edge of WGATE and is
cleared by the read of the DIR register.
BIT 3 READ DATA
Active high status of the latched RDATA output signal. This bit is latched by the inactive going edge of RDATA and is
cleared by the read of the DIR register.
BIT 4 WRITE DATA
Active high status of the latched WDATA output signal. This bit is latched by the inactive going edge of WDATA and is
cleared by the read of the DIR register. This bit is not gated with WGATE.
BIT 5 nDRIVE SELECT 0
Active low status of the DS0 disk interface output.
BIT 6 nDRIVE SELECT 1
Active low status of the DS1 disk interface output.
BIT 7 nDRV2
Active low status of the DRV2 disk interface input. Note: This function is not supported.
SMSC LPC47B27x
- 24 -
DATASHEET
Rev. 04-17-07
DIGITAL OUTPUT REGISTER (DOR)
Address 3F2 READ/WRITE
The DOR controls the drive select and motor enables of the disk interface outputs. It also contains the enable for
the DMA logic and a software reset bit. The contents of the DOR are unaffected by a software reset. The DOR can be
written to at any time.
7
MOT
EN3
0
RESET
COND.
6
MOT
EN2
0
5
MOT
EN1
0
4
MOT
EN0
0
3
2
1
0
DMAEN nRESE DRIVE DRIVE
T
SEL1
SEL0
0
0
0
0
BIT 0 and 1 DRIVE SELECT
These two bits are binary encoded for the drive selects, thereby allowing only one drive to be selected at one time.
BIT 2 nRESET
A logic "0" written to this bit resets the Floppy disk controller. This reset will remain active until a logic "1" is written to
this bit. This software reset does not affect the DSR and CCR registers, nor does it affect the other bits of the DOR
register. The minimum reset duration required is 100ns, therefore toggling this bit by consecutive writes to this register
is a valid method of issuing a software reset.
BIT 3 DMAEN
PC/AT and Model 30 Mode:
Writing this bit to logic "1" will enable the DMA and interrupt functions. This bit being a logic "0" will disable the DMA and
interrupt functions. This bit is a logic "0" after a reset and in these modes.
PS/2 Mode: In this mode the DMA and interrupt functions are always enabled. During a reset, this bit will be cleared to a
logic "0".
BIT 4 MOTOR ENABLE 0
This bit controls the MTR0 disk interface output. A logic "1" in this bit will cause the output pin to go active.
DRIVE
0
1
DOR VALUE
1CH
2DH
BIT 5 MOTOR ENABLE 1
This bit controls the MTR1 disk interface output. A logic "1" in this bit will cause the output pin to go active.
BIT 6 MOTOR ENABLE 2
The MTR2 disk interface output is not supported in the LPC47B27x.
BIT 7 MOTOR ENABLE 3
The MTR3 disk interface output is not supported in the LPC47B27x.
DRIVE
DOR VALUE
0
1
1CH
2DH
Table 4 - Internal 2 Drive Decode - Normal
MOTOR ON OUTPUTS
DIGITAL OUTPUT
DRIVE SELECT OUTPUTS
REGISTER
(ACTIVE LOW)
(ACTIVE LOW)
Bit 5
SMSC LPC47B27x
Bit 4
Bit1
Bit 0
nDS1
nDS0
nMTR1
nMTR0
X
1
0
0
1
0
nBIT 5
nBIT 4
1
X
0
1
0
1
nBIT 5
nBIT 4
0
0
X
X
1
1
nBIT 5
nBIT 4
- 25 -
DATASHEET
Rev. 04-17-07
Table 5 - Internal 2 Drive Decode - Drives 0 and 1 Swapped
MOTOR ON OUTPUTS
DIGITAL OUTPUT
DRIVE SELECT OUTPUTS
REGISTER
(ACTIVE LOW)
(ACTIVE LOW)
Bit 5
Bit 4
Bit1
Bit 0
nDS1
nDS0
nMTR1
nMTR0
X
1
0
0
0
1
nBIT 4
nBIT 5
1
X
0
1
1
0
nBIT 4
nBIT 5
0
0
X
X
1
1
nBIT 4
nBIT 5
TAPE DRIVE REGISTER (TDR)
Address 3F3 READ/WRITE
The Tape Drive Register (TDR) is included for 82077 software compatibility and allows the user to assign tape support
to a particular drive during initialization. Any future references to that drive automatically invokes tape support. The TDR
Tape Select bits TDR.[1:0] determine the tape drive number. Table 3 illustrates the Tape Select Bit encoding. Note that
drive 0 is the boot device and cannot be assigned tape support. The remaining Tape Drive Register bits TDR.[7:2] are
tristated when read. The TDR is unaffected by a software reset.
Table 3 - Tape Select Bits
TAPE SEL1
TAPE SEL0
DRIVE
(TDR.1)
(TDR.0)
SELECTED
0
0
None
0
1
1
1
0
2
1
1
3
Normal Floppy Mode
Normal mode. Register 3F3 contains only bits 0 and 1. When this register is read, bits 2 - 7 are ‘0’.
REG 3F3
DB7
0
DB6
0
DB5
0
DB4
0
DB3
0
DB2
0
DB1
tape sel1
DB0
tape sel0
DB1
tape sel1
DB0
tape sel0
Enhanced Floppy Mode 2 (OS2)
Register 3F3 for Enhanced Floppy Mode 2 operation.
DB7
DB6
REG 3F3 Reserved Reserved
DB5
DB4
Drive Type ID
DB3
DB2
Floppy Boot Drive
Table 6 - Drive Type ID
DIGITAL OUTPUT REGISTER
REGISTER 3F3 - DRIVE TYPE ID
Bit 1
Bit 0
Bit 5
Bit 4
0
0
L0-CRF2 - B1
L0-CRF2 - B0
0
1
L0-CRF2 - B3
L0-CRF2 - B2
1
0
L0-CRF2 - B5
L0-CRF2 - B4
1
1
L0-CRF2 - B7
L0-CRF2 - B6
Note:
L0-CRF2-Bx = Logical Device 0, Configuration Register F2, Bit x.
DATA RATE SELECT REGISTER (DSR)
Address 3F4 WRITE ONLY
This register is write only. It is used to program the data rate, amount of write precompensation, power down status, and
software reset. The data rate is programmed using the Configuration Control Register (CCR) not the DSR, for PC/AT
and PS/2 Model 30.
SMSC LPC47B27x
- 26 -
DATASHEET
Rev. 04-17-07
RESET
COND.
7
6
S/W
POWER
RESET DOWN
0
0
5
0
0
4
PRECOMP2
0
3
PRECOMP1
0
2
1
0
PREDRATE DRATE
COMP0 SEL1
SEL0
0
1
0
Other applications can set the data rate in the DSR. The data rate of the floppy controller is the most recent write of
either the DSR or CCR. The DSR is unaffected by a software reset. A hardware reset will set the DSR to 02H, which
corresponds to the default precompensation setting and 250 Kbps.
BIT 0 and 1 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual data
rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.
BIT 2 through 4 PRECOMPENSATION SELECT
These three bits select the value of write precompensation that will be applied to the WDATA output signal. Table 7
shows the precompensation values for the combination of these bits settings. Track 0 is the default starting track
number to start precompensation. this starting track number can be changed by the configure command.
BIT 5 UNDEFINED
Should be written as a logic "0".
BIT 6 LOW POWER
A logic "1" written to this bit will put the floppy controller into manual low power mode. The floppy controller clock and
data separator circuits will be turned off. The controller will come out of manual low power mode after a software reset
or access to the Data Register or Main Status Register.
BIT 7 SOFTWARE RESET
This active high bit has the same function as the DOR RESET (DOR bit 2) except that this bit is self clearing.
Note: The DSR is Shadowed in the Floppy Data Rate Select Shadow Register, located at the offset 0x1F in the runtime
register block.
Table 7 - Precompensation Delays
PRECOMPENSATION DELAY (nsec)
<2Mbps
2Mbps
0.00
0
41.67
20.8
83.34
41.7
125.00
62.5
166.67
83.3
208.33
104.2
250.00
125
Default
Default
Default: See Table 10
PRECOMP
432
111
001
010
011
100
101
110
000
DRIVE RATE
Table 8 - Data Rates
DATA RATE
DATA RATE
DRATE(1)
DENSEL
SMSC LPC47B27x
DRT1
DRT0
SEL1
SEL0
MFM
FM
1
0
0
0
0
0
0
0
0
0
1
0
0
1
1
0
1
0
1Meg
500
300
250
--250
150
125
1
1
0
0
1
0
0
1
1
0
1
0
0
0
0
0
1
1
1
1
1
0
0
1
1
0
1
0
1Meg
500
500
250
--250
250
125
1
1
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1Meg
---
1
1
1
- 27 -
DATASHEET
Rev. 04-17-07
DRIVE RATE
DATA RATE
DATA RATE
DRATE(1)
DENSEL
DRT1
1
1
1
DRT0
0
0
0
SEL1
0
0
1
Drive Rate Table (Recommended)
SEL0
0
1
0
MFM
500
2Meg
250
FM
250
--125
1
0
0
1
0
0
1
0
0
1
0
00 = 360K, 1.2M, 720K, 1.44M and 2.88M Vertical Format
01 = 3-Mode Drive
10 = 2 Meg Tape
Note 1: The DRATE and DENSEL values are mapped onto the DRVDEN pins.
DT1
0
DT0
0
1
0
1
0
1
1
Table 9 - DRVDEN Mapping
DRVDEN1 (1)
DRVDEN0 (1)
DRIVE TYPE
DRATE0
DENSEL
4/2/1 MB 3.5"
2/1 MB 5.25" FDDS
2/1.6/1 MB 3.5" (3-MODE)
DRATE0
DRATE1
DRATE0
nDENSEL
PS/2
DRATE1
DRATE0
Table 10 - Default Precompensation Delays
PRECOMPENSATION
DATA RATE
DELAYS
2 Mbps
20.8 ns
1 Mbps
41.67 ns
500 Kbps
125 ns
300 Kbps
125 ns
250 Kbps
125 ns
MAIN STATUS REGISTER
Address 3F4 READ ONLY
The Main Status Register is a read-only register and indicates the status of the disk controller. The Main Status Register
can be read at any time. The MSR indicates when the disk controller is ready to receive data via the Data Register. It
should be read before each byte transferring to or from the data register except in DMA mode. No delay is required
when reading the MSR after a data transfer.
7
6
RQM
DIO
5
NON
DMA
4
CMD
BUSY
3
2
Reserved Reserved
1
DRV1
BUSY
0
DRV0
BUSY
BIT 0 - 1 DRV x BUSY
These bits are set to 1s when a drive is in the seek portion of a command, including implied and overlapped seeks and
recalibrates.
BIT 4 COMMAND BUSY
This bit is set to a 1 when a command is in progress. This bit will go active after the command byte has been accepted
and goes inactive at the end of the results phase. If there is no result phase (Seek, Recalibrate commands), this bit is
returned to a 0 after the last command byte.
BIT 5 NON-DMA
Reserved, read ‘0’. This part does not support non-DMA mode.
BIT 6 DIO
Indicates the direction of a data transfer once a RQM is set. A 1 indicates a read and a 0 indicates a write is required.
BIT 7 RQM
Indicates that the host can transfer data if set to a 1. No access is permitted if set to a 0.
SMSC LPC47B27x
- 28 -
DATASHEET
Rev. 04-17-07
DATA REGISTER (FIFO)
Address 3F5 READ/WRITE
All command parameter information, disk data and result status are transferred between the host processor and the
floppy disk controller through the Data Register.
Data transfers are governed by the RQM and DIO bits in the Main Status Register.
The Data Register defaults to FIFO disabled mode after any form of reset. This maintains PC/AT hardware
compatibility. The default values can be changed through the Configure command (enable full FIFO operation with
threshold control). The advantage of the FIFO is that it allows the system a larger DMA latency without causing a disk
error. Table 11 gives several examples of the delays with a FIFO.
The data is based upon the following formula:
Threshold # x
1
DATA RATE
x8
- 1.5 µs = DELAY
At the start of a command, the FIFO action is always disabled and command parameters must be sent based upon the
RQM and DIO bit settings. As the command execution phase is entered, the FIFO is cleared of any data to ensure that
invalid data is not transferred.
An overrun or underrun will terminate the current command and the transfer of data. Disk writes will complete the current
sector by generating a 00 pattern and valid CRC. Reads require the host to remove the remaining data so that the result
phase may be entered.
Table 11 - FIFO Service Delay
FIFO THRESHOLD
MAXIMUM DELAY TO SERVICING AT
EXAMPLES
2 Mbps DATA RATE
1 byte
1 x 4 µs - 1.5 µs = 2.5 µs
2 bytes
2 x 4 µs - 1.5 µs = 6.5 µs
8 bytes
8 x 4 µs - 1.5 µs = 30.5 µs
15 bytes
15 x 4 µs - 1.5 µs = 58.5 µs
FIFO THRESHOLD
EXAMPLES
1 byte
2 bytes
8 bytes
15 bytes
MAXIMUM DELAY TO SERVICING AT
1 Mbps DATA RATE
1 x 8 µs - 1.5 µs = 6.5 µs
2 x 8 µs - 1.5 µs = 14.5 µs
8 x 8 µs - 1.5 µs = 62.5 µs
15 x 8 µs - 1.5 µs = 118.5 µs
FIFO THRESHOLD
EXAMPLES
1 byte
2 bytes
8 bytes
15 bytes
MAXIMUM DELAY TO SERVICING AT
500 Kbps DATA RATE
1 x 16 µs - 1.5 µs = 14.5 µs
2 x 16 µs - 1.5 µs = 30.5 µs
8 x 16 µs - 1.5 µs = 126.5 µs
15 x 16 µs - 1.5 µs = 238.5 µs
DIGITAL INPUT REGISTER (DIR)
Address 3F7 READ ONLY
This register is read-only in all modes.
PC-AT Mode
RESET
COND.
SMSC LPC47B27x
7
DSK
CHG
N/A
6
0
5
0
4
0
3
0
2
0
1
0
0
0
N/A
N/A
N/A
N/A
N/A
N/A
N/A
- 29 -
DATASHEET
Rev. 04-17-07
BIT 0 - 6 UNDEFINED
The data bus outputs D0 - 6 are read as ‘0’.
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
PS/2 Mode
RESET
COND.
7
DSK
CHG
N/A
6
1
5
1
4
1
3
1
N/A
N/A
N/A
N/A
2
1
0
DRATE DRATE nHIGH
SEL1
SEL0 nDENS
N/A
N/A
1
BIT 0 nHIGH DENS
This bit is low whenever the 500 Kbps or 1 Mbps data rates are selected, and high when 250 Kbps and 300 Kbps are
selected.
BITS 1 - 2 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual data
rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.
BITS 3 - 6 UNDEFINED
Always read as a logic "1"
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
Model 30 Mode
RESET
COND.
7
DSK
CHG
N/A
6
0
5
0
4
0
0
0
0
3
2
1
0
DMAEN NOPREC DRATE DRATE
SEL1
SEL0
0
0
1
0
BITS 0 - 1 DATA RATE SELECT
These bits control the data rate of the floppy controller. See Table 8 for the settings corresponding to the individual data
rates. The data rate select bits are unaffected by a software reset, and are set to 250 Kbps after a hardware reset.
BIT 2 NOPREC
This bit reflects the value of NOPREC bit set in the CCR register.
BIT 3 DMAEN
This bit reflects the value of DMAEN bit set in the DOR register bit 3.
BITS 4 - 6 UNDEFINED
Always read as a logic "0"
BIT 7 DSKCHG
This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the value
programmed in the Force Disk Change Register (see Runtime Register at offset 0x1E).
SMSC LPC47B27x
- 30 -
DATASHEET
Rev. 04-17-07
CONFIGURATION CONTROL REGISTER (CCR)
Address 3F7 WRITE ONLY
PC/AT and PS/2 Modes
RESET
COND.
7
0
6
0
5
0
4
0
3
0
2
0
N/A
N/A
N/A
N/A
N/A
N/A
1
0
DRATE DRATE
SEL1
SEL0
1
0
BIT 0 and 1 DATA RATE SELECT 0 and 1
These bits determine the data rate of the floppy controller. See Table 8 for the appropriate values.
BIT 2 - 7 RESERVED
Should be set to a logical "0"
PS/2 Model 30 Mode
RESET
COND.
7
0
6
0
5
0
4
0
3
0
N/A
N/A
N/A
N/A
N/A
2
1
0
NOPREC DRATE DRATE
SEL1
SEL0
N/A
1
0
BIT 0 and 1 DATA RATE SELECT 0 and 1
These bits determine the data rate of the floppy controller. See Table 8 for the appropriate values.
BIT 2 NO PRECOMPENSATION
This bit can be set by software, but it has no functionality. It can be read by bit 2 of the DSR when in Model 30 register
mode. Unaffected by software reset.
BIT 3 - 7 RESERVED
Should be set to a logical "0"
Table 9 shows the state of the DENSEL pin. The DENSEL pin is set high after a hardware reset and is unaffected by the
DOR and the DSR resets.
STATUS REGISTER ENCODING
During the Result Phase of certain commands, the Data Register contains data bytes that give the status of the
command just executed.
BIT NO.
7,6
SYMBOL
IC
5
SE
4
EC
SMSC LPC47B27x
Table 12 - Status Register 0
NAME
DESCRIPTION
Interrupt Code 00 - Normal termination of command. The specified
command was properly executed and completed without
error.
01 - Abnormal termination of command. Command
execution was started, but was not successfully
completed.
10 - Invalid command. The requested command could
not be executed.
11 - Abnormal termination caused by Polling.
Seek End
The FDC completed a Seek, Relative Seek or
Recalibrate command (used during a Sense Interrupt
Command).
Equipment
The TRK0 pin failed to become a "1" after:
Check
1. 80 step pulses in the Recalibrate command.
2. The Relative Seek command caused the FDC to
step outward beyond Track 0.
- 31 -
DATASHEET
Rev. 04-17-07
BIT NO.
3
2
1,0
SYMBOL
H
DS1,0
BIT NO.
7
SYMBOL
EN
6
5
DE
4
OR
3
2
ND
1
NW
0
MA
BIT NO.
7
6
CM
5
DD
4
WC
3
2
1
BC
0
MD
BIT NO.
7
6
5
SMSC LPC47B27x
SYMBOL
SYMBOL
WP
NAME
DESCRIPTION
Unused. This bit is always "0".
Head Address The current head address.
Drive Select
The current selected drive.
Table 13 - Status Register 1
DESCRIPTION
The FDC tried to access a sector beyond the final sector
of the track (255D). Will be set if TC is not issued after
Read or Write Data command.
Unused. This bit is always "0".
Data Error
The FDC detected a CRC error in either the ID field or
the data field of a sector.
Overrun/
Becomes set if the FDC does not receive CPU or DMA
Underrun
service within the required time interval, resulting in data
overrun or underrun.
Unused. This bit is always "0".
No Data
Any one of the following:
1. Read Data, Read Deleted Data command - the FDC
did not find the specified sector.
2. Read ID command - the FDC cannot read the ID field
without an error.
3. Read A Track command - the FDC cannot find the
proper sector sequence.
Not Writeable WP pin became a "1" while the FDC is executing a Write
Data, Write Deleted Data, or Format A Track command.
Missing
Any one of the following:
Address Mark 1. The FDC did not detect an ID address mark at the
specified track after encountering the index pulse
from the nINDEX pin twice.
2. The FDC cannot detect a data address mark or a
deleted data address mark on the specified track.
NAME
End of
Cylinder
Table 14 - Status Register 2
NAME
DESCRIPTION
Unused. This bit is always "0".
Control Mark Any one of the following:
Read Data command - the FDC encountered a deleted
data address mark.
Read Deleted Data command - the FDC encountered a
data address mark.
Data Error in
The FDC detected a CRC error in the data field.
Data Field
Wrong
The track address from the sector ID field is different
Cylinder
from the track address maintained inside the FDC.
Unused. This bit is always "0".
Unused. This bit is always "0".
Bad Cylinder The track address from the sector ID field is different
from the track address maintained inside the FDC and is
equal to FF hex, which indicates a bad track with a hard
error according to the IBM soft-sectored format.
Missing Data The FDC cannot detect a data address mark or a
Address Mark deleted data address mark.
Table 15 - Status Register 3
NAME
DESCRIPTION
Unused. This bit is always "0".
Write
Indicates the status of the WP pin.
Protected
Unused. This bit is always "1".
- 32 -
DATASHEET
Rev. 04-17-07
BIT NO.
4
3
2
1,0
SYMBOL
T0
HD
DS1,0
NAME
Track 0
DESCRIPTION
Indicates the status of the TRK0 pin.
Unused. This bit is always "1".
Head Address Indicates the status of the HDSEL pin.
Drive Select
Indicates the status of the DS1, DS0 pins.
RESET
There are three sources of system reset on the FDC: the nPCI_RESET pin, a reset generated via a bit in the DOR, and
a reset generated via a bit in the DSR. At power on, a Power On Reset initializes the FDC. All resets take the FDC out
of the power down state.
All operations are terminated upon a nPCI_RESET, and the FDC enters an idle state. A reset while a disk write is in
progress will corrupt the data and CRC.
On exiting the reset state, various internal registers are cleared, including the Configure command information, and the
FDC waits for a new command. Drive polling will start unless disabled by a new Configure command.
nPCI_RESET Pin (Hardware Reset)
The nPCI_RESET pin is a global reset and clears all registers except those programmed by the Specify command. The
DOR reset bit is enabled and must be cleared by the host to exit the reset state.
DOR Reset vs. DSR Reset (Software Reset)
These two resets are functionally the same. Both will reset the FDC core, which affects drive status information and the
FIFO circuits. The DSR reset clears itself automatically while the DOR reset requires the host to manually clear it. DOR
reset has precedence over the DSR reset. The DOR reset is set automatically upon a pin reset. The user must
manually clear this reset bit in the DOR to exit the reset state.
MODES OF OPERATION
The FDC has three modes of operation, PC/AT mode, PS/2 mode and Model 30 mode. These are determined by the
state of the Interface Mode bits in LD0-CRF0[3,2].
PC/AT mode
The PC/AT register set is enabled, the DMA enable bit of the DOR becomes valid (controls the interrupt and DMA
functions), and DENSEL is an active high signal.
PS/2 mode
This mode supports the PS/2 models 50/60/80 configuration and register set. The DMA bit of the DOR becomes a
"don't care". The DMA and interrupt functions are always enabled, and DENSEL is active low.
Model 30 mode
This mode supports PS/2 Model 30 configuration and register set. The DMA enable bit of the DOR becomes valid
(controls the interrupt and DMA functions), and DENSEL is active low.
DMA TRANSFERS
DMA transfers are enabled with the Specify command and are initiated by the FDC by activating a DMA request cycle.
DMA read, write and verify cycles are supported. The FDC supports two DMA transfer modes: Single Transfer and
Burst Transfer. Burst mode is enabled via Logical Device 0-CRF0-Bit[1] (LD0-CRF0[1]).
CONTROLLER PHASES
For simplicity, command handling in the FDC can be divided into three phases: Command, Execution, and Result. Each
phase is described in the following sections.
Command Phase
After a reset, the FDC enters the command phase and is ready to accept a command from the host. For each of the
commands, a defined set of command code bytes and parameter bytes has to be written to the FDC before the
command phase is complete. (Please refer to Table 16 for the command set descriptions). These bytes of data must be
transferred in the order prescribed.
SMSC LPC47B27x
- 33 -
DATASHEET
Rev. 04-17-07
Before writing to the FDC, the host must examine the RQM and DIO bits of the Main Status Register. RQM and DIO
must be equal to "1" and "0" respectively before command bytes may be written. RQM is set false by the FDC after
each write cycle until the received byte is processed. The FDC asserts RQM again to request each parameter byte of
the command unless an illegal command condition is detected. After the last parameter byte is received, RQM remains
"0" and the FDC automatically enters the next phase as defined by the command definition.
The FIFO is disabled during the command phase to provide for the proper handling of the "Invalid Command" condition.
Execution Phase
All data transfers to or from the FDC occur during the execution phase, which can proceed in DMA or non-DMA mode
as indicated in the Specify command.
After a reset, the FIFO is disabled. Each data byte is transferred by a read/write or DMA cycle depending on the DMA
mode. The Configure command can enable the FIFO and set the FIFO threshold value.
The following paragraphs detail the operation of the FIFO flow control. In these descriptions, <threshold> is defined as
the number of bytes available to the FDC when service is requested from the host and ranges from 1 to 16. The
parameter FIFOTHR, which the user programs, is one less and ranges from 0 to 15.
A low threshold value (i.e. 2) results in longer periods of time between service requests, but requires faster servicing of
the request for both read and write cases. The host reads (writes) from (to) the FIFO until empty (full), then the transfer
request goes inactive. The host must be very responsive to the service request. This is the desired case for use with a
"fast" system.
A high value of threshold (i.e. 12) is used with a "sluggish" system by affording a long latency period after a service
request, but results in more frequent service requests.
Non-DMA Mode - Transfers from the FIFO to the Host
This part does not support non-DMA mode.
Non-DMA Mode - Transfers from the Host to the FIFO
This part does not support non-DMA mode.
DMA Mode - Transfers from the FIFO to the Host
The FDC generates a DMA request cycle when the FIFO contains (16 - <threshold>) bytes, or the last byte of a full
sector transfer has been placed in the FIFO. The DMA controller must respond to the request by reading data from the
FIFO. The FDC will deactivate the DMA request when the FIFO becomes empty by generating the proper sync for the
data transfer.
DMA Mode - Transfers from the Host to the FIFO.
The FDC generates a DMA request cycle when entering the execution phase of the data transfer commands. The DMA
controller must respond by placing data in the FIFO. The DMA request remains active until the FIFO becomes full. The
DMA request cycle is reasserted when the FIFO has <threshold> bytes remaining in the FIFO. The FDC will terminate
the DMA cycle after a TC, indicating that no more data is required.
Data Transfer Termination
The FDC supports terminal count explicitly through the TC pin and implicitly through the underrun/overrun and end-oftrack (EOT) functions. For full sector transfers, the EOT parameter can define the last sector to be transferred in a
single or multi-sector transfer.
If the last sector to be transferred is a partial sector, the host can stop transferring the data in mid-sector, and the FDC
will continue to complete the sector as if a TC cycle was received. The only difference between these implicit functions
and TC cycle is that they return "abnormal termination" result status. Such status indications can be ignored if they were
expected.
SMSC LPC47B27x
- 34 -
DATASHEET
Rev. 04-17-07
Note that when the host is sending data to the FIFO of the FDC, the internal sector count will be complete when the FDC
reads the last byte from its side of the FIFO. There may be a delay in the removal of the transfer request signal of up to
the time taken for the FDC to read the last 16 bytes from the FIFO. The host must tolerate this delay.
Result Phase
The generation of the interrupt determines the beginning of the result phase. For each of the commands, a defined set
of result bytes has to be read from the FDC before the result phase is complete. These bytes of data must be read out
for another command to start.
RQM and DIO must both equal "1" before the result bytes may be read. After all the result bytes have been read, the
RQM and DIO bits switch to "1" and "0" respectively, and the CB bit is cleared, indicating that the FDC is ready to accept
the next command.
SMSC LPC47B27x
- 35 -
DATASHEET
Rev. 04-17-07
COMMAND SET/DESCRIPTIONS
Commands can be written whenever the FDC is in the command phase. Each command has a unique set of needed
parameters and status results. The FDC checks to see that the first byte is a valid command and, if valid, proceeds
with the command. If it is invalid, an interrupt is issued. The user sends a Sense Interrupt Status command which
returns an invalid command error. Refer to Table 16 for explanations of the various symbols used. Table 17 lists the
required parameters and the results associated with each command that the FDC is capable of performing.
SYMBOL
C
D
D0, D1
DIR
DS0, DS1
DTL
EC
EFIFO
EIS
EOT
GAP
GPL
H/HDS
HLT
HUT
LOCK
MFM
MT
SMSC LPC47B27x
Table 16 - Description of Command Symbols
NAME
DESCRIPTION
Cylinder Address The currently selected address; 0 to 255.
Data Pattern
The pattern to be written in each sector data field during formatting.
Drive Select 0-1
Designates which drives are perpendicular drives on the
Perpendicular Mode Command. A "1" indicates a perpendicular
drive.
Direction Control
If this bit is 0, then the head will step out from the spindle during a
relative seek. If set to a 1, the head will step in toward the spindle.
Disk Drive Select
DS1
DS0
DRIVE
0
0
Drive 0
0
1
Drive 1
Special Sector
By setting N to zero (00), DTL may be used to control the number of
Size
bytes transferred in disk read/write commands. The sector size (N =
0) is set to 128. If the actual sector (on the diskette) is larger than
DTL, the remainder of the actual sector is read but is not passed to
the host during read commands; during write commands, the
remainder of the actual sector is written with all zero bytes. The CRC
check code is calculated with the actual sector. When N is not zero,
DTL has no meaning and should be set to FF HEX.
Enable Count
When this bit is "1" the "DTL" parameter of the Verify command
becomes SC (number of sectors per track).
Enable FIFO
This active low bit when a 0, enables the FIFO. A "1" disables the
FIFO (default).
Enable Implied
When set, a seek operation will be performed before executing any
Seek
read or write command that requires the C parameter in the
command phase. A "0" disables the implied seek.
End of Track
The final sector number of the current track.
Alters Gap 2 length when using Perpendicular Mode.
Gap Length
The Gap 3 size. (Gap 3 is the space between sectors excluding the
VCO synchronization field).
Head Address
Selected head: 0 or 1 (disk side 0 or 1) as encoded in the sector ID
field.
Head Load Time
The time interval that FDC waits after loading the head and before
initializing a read or write operation. Refer to the Specify command
for actual delays.
Head Unload
The time interval from the end of the execution phase (of a read or
Time
write command) until the head is unloaded. Refer to the Specify
command for actual delays.
Lock defines whether EFIFO, FIFOTHR, and PRETRK parameters of
the CONFIGURE COMMAND can be reset to their default values by
a "software Reset". (A reset caused by writing to the appropriate bits
of either the DSR or DOR)
MFM/FM Mode
A one selects the double density (MFM) mode. A zero selects single
Selector
density (FM) mode.
Multi-Track
When set, this flag selects the multi-track operating mode. In this
Selector
mode, the FDC treats a complete cylinder under head 0 and 1 as a
single track. The FDC operates as this expanded track started at the
first sector under head 0 and ended at the last sector under head 1.
With this flag set, a multitrack read or write operation will
automatically continue to the first sector under head 1 when the FDC
finishes operating on the last sector under head 0.
- 36 -
DATASHEET
Rev. 04-17-07
SYMBOL
N
NCN
ND
OW
PCN
POLL
PRETRK
R
RCN
SC
SK
SRT
ST0
ST1
ST2
ST3
WGATE
SMSC LPC47B27x
Table 16 - Description of Command Symbols
NAME
DESCRIPTION
Sector Size Code This specifies the number of bytes in a sector. If this parameter is
"00", then the sector size is 128 bytes. The number of bytes
transferred is determined by the DTL parameter. Otherwise the
sector size is (2 raised to the "N'th" power) times 128. All values up
to "07" hex are allowable. "07"h would equal a sector size of 16k. It
is the user's responsibility to not select combinations that are not
possible with the drive.
N
SECTOR SIZE
00
128 Bytes
01
256 Bytes
02
512 Bytes
03
1024 Bytes
…
…
07
16K Bytes
New Cylinder
The desired cylinder number.
Number
Non-DMA Mode
Write ‘0’. This part does not support non-DMA mode
Flag
Overwrite
The bits D0-D3 of the Perpendicular Mode Command can only be
modified if OW is set to 1. OW id defined in the Lock command.
Present Cylinder
The current position of the head at the completion of Sense Interrupt
Number
Status command.
Polling Disable
When set, the internal polling routine is disabled. When clear, polling
is enabled.
Precompensation Programmable from track 00 to FFH.
Start Track
Number
Sector Address
The sector number to be read or written. In multi-sector transfers,
this parameter specifies the sector number of the first sector to be
read or written.
Relative Cylinder
Relative cylinder offset from present cylinder as used by the Relative
Number
Seek command.
Number of
The number of sectors per track to be initialized by the Format
Sectors Per Track command. The number of sectors per track to be verified during a
Verify command when EC is set.
Skip Flag
When set to 1, sectors containing a deleted data address mark will
automatically be skipped during the execution of Read Data. If Read
Deleted is executed, only sectors with a deleted address mark will be
accessed. When set to "0", the sector is read or written the same as
the read and write commands.
Step Rate Interval The time interval between step pulses issued by the FDC.
Programmable from 0.5 to 8 milliseconds in increments of 0.5 ms at
the 1 Mbit data rate. Refer to the SPECIFY command for actual
delays.
Status 0
Registers within the FDC which store status information after a
Status 1
command has been executed. This status information is available to
Status 2
the host during the result phase after command execution.
Status 3
Write Gate
Alters timing of WE to allow for pre-erase loads in perpendicular
drives.
- 37 -
DATASHEET
Rev. 04-17-07
INSTRUCTION SET
PHASE
Command
R/W
W
W
W
D7
MT
0
W
W
W
W
W
W
Execution
Result
R
R
R
R
R
R
R
PHASE
Command
R/W
W
W
W
W
W
W
W
W
W
Execution
Result
R
R
R
R
R
R
R
SMSC LPC47B27x
D7
MT
0
Table 17 - Instruction Set
READ DATA
DATA BUS
D6
D5 D4 D3 D2 D1 D0
REMARKS
MFM SK
0
0
1
1
0 Command Codes
0
0
0
0 HDS DS1 DS0
──────── C ────────
Sector ID information prior to
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
─────── DTL ───────
Data transfer between the
FDD and system.
─────── ST0 ───────
Status information after Command execution.
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
Sector ID information after
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
READ DELETED DATA
DATA BUS
D6
D5 D4 D3 D2 D1 D0
REMARKS
MFM SK
0
1
1
0
0 Command Codes
0
0
0
0 HDS DS1 DS0
──────── C ────────
Sector ID information prior to
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
─────── DTL ───────
Data transfer between the
FDD and system.
─────── ST0 ───────
Status information after Command execution.
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
Sector ID information after
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
- 38 -
DATASHEET
Rev. 04-17-07
PHASE
Command
R/W
W
W
W
D7
MT
0
W
W
W
W
W
W
Execution
Result
R
R
R
R
R
R
R
PHASE
Command
R/W
W
W
W
W
W
W
W
W
W
D7
MT
0
WRITE DATA
DATA BUS
D6
D5 D4 D3 D2 D1 D0
REMARKS
MFM 0
0
0
1
0
1 Command Codes
0
0
0
0 HDS DS1 DS0
──────── C ────────
Sector ID information prior to
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
─────── DTL ───────
Data transfer between the
FDD and system.
─────── ST0 ───────
Status information after Command execution.
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
Sector ID information after
Command execution.
──────── H ────────
──────── R ────────
──────── N ────────
WRITE DELETED DATA
DATA BUS
D6
D5 D4 D3
D2
D1
MFM 0
0
1
0
0
0
0
0
0
HDS DS1
──────── C ────────
SMSC LPC47B27x
REMARKS
Command Codes
Sector ID information
prior to Command
execution.
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
─────── DTL ───────
Execution
Result
D0
1
DS0
R
─────── ST0 ───────
R
R
R
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
R
R
R
──────── H ────────
──────── R ────────
──────── N ────────
- 39 -
DATASHEET
Data transfer between
the FDD and system.
Status information after
Command execution.
Sector ID information
after Command
execution.
Rev. 04-17-07
PHASE
Command
R/W
W
W
W
D7
0
0
READ A TRACK
DATA BUS
D6
D5 D4 D3
D2
D1
MFM 0
0
0
0
1
0
0
0
0
HDS DS1
──────── C ────────
D0
0
DS0
Sector ID information
prior to Command
execution.
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
─────── DTL ───────
W
W
W
W
W
W
Execution
Result
PHASE
Command
R
─────── ST0 ───────
R
R
R
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
R
R
R
──────── H ────────
──────── R ────────
──────── N ────────
R/W
W
W
W
D7
MT
EC
VERIFY
DATA BUS
D6
D5 D4 D3
D2
D1
MFM SK
1
0
1
1
0
0
0
0
HDS DS1
──────── C ────────
Data transfer between
the FDD and system.
FDC reads all of
cylinders' contents from
index hole to EOT.
Status information after
Command execution.
Sector ID information
after Command
execution.
D0
0
DS0
Sector ID information
prior to Command
execution.
Execution
R
─────── ST0 ───────
R
R
R
─────── ST1 ───────
─────── ST2 ───────
──────── C ────────
R
R
R
PHASE
Command
Result
SMSC LPC47B27x
R/W
W
R
REMARKS
Command Codes
──────── H ────────
──────── R ────────
──────── N ────────
─────── EOT ───────
─────── GPL ───────
────── DTL/SC ──────
W
W
W
W
W
W
Result
REMARKS
Command Codes
D7
0
1
──────── H ────────
──────── R ────────
──────── N ────────
VERSION
DATA BUS
D6
D5 D4 D3
D2
D1
0
0
1
0
0
0
0
0
1
0
0
0
- 40 -
DATASHEET
No data transfer takes
place.
Status information after
Command execution.
Sector ID information
after Command
execution.
D0
0
0
REMARKS
Command Code
Enhanced Controller
Rev. 04-17-07
PHASE
Command
Execution for
Each Sector
Repeat:
Result
PHASE
Command
R/W
W
W
W
W
W
W
D7
0
0
FORMAT A TRACK
DATA BUS
D6
D5 D4 D3
D2
D1
MFM 0
0
1
1
0
0
0
0
0
HDS DS1
──────── N ────────
──────── SC ────────
─────── GPL ───────
──────── D ────────
W
──────── C ────────
W
W
W
──────── H ────────
──────── R ────────
──────── N ────────
R
─────── ST0 ───────
R
R
R
R
R
R
─────── ST1 ───────
─────── ST2 ───────
────── Undefined ──────
────── Undefined ──────
────── Undefined ──────
────── Undefined ──────
R/W
W
W
D7
0
0
D6
0
0
D5
0
0
RECALIBRATE
DATA BUS
D4 D3 D2
D1
0
0
1
1
0
0
0
DS1
D0
1
DS0
Bytes/Sector
Sectors/Cylinder
Gap 3
Filler Byte
Input Sector Parameters
FDC formats an entire
cylinder
Status information after
Command execution
D0
1
DS0
Execution
PHASE
Command
Result
PHASE
Command
Result
SMSC LPC47B27x
REMARKS
Command Codes
Head retracted to Track 0
Interrupt.
R/W
W
R
D7
0
R/W
W
W
W
R/W
W
W
R
SENSE INTERRUPT STATUS
DATA BUS
D6 D5 D4 D3 D2 D1 D0
0
0
0
1
0
0
0
─────── ST0 ───────
REMARKS
Command Codes
Status information at the end
of each seek operation.
─────── PCN ───────
R
PHASE
Command
REMARKS
Command Codes
SPECIFY
DATA BUS
D7 D6 D5 D4 D3 D2 D1 D0
REMARKS
0
0
0
0
0
0
1
1 Command Codes
─── SRT ───
─── HUT ───
────── HLT ──────
ND
D7
0
0
SENSE DRIVE STATUS
DATA BUS
D6 D5 D4 D3
D2
D1
0
0
0
0
1
0
0
0
0
0
HDS DS1
─────── ST3 ───────
- 41 -
DATASHEET
D0
0
DS0
REMARKS
Command Codes
Status information about
FDD
Rev. 04-17-07
PHASE
Command
R/W
W
W
W
D7
0
0
SEEK
DATA BUS
D6 D5 D4 D3
D2
D1
0
0
0
1
1
1
0
0
0
0
HDS DS1
─────── NCN ───────
D0
1
DS0
Execution
PHASE
Command
Execution
PHASE
Command
PHASE
Command
Execution
Result
SMSC LPC47B27x
REMARKS
Command Codes
Head positioned over
proper cylinder on
diskette.
R/W
W
D7
0
W
W
W
0
0
R/W
W
W
W
R/W
W
R
R
R
R
R
R
R
R
R
R
D7
1
0
D7
0
D6
0
D5
0
CONFIGURE
DATA BUS
D4
D3
1
0
D2
0
D1
1
D0
1
REMARKS
Configure
Information
0
0
0
0
0
0
0
EIS EFIFO POLL
─── FIFOTHR ───
───────── PRETRK ─────────
RELATIVE SEEK
DATA BUS
D6 D5 D4 D3
D2
D1
DIR 0
0
1
1
1
0
0
0
0
HDS DS1
─────── RCN ───────
D6
0
DUMPREG
DATA BUS
D5
D4
D3 D2
0
0
1
1
D0
1
DS0
D1
1
REMARKS
D0
0
REMARKS
*Note:
Registers
placed in
FIFO
────── PCN-Drive 0 ───────
────── PCN-Drive 1 ───────
────── PCN-Drive 2 ───────
────── PCN-Drive 3 ───────
──── SRT ────
─── HUT ───
─────── HLT ───────
ND
─────── SC/EOT ───────
LOCK
0
D3
D2
D1 D0
GAP
WGATE
0
EIS EFIFO POLL
── FIFOTHR ──
──────── PRETRK ────────
- 42 -
DATASHEET
Rev. 04-17-07
PHASE
Command
R/W
W
W
D7
0
0
D6
MFM
0
D5
0
0
READ ID
DATA BUS
D4 D3
D2
0
1
0
0
0
HDS
D1
1
DS1
D0
0
DS0
Execution
Result
PHASE
Command
PHASE
Command
Result
PHASE
Command
Result
R
──────── ST0 ────────
R
R
R
R
R
R
──────── ST1 ────────
──────── ST2 ────────
──────── C ────────
──────── H ────────
──────── R ────────
──────── N ────────
R/W
W
R/W
W
D7
INVALID CODES
DATA BUS
D6 D5 D4 D3 D2 D1
───── Invalid Codes ─────
D0
─────── ST0 ───────
R
R/W
W
R
The first correct ID
information on the
Cylinder is stored in
Data Register
Status information after
Command execution.
PERPENDICULAR MODE
DATA BUS
D6 D5 D4 D3 D2
D1
0
0
1
0
0
1
0
D3 D2 D1 D0
GAP
D7
0
OW
D7
LOCK
0
D6
0
0
LOCK
DATA BUS
D5
D4
D3
0
1
0
0
LOCK
0
REMARKS
Commands
D2
1
0
D0
REMARKS
0
Command Codes
WGATE
REMARKS
Invalid Command Codes
(NoOp - FDC goes into Standby State)
ST0 = 80H
D1
0
0
D0
0
0
REMARKS
Command Codes
SC is returned if the last command that was issued was the Format command. EOT is returned if the last command was
a Read or Write.
Note: These bits are used internally only. They are not reflected in the Drive Select pins. It is the user's responsibility to
maintain correspondence between these bits and the Drive Select pins (DOR).
DATA TRANSFER COMMANDS
All of the Read Data, Write Data and Verify type commands use the same parameter bytes and return the same results
information, the only difference being the coding of bits 0-4 in the first byte.
An implied seek will be executed if the feature was enabled by the Configure command. This seek is completely
transparent to the user. The Drive Busy bit for the drive will go active in the Main Status Register during the seek portion
of the command. If the seek portion fails, it is reflected in the results status normally returned for a Read/Write Data
command. Status Register 0 (ST0) would contain the error code and C would contain the cylinder on which the seek
failed.
Read Data
A set of nine (9) bytes is required to place the FDC in the Read Data Mode. After the Read Data command has been
issued, the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the
Specify command), and begins reading ID Address Marks and ID fields. When the sector address read off the diskette
SMSC LPC47B27x
- 43 -
DATASHEET
Rev. 04-17-07
matches with the sector address specified in the command, the FDC reads the sector's data field and transfers the data
to the FIFO.
After completion of the read operation from the current sector, the sector address is incremented by one and the data
from the next logical sector is read and output via the FIFO. This continuous read function is called "Multi-Sector Read
Operation". Upon receipt of the TC cycle, or an implied TC (FIFO overrun/underrun), the FDC stops sending data but
will continue to read data from the current sector, check the CRC bytes, and at the end of the sector, terminate the Read
Data Command.
N determines the number of bytes per sector (see Table 18). If N is set to zero, the sector size is set to 128. The DTL
value determines the number of bytes to be transferred. If DTL is less than 128, the FDC transfers the specified number
of bytes to the host. For reads, it continues to read the entire 128-byte sector and checks for CRC errors. For writes, it
completes the 128-byte sector by filling in zeros. If N is not set to 00 Hex, DTL should be set to FF Hex and has no
impact on the number of bytes transferred.
Table 18 - Sector Sizes
N
SECTOR SIZE
00
128 bytes
01
256 bytes
02
512 bytes
03
1024 bytes
..
...
07
16 Kbytes
The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track) and N
(number of bytes/sector).
The Multi-Track function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data
will be transferred starting at Sector 1, Side 0 and completing the last sector of the same track at Side 1.
If the host terminates a read or write operation in the FDC, the ID information in the result phase is dependent upon the
state of the MT bit and EOT byte. Refer to Table 19.
At the completion of the Read Data command, the head is not unloaded until after the Head Unload Time Interval
(specified in the Specify command) has elapsed. If the host issues another command before the head unloads, then
the head settling time may be saved between subsequent reads.
If the FDC detects a pulse on the nINDEX pin twice without finding the specified sector (meaning that the diskette's
index hole passes through index detect logic in the drive twice), the FDC sets the IC code in Status Register 0 to "01"
indicating abnormal termination, sets the ND bit in Status Register 1 to "1" indicating a sector not found, and terminates
the Read Data Command.
After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a CRC error occurs in the ID or
data field, the FDC sets the IC code in Status Register 0 to "01" indicating abnormal termination, sets the DE bit flag in
Status Register 1 to "1", sets the DD bit in Status Register 2 to "1" if CRC is incorrect in the ID field, and terminates the
Read Data Command. Table 20 describes the effect of the SK bit on the Read Data command execution and results.
Except where noted in Table 20, the C or R value of the sector address is automatically incremented (see Table 22).
MT
0
1
0
1
0
1
SMSC LPC47B27x
N
1
1
2
2
3
3
Table 19 - Effects of MT and N Bits
MAXIMUM TRANSFER
FINAL SECTOR READ
CAPACITY
FROM DISK
256 x 26 = 6,656
26 at side 0 or 1
256 x 52 = 13,312
26 at side 1
512 x 15 = 7,680
15 at side 0 or 1
512 x 30 = 15,360
15 at side 1
1024 x 8 = 8,192
8 at side 0 or 1
1024 x 16 = 16,384
16 at side 1
- 44 -
DATASHEET
Rev. 04-17-07
Table 20 - Skip Bit vs Read Data Command
DATA ADDRESS
SK BIT
MARK TYPE
RESULTS
VALUE
ENCOUNTERED
SECTOR CM BIT OF DESCRIPTION OF
READ?
ST2 SET?
RESULTS
0
Normal Data
Yes
No
Normal
termination.
0
Deleted Data
Yes
Yes
Address not
incremented. Next
sector not
searched for.
1
Normal Data
Yes
No
Normal
termination.
1
Deleted Data
No
Yes
Normal
termination.
Sector not read
("skipped").
Read Deleted Data
This command is the same as the Read Data command, only it operates on sectors that contain a Deleted Data Address
Mark at the beginning of a Data Field.
Table 21 describes the effect of the SK bit on the Read Deleted Data command execution and results.
Except where noted in Table 21, the C or R value of the sector address is automatically incremented (see Table 22).
SK BIT
VALUE
0
0
1
1
Table 21 - Skip Bit vs. Read Deleted Data Command
DATA ADDRESS
MARK TYPE
RESULTS
ENCOUNTERED
SECTOR CM BIT OF DESCRIPTION OF
READ?
ST2 SET?
RESULTS
Normal Data
Yes
Yes
Address not
incremented. Next
sector not
searched for.
Deleted Data
Yes
No
Normal
termination.
Normal Data
No
Yes
Normal
termination.
Sector not read
("skipped").
Deleted Data
Yes
No
Normal
termination.
Read A Track
This command is similar to the Read Data command except that the entire data field is read continuously from each of
the sectors of a track. Immediately after encountering a pulse on the nINDEX pin, the FDC starts to read all data fields
on the track as continuous blocks of data without regard to logical sector numbers. If the FDC finds an error in the ID or
DATA CRC check bytes, it continues to read data from the track and sets the appropriate error bits at the end of the
command. The FDC compares the ID information read from each sector with the specified value in the command and
sets the ND flag of Status Register 1 to a “1” if there no comparison. Multi-track or skip operations are not allowed with
this command. The MT and SK bits (bits D7 and D5 of the first command byte respectively) should always be set to "0".
This command terminates when the EOT specified number of sectors has not been read. If the FDC does not find an ID
Address Mark on the diskette after the second occurrence of a pulse on the nINDEX pin, then it sets the IC code in
Status Register 0 to "01" (abnormal termination), sets the MA bit in Status Register 1 to "1", and terminates the
command.
SMSC LPC47B27x
- 45 -
DATASHEET
Rev. 04-17-07
Table 22 - Result Phase
MT
HEAD
0
0
1
1
0
1
FINAL SECTOR
TRANSFERRED TO
HOST
Less than EOT
Equal to EOT
Less than EOT
Equal to EOT
Less than EOT
Equal to EOT
Less than EOT
Equal to EOT
ID INFORMATION AT RESULT PHASE
C
H
R
N
NC
NC
R+1
NC
C+1
NC
01
NC
NC
NC
R+1
NC
C+1
NC
01
NC
NC
NC
R+1
NC
NC
LSB
01
NC
NC
NC
R+1
NC
C+1
LSB
01
NC
NC: No Change, the same value as the one at the beginning of command execution.
LSB: Least Significant Bit, the LSB of H is complemented.
Write Data
After the Write Data command has been issued, the FDC loads the head (if it is in the unloaded state), waits the
specified head load time if unloaded (defined in the Specify command), and begins reading ID fields. When the sector
address read from the diskette matches the sector address specified in the command, the FDC reads the data from the
host via the FIFO and writes it to the sector's data field.
After writing data into the current sector, the FDC computes the CRC value and writes it into the CRC field at the end of
the sector transfer. The Sector Number stored in "R" is incremented by one, and the FDC continues writing to the next
data field. The FDC continues this "Multi-Sector Write Operation". Upon receipt of a terminal count signal or if a FIFO
over/under run occurs while a data field is being written, then the remainder of the data field is filled with zeros. The
FDC reads the ID field of each sector and checks the CRC bytes. If it detects a CRC error in one of the ID fields, it sets
the IC code in Status Register 0 to "01" (abnormal termination), sets the DE bit of Status Register 1 to "1", and
terminates the Write Data command.
The Write Data command operates in much the same manner as the Read Data command. The following items are the
same. Please refer to the Read Data Command for details:
Transfer Capacity
EN (End of Cylinder) bit
ND (No Data) bit
Head Load, Unload Time Interval
ID information when the host terminates the command
Definition of DTL when N = 0 and when N does not = 0
Write Deleted Data
This command is almost the same as the Write Data command except that a Deleted Data Address Mark is written at
the beginning of the Data Field instead of the normal Data Address Mark. This command is typically used to mark a bad
sector containing an error on the floppy disk.
Verify
The Verify command is used to verify the data stored on a disk. This command acts exactly like a Read Data command
except that no data is transferred to the host. Data is read from the disk and CRC is computed and checked against the
previously-stored value.
Because data is not transferred to the host, the TC cycle cannot be used to terminate this command. By setting the EC
bit to "1", an implicit TC will be issued to the FDC. This implicit TC will occur when the SC value has decremented
to 0 (an SC value of 0 will verify 256 sectors). This command can also be terminated by setting the EC bit to "0" and the
EOT value equal to the final sector to be checked. If EC is set to "0", DTL/SC should be programmed to 0FFH. Refer to
Table 22 and Table 23 for information concerning the values of MT and EC versus SC and EOT value.
Definitions:
# Sectors Per Side = Number of formatted sectors per each side of the disk.
# Sectors Remaining = Number of formatted sectors left which can be read, including side 1 of the disk if MT is set to
"1".
SMSC LPC47B27x
- 46 -
DATASHEET
Rev. 04-17-07
Note:
MT
0
EC
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Table 23 - Verify Command Result Phase
SC/EOT VALUE
TERMINATION RESULT
SC = DTL
Success Termination
Result Phase Valid
EOT ≤ # Sectors Per Side
SC = DTL
Unsuccessful Termination
EOT > # Sectors Per Side
Result Phase Invalid
Successful Termination
SC ≤ # Sectors Remaining AND
Result Phase Valid
EOT ≤ # Sectors Per Side
SC > # Sectors Remaining OR
Unsuccessful Termination
EOT > # Sectors Per Side
Result Phase Invalid
SC = DTL
Successful Termination
Result Phase Valid
EOT ≤ # Sectors Per Side
SC = DTL
Unsuccessful Termination
EOT > # Sectors Per Side
Result Phase Invalid
Successful Termination
SC ≤ # Sectors Remaining AND
Result Phase Valid
EOT ≤ # Sectors Per Side
SC > # Sectors Remaining OR
Unsuccessful Termination
EOT > # Sectors Per Side
Result Phase Invalid
If MT is set to "1" and the SC value is greater than the number of remaining formatted sectors on Side 0,
verifying will continue on Side 1 of the disk.
Format A Track
The Format command allows an entire track to be formatted. After a pulse from the nINDEX pin is detected, the FDC
starts writing data on the disk including gaps, address marks, ID fields, and data fields per the IBM System 34 or 3740
format (MFM or FM respectively). The particular values that will be written to the gap and data field are controlled by the
values programmed into N, SC, GPL, and D which are specified by the host during the command phase. The data field
of the sector is filled with the data byte specified by D. The ID field for each sector is supplied by the host; that is, four
data bytes per sector are needed by the FDC for C, H, R, and N (cylinder, head, sector number and sector size
respectively).
After formatting each sector, the host must send new values for C, H, R and N to the FDC for the next sector on the
track. The R value (sector number) is the only value that must be changed by the host after each sector is formatted.
This allows the disk to be formatted with nonsequential sector addresses (interleaving). This incrementing and
formatting continues for the whole track until the FDC encounters a pulse on the nINDEX pin again and it terminates the
command.
Table 24 contains typical values for gap fields which are dependent upon the size of the sector and the number of
sectors on each track. Actual values can vary due to drive electronics.
SMSC LPC47B27x
- 47 -
DATASHEET
Rev. 04-17-07
FORMAT FIELDS
SYSTEM 34 (DOUBLE DENSITY) FORMAT
GAP4a
80x
4E
SYNC
12x
00
IAM
GAP1 SYNC
50x
12x
4E
00
3x FC
C2
IDAM
C
Y
L
H
D
S N C GAP2 SYNC
E O R
22x
12x
C
C
4E
00
3x FE
A1
DATA
AM
C
DATA R GAP3 GAP 4b
C
3x FB
A1 F8
SYSTEM 3740 (SINGLE DENSITY) FORMAT
GAP4a
40x
FF
SYNC
6x
00
IAM
GAP1 SYNC
26x
6x
FF
00
FC
IDAM
C
Y
L
H
D
S N C GAP2 SYNC
E O R
11x
6x
C
C
FF
00
FE
DATA
AM
C
DATA R GAP3 GAP 4b
C
FB or
F8
PERPENDICULAR FORMAT
GAP4a
80x
4E
SYNC
12x
00
IAM
3x FC
C2
GAP1 SYNC
50x
12x
4E
00
IDAM
C
Y
L
H
D
S N C GAP2 SYNC
E O R
41x
12x
C
C
4E
00
3x FE
A1
DATA
AM
C
DATA R GAP3 GAP 4b
C
3x FB
A1 F8
Table 24 - Typical Values for Formatting
FORMAT SECTOR SIZE
N
SC
GPL1
GPL2
09
128
00
12
07
10
10
19
128
00
512
02
08
18
30
46
87
FM
1024
03
04
2048
04
02
C8
FF
5.25"
FF
4096
05
01
C8
Drives
...
...
0C
256
01
12
0A
10
20
32
256
01
512*
02
09
2A
50
F0
MFM
1024
03
04
80
2048
04
02
C8
FF
FF
4096
05
01
C8
...
...
128
0
0F
07
1B
3.5"
FM
256
1
09
0F
2A
Drives
512
2
05
1B
3A
256
1
0F
0E
36
MFM
512**
2
09
1B
54
1024
3
05
35
74
GPL1 = suggested GPL values in Read and Write commands to avoid splice point
between data field and ID field of contiguous sections.
GPL2 = suggested GPL value in Format A Track command.
*PC/AT values (typical)
**PS/2 values (typical). Applies with 1.0 MB and 2.0 MB drives.
NOTE: All values except sector size are in hex.
CONTROL COMMANDS
Control commands differ from the other commands in that no data transfer takes place. Three commands generate an
interrupt when complete: Read ID, Recalibrate, and Seek. The other control commands do not generate an interrupt.
Read ID
The Read ID command is used to find the present position of the recording heads. The FDC stores the values from the
first ID field it is able to read into its registers. If the FDC does not find an ID address mark on the diskette after the
second occurrence of a pulse on the nINDEX pin, it then sets the IC code in Status Register 0 to "01" (abnormal
termination), sets the MA bit in Status Register 1 to "1", and terminates the command.
SMSC LPC47B27x
- 48 -
DATASHEET
Rev. 04-17-07
The following commands will generate an interrupt upon completion. They do not return any result bytes. It is highly
recommended that control commands be followed by the Sense Interrupt Status command. Otherwise, valuable
interrupt status information will be lost.
Recalibrate
This command causes the read/write head within the FDC to retract to the track 0 position. The FDC clears the contents
of the PCN counter and checks the status of the nTRK0 pin from the FDD. As long as the nTRK0 pin is low, the DIR pin
remains 0 and step pulses are issued. When the nTRK0 pin goes high, the SE bit in Status Register 0 is set to "1" and
the command is terminated. If the nTRK0 pin is still low after 79 step pulses have been issued, the FDC sets the SE and
the EC bits of Status Register 0 to "1" and terminates the command. Disks capable of handling more than 80 tracks per
side may require more than one Recalibrate command to return the head back to physical Track 0.
The Recalibrate command does not have a result phase. The Sense Interrupt Status command must be issued after the
Recalibrate command to effectively terminate it and to provide verification of the head position (PCN). During the
command phase of the recalibrate operation, the FDC is in the BUSY state, but during the execution phase it is in a
NON-BUSY state. At this time, another Recalibrate command may be issued, and in this manner parallel Recalibrate
operations may be done on up to four drives at once. Upon power up, the software must issue a Recalibrate command
to properly initialize all drives and the controller.
Seek
The read/write head within the drive is moved from track to track under the control of the Seek command. The FDC
compares the PCN, which is the current head position, with the NCN and performs the following operation if there is a
difference:
PCN < NCN:
PCN > NCN:
Direction signal to drive set to "1" (step in) and issues step pulses.
Direction signal to drive set to "0" (step out) and issues step pulses.
The rate at which step pulses are issued is controlled by SRT (Stepping Rate Time) in the Specify command. After each
step pulse is issued, NCN is compared against PCN, and when NCN = PCN the SE bit in Status Register 0 is set to "1"
and the command is terminated. During the command phase of the seek or recalibrate operation, the FDC is in the
BUSY state, but during the execution phase it is in the NON-BUSY state. At this time, another Seek or Recalibrate
command may be issued, and in this manner, parallel seek operations may be done on up to four drives at once.
Note that if implied seek is not enabled, the read and write commands should be preceded by:
1)
2)
3)
4)
Seek command - Step to the proper track
Sense Interrupt Status command - Terminate the Seek command
Read ID - Verify head is on proper track
Issue Read/Write command.
The Seek command does not have a result phase. Therefore, it is highly recommended that the Sense Interrupt Status
command is issued after the Seek command to terminate it and to provide verification of the head position (PCN). The
H bit (Head Address) in ST0 will always return to a "0". When exiting POWERDOWN mode, the FDC clears the PCN
value and the status information to zero. Prior to issuing the POWERDOWN command, it is highly recommended that
the user service all pending interrupts through the Sense Interrupt Status command.
Sense Interrupt Status
An interrupt signal is generated by the FDC for one of the following reasons:
1. Upon entering the Result Phase of:
a. Read Data command
b. Read A Track command
c. Read ID command
d. Read Deleted Data command
e. Write Data command
f. Format A Track command
g. Write Deleted Data command
h. Verify command
2. End of Seek, Relative Seek, or Recalibrate command
The Sense Interrupt Status command resets the interrupt signal and, via the IC code and SE bit of Status Register 0,
identifies the cause of the interrupt.
SMSC LPC47B27x
- 49 -
DATASHEET
Rev. 04-17-07
SE
0
1
1
Table 25 - Interrupt Identification
IC
INTERRUPT DUE TO
11
Polling
00
Normal termination of Seek or
Recalibrate command
01
Abnormal termination of Seek
or Recalibrate command
The Seek, Relative Seek, and Recalibrate commands have no result phase. The Sense Interrupt Status command must
be issued immediately after these commands to terminate them and to provide verification of the head position (PCN).
The H (Head Address) bit in ST0 will always return a "0". If a Sense Interrupt Status is not issued, the drive will continue
to be BUSY and may affect the operation of the next command.
Sense Drive Status
Sense Drive Status obtains drive status information. It has not execution phase and goes directly to the result phase
from the command phase. Status Register 3 contains the drive status information.
Specify
The Specify command sets the initial values for each of the three internal times. The HUT (Head Unload Time) defines
the time from the end of the execution phase of one of the read/write commands to the head unload state. The SRT
(Step Rate Time) defines the time interval between adjacent step pulses. Note that the spacing between the first and
second step pulses may be shorter than the remaining step pulses. The HLT (Head Load Time) defines the time
between when the Head Load signal goes high and the read/write operation starts. The values change with the data
rate speed selection and are documented in Table 26. The values are the same for MFM and FM.
DMA operation is selected by the ND bit. When ND is "0", the DMA mode is selected. In DMA mode, data transfers are
signaled by the DMA request cycles.
Configure
The Configure command is issued to select the special features of the FDC. A Configure command need not be issued
if the default values of the FDC meet the system requirements.
0
1
..
E
F
2M
64
4
..
56
60
1M
128
8
..
112
120
Table 26 - Drive Control Delays (ms)
HUT
SRT
500K 300K 250K
2M
1M
500K 300K
256
426
512
4
8
16
26.7
16
26.7
32
3.75
7.5
15
25
..
..
..
..
..
..
..
224
373
448
0.5
1
2
3.33
240
400
480
0.25
0.5
1
1.67
250K
32
30
..
4
2
HLT
00
01
02
..
7F
7F
2M
64
0.5
1
..
63
63.5
1M
128
1
2
..
126
127
500K
256
2
4
..
252
254
300K
426
3.3
6.7
..
420
423
250K
512
4
8
.
504
508
Configure Default Values:
EIS - No Implied Seeks
EFIFO - FIFO Disabled
POLL - Polling Enabled
FIFOTHR - FIFO Threshold Set to 1 Byte
PRETRK - Pre-Compensation Set to Track 0
EIS - Enable Implied Seek. When set to "1", the FDC will perform a Seek operation before executing a read or write
command. Defaults to no implied seek.
SMSC LPC47B27x
- 50 -
DATASHEET
Rev. 04-17-07
EFIFO - A "1" disables the FIFO (default). This means data transfers are asked for on a byte-by-byte basis. Defaults to
"1", FIFO disabled. The threshold defaults to "1".
POLL - Disable polling of the drives. Defaults to "0", polling enabled. When enabled, a single interrupt is generated
after a reset. No polling is performed while the drive head is loaded and the head unload delay has not expired.
FIFOTHR - The FIFO threshold in the execution phase of read or write commands. This is programmable from 1 to 16
bytes. Defaults to one byte. A "00" selects one byte; "0F" selects 16 bytes.
PRETRK - Pre-Compensation Start Track Number. Programmable from track 0 to 255. Defaults to track 0. A "00"
selects track 0; "FF" selects track 255.
Version
The Version command checks to see if the controller is an enhanced type or the older type (765A). A value of 90 H is
returned as the result byte.
Relative Seek
The command is coded the same as for Seek, except for the MSB of the first byte and the DIR bit.
DIR
Head Step Direction Control
RCN
Relative Cylinder Number that determines how many tracks to step the head in or out from the current track
number.
DIR
0
1
ACTION
Step Head Out
Step Head In
The Relative Seek command differs from the Seek command in that it steps the head the absolute number of tracks
specified in the command instead of making a comparison against an internal register. The Seek command is good for
drives that support a maximum of 256 tracks. Relative Seeks cannot be overlapped with other Relative Seeks. Only
one Relative Seek can be active at a time. Relative Seeks may be overlapped with Seeks and Recalibrates. Bit 4 of
Status Register 0 (EC) will be set if Relative Seek attempts to step outward beyond Track 0.
As an example, assume that a floppy drive has 300 useable tracks. The host needs to read track 300 and the head is
on any track (0-255). If a Seek command is issued, the head will stop at track 255. If a Relative Seek command is
issued, the FDC will move the head the specified number of tracks, regardless of the internal cylinder position register
(but will increment the register). If the head was on track 40 (d), the maximum track that the FDC could position the head
on using Relative Seek will be 295 (D), the initial track + 255 (D). The maximum count that the head can be moved with
a single Relative Seek command is 255 (D).
The internal register, PCN, will overflow as the cylinder number crosses track 255 and will contain 39 (D). The resulting
PCN value is thus (RCN + PCN) mod 256. Functionally, the FDC starts counting from 0 again as the track number goes
above 255 (D). It is the user's responsibility to compensate FDC functions (precompensation track number) when
accessing tracks greater than 255. The FDC does not keep track that it is working in an "extended track area" (greater
than 255). Any command issued will use the current PCN value except for the Recalibrate command, which only looks
for the TRACK0 signal. Recalibrate will return an error if the head is farther than 79 due to its limitation of issuing a
maximum of 80 step pulses. The user simply needs to issue a second Recalibrate command. The Seek command and
implied seeks will function correctly within the 44 (D) track (299-255) area of the "extended track area". It is the user's
responsibility not to issue a new track position that will exceed the maximum track that is present in the extended area.
To return to the standard floppy range (0-255) of tracks, a Relative Seek should be issued to cross the track 255
boundary.
A Relative Seek can be used instead of the normal Seek, but the host is required to calculate the difference between the
current head location and the new (target) head location. This may require the host to issue a Read ID command to
ensure that the head is physically on the track that software assumes it to be. Different FDC commands will return
different cylinder results which may be difficult to keep track of with software without the Read ID command.
SMSC LPC47B27x
- 51 -
DATASHEET
Rev. 04-17-07
Perpendicular Mode
The Perpendicular Mode command should be issued prior to executing Read/Write/Format commands that access a
disk drive with perpendicular recording capability. With this command, the length of the Gap2 field and VCO enable
timing can be altered to accommodate the unique requirements of these drives. Table 27 describes the effects of the
WGATE and GAP bits for the Perpendicular Mode command. Upon a reset, the FDC will default to the conventional
mode (WGATE = 0, GAP = 0).
Selection of the 500 Kbps and 1 Mbps perpendicular modes is independent of the actual data rate selected in the Data
Rate Select Register. The user must ensure that these two data rates remain consistent.
The Gap2 and VCO timing requirements for perpendicular recording type drives are dictated by the design of the
read/write head. In the design of this head, a pre-erase head precedes the normal read/write head by a distance of 200
micrometers. This works out to about 38 bytes at a 1 Mbps recording density. Whenever the write head is enabled by
the Write Gate signal, the pre-erase head is also activated at the same time. Thus, when the write head is initially turned
on, flux transitions recorded on the media for the first 38 bytes will not be preconditioned with the pre-erase head since it
has not yet been activated. To accommodate this head activation and deactivation time, the Gap2 field is expanded to a
length of 41 bytes. The Format Fields table illustrates the change in the Gap2 field size for the perpendicular format.
On the read back by the FDC, the controller must begin synchronization at the beginning of the sync field. For the
conventional mode, the internal PLL VCO is enabled (VCOEN) approximately 24 bytes from the start of the Gap2 field.
But, when the controller operates in the 1 Mbps perpendicular mode (WGATE = 1, GAP = 1), VCOEN goes active after
43 bytes to accommodate the increased Gap2 field size. For both cases, and approximate two-byte cushion is
maintained from the beginning of the sync field for the purposes of avoiding write splices in the presence of motor speed
variation.
For the Write Data case, the FDC activates Write Gate at the beginning of the sync field under the conventional mode.
The controller then writes a new sync field, data address mark, data field, and CRC. With the pre-erase head of the
perpendicular drive, the write head must be activated in the Gap2 field to insure a proper write of the new sync field. For
the 1 Mbps perpendicular mode (WGATE = 1, GAP = 1), 38 bytes will be written in the Gap2 space. Since the bit density
is proportional to the data rate, 19 bytes will be written in the Gap2 field for the 500 Kbps perpendicular mode (WGATE =
1, GAP =0).
It should be noted that none of the alterations in Gap2 size, VCO timing, or Write Gate timing affect normal program
flow. The information provided here is just for background purposes and is not needed for normal operation. Once the
Perpendicular Mode command is invoked, FDC software behavior from the user standpoint is unchanged.
The perpendicular mode command is enhanced to allow specific drives to be designated Perpendicular recording drives.
This enhancement allows data transfers between Conventional and Perpendicular drives without having to issue
Perpendicular mode commands between the accesses of the different drive types, nor having to change write precompensation values.
When both GAP and WGATE bits of the PERPENDICULAR MODE COMMAND are both programmed to "0"
(Conventional mode), then D0, D1, D2, D3, and D4 can be programmed independently to "1" for that drive to be set
automatically to Perpendicular mode. In this mode the following set of conditions also apply:
1. The GAP2 written to a perpendicular drive during a write operation will depend upon the programmed data rate.
2. The write pre-compensation given to a perpendicular mode drive will be 0ns.
3. For D0-D3 programmed to "0" for conventional mode drives any data written will be at the currently programmed
write pre-compensation.
Note: Bits D0-D3 can only be overwritten when OW is programmed as a "1".If either GAP or WGATE is a "1" then D0D3 are ignored.
Software and hardware resets have the following effect on the PERPENDICULAR MODE COMMAND:
1. "Software" resets (via the DOR or DSR registers) will only clear GAP and WGATE bits to "0". D0-D3 are unaffected
and retain their previous value.
2. "Hardware" resets will clear all bits
(GAP, WGATE and D0-D3) to "0", i.e all conventional mode.
SMSC LPC47B27x
- 52 -
DATASHEET
Rev. 04-17-07
WGATE
0
0
1
1
Table 27 - Effects of WGATE and GAP Bits
PORTION OF
GAP 2
LENGTH OF
WRITTEN BY
GAP2 FORMAT
WRITE DATA
GAP
MODE
FIELD
OPERATION
0
Conventional
22 Bytes
0 Bytes
1
Perpendicular
22 Bytes
19 Bytes
(500 Kbps)
0
Reserved
22 Bytes
0 Bytes
(Conventional)
1
Perpendicular
41 Bytes
38 Bytes
(1 Mbps)
LOCK
In order to protect systems with long DMA latencies against older application software that can disable the FIFO the
LOCK Command has been added. This command should only be used by the FDC routines, and application software
should refrain from using it. If an application calls for the FIFO to be disabled then the CONFIGURE command should
be used.
The LOCK command defines whether the EFIFO, FIFOTHR, and PRETRK parameters of the CONFIGURE command
can be RESET by the DOR and DSR registers. When the LOCK bit is set to logic "1" all subsequent "software RESETS
by the DOR and DSR registers will not change the previously set parameters to their default values. All "hardware"
RESET from the nPCI_RESET pin will set the LOCK bit to logic "0" and return the EFIFO, FIFOTHR, and PRETRK to
their default values. A status byte is returned immediately after issuing a LOCK command. This byte reflects the value
of the LOCK bit set by the command byte.
ENHANCED DUMPREG
The DUMPREG command is designed to support system run-time diagnostics and application software development
and debug. To accommodate the LOCK command and the enhanced PERPENDICULAR MODE command the eighth
byte of the DUMPREG command has been modified to contain the additional data from these two commands.
COMPATIBILITY
The LPC47B27x was designed with software compatibility in mind. It is a fully backwards- compatible solution with the
older generation 765A/B disk controllers. The FDC also implements on-board registers for compatibility with the PS/2, as
well as PC/AT and PC/XT, floppy disk controller subsystems. After a hardware reset of the FDC, all registers, functions
and enhancements default to a PC/AT, PS/2 or PS/2 Model 30 compatible operating mode, depending on how the
IDENT and MFM bits are configured by the system BIOS.
DIRECT SUPPORT FOR TWO FLOPPY DRIVES
The nMTR1 function is on pin 43. nMTR1 is an alternate function on the GP22 pin. Pin 43 has the IO12 buffer type.
The nMTR1 function is selectable as open drain or push pull as nMTR0 is through bit 6 of the FDD Mode Register in
CRF0 of LD 0. This overrides the selection of the output type through bit 7 of the GPIO control register. It is also
controlled by bit 7 of the FDD Mode Register.
The nDS1 function is on pin 42. nDS1 is an alternate function on the GP21 pin. Pin 42 has IO12 buffer type.
The nDS1 function is selectable as open drain or push pull as nDS0 is through bit 6 of the FDD Mode Register in
CRF0 of Logical Device 0. This overrides the selection of the output type through bit 7 of the GPIO control register.
It is also controlled by bit 7 of the FDD Mode register.
See the Runtime Registers section for register information.
Disk Change Support for Second Floppy
Bit[1] in the Force Disk Change register supports the second floppy. Setting either of the Force Disk Change bits
active forces the internal FDD nDSKCHG active when the appropriate drive has been selected. The Force Disk
Change register is defined in the Runtime Registers section.
SMSC LPC47B27x
- 53 -
DATASHEET
Rev. 04-17-07
FDC SWAP BIT
The FDC_SWAP bit in the FDD Mode Register (configuration register 0xF0) can be used to swap Drive 0 and Drive 1.
The FDC_SWAP is defined as follows:
Bit[4] FDC_SWAP
0 = Do Not Swap (default)
1 = Swap Drive 0 (nDS, nMTR pins) with Drive 1 (nDS, nMTR pins)
SMSC LPC47B27x
- 54 -
DATASHEET
Rev. 04-17-07
SERIAL PORT (UART)
The LPC47B27x incorporates two full function UARTs. They are compatible with the NS16450, the 16450 ACE
registers and the NS16C550A. The UARTS perform serial-to-parallel conversion on received characters and parallel-toserial conversion on transmit characters. The data rates are independently programmable from 460.8K baud down to
50 baud. The character options are programmable for 1 start; 1, 1.5 or 2 stop bits; even, odd, sticky or no parity; and
prioritized interrupts. The UARTs each contain a programmable baud rate generator that is capable of dividing the input
clock or crystal by a number from 1 to 65535. The UARTs are also capable of supporting the MIDI data rate. Refer to
the Configuration Registers for information on disabling, power down and changing the base address of the UARTs.
The interrupt from a UART is enabled by programming OUT2 of that UART to a logic "1". OUT2 being a logic "0"
disables that UART's interrupt. The second UART also supports IrDA, HP-SIR, ASK-IR, and Consumer IR infrared
modes of operation.
Note: The UARTs 1 and 2 may be configured to share an interrupt. Refer to the Configuration section for more
information.
REGISTER DESCRIPTION
Addressing of the accessible registers of the Serial Port is shown below. The base addresses of the serial ports are
defined by the configuration registers (see Configuration section). The Serial Port registers are located at sequentially
increasing addresses above these base addresses. The LPC47B27x contains two serial ports, each of which contain a
register set as described below.
DLAB*
0
0
0
X
X
X
X
X
X
X
1
1
A2
0
0
0
0
0
0
1
1
1
1
0
0
Table 28 - Addressing the Serial Port
A1
A0
REGISTER NAME
0
0
Receive Buffer (read)
0
0
Transmit Buffer (write)
0
1
Interrupt Enable (read/write)
1
0
Interrupt Identification (read)
1
0
FIFO Control (write)
1
1
Line Control (read/write)
0
0
Modem Control (read/write)
0
1
Line Status (read/write)
1
0
Modem Status (read/write)
1
1
Scratchpad (read/write)
0
0
Divisor LSB (read/write)
0
1
Divisor MSB (read/write
*Note: DLAB is Bit 7 of the Line Control Register
The following section describes the operation of the registers.
RECEIVE BUFFER REGISTER (RB)
Address Offset = 0H, DLAB = 0, READ ONLY
This register holds the received incoming data byte. Bit 0 is the least significant bit, which is transmitted and received
first. Received data is double buffered; this uses an additional shift register to receive the serial data stream and convert
it to a parallel 8 bit word which is transferred to the Receive Buffer register. The shift register is not accessible.
TRANSMIT BUFFER REGISTER (TB)
Address Offset = 0H, DLAB = 0, WRITE ONLY
This register contains the data byte to be transmitted. The transmit buffer is double buffered, utilizing an additional shift
register (not accessible) to convert the 8 bit data word to a serial format. This shift register is loaded from the Transmit
Buffer when the transmission of the previous byte is complete.
INTERRUPT ENABLE REGISTER (IER)
Address Offset = 1H, DLAB = 0, READ/WRITE
The lower four bits of this register control the enables of the five interrupt sources of the Serial Port interrupt. It is
possible to totally disable the interrupt system by resetting bits 0 through 3 of this register. Similarly, setting the
appropriate bits of this register to a high, selected interrupts can be enabled. Disabling the interrupt system inhibits the
SMSC LPC47B27x
- 55 -
DATASHEET
Rev. 04-17-07
Interrupt Identification Register and disables any Serial Port interrupt out of the LPC47B27x. All other system functions
operate in their normal manner, including the Line Status and MODEM Status Registers. The contents of the Interrupt
Enable Register are described below.
Bit 0
This bit enables the Received Data Available Interrupt (and timeout interrupts in the FIFO mode) when set to logic "1".
Bit 1
This bit enables the Transmitter Holding Register Empty Interrupt when set to logic "1".
Bit 2
This bit enables the Received Line Status Interrupt when set to logic "1". The error sources causing the interrupt are
Overrun, Parity, Framing and Break. The Line Status Register must be read to determine the source.
Bit 3
This bit enables the MODEM Status Interrupt when set to logic "1". This is caused when one of the Modem Status
Register bits changes state.
Bits 4 through 7
These bits are always logic "0".
FIFO CONTROL REGISTER (FCR)
Address Offset = 2H, DLAB = X, WRITE
This is a write only register at the same location as the IIR. This register is used to enable and clear the FIFOs, set the
RCVR FIFO trigger level. Note: DMA is not supported. The UART1 and UART2 FCR’s are shadowed in the UART1
FIFO Control Shadow Register (runtime register at offset 0x20) and UART2 FIFO Control Shadow Register (runtime
register at offset 0x21).
Bit 0
Setting this bit to a logic "1" enables both the XMIT and RCVR FIFOs. Clearing this bit to a logic "0" disables both the
XMIT and RCVR FIFOs and clears all bytes from both FIFOs. When changing from FIFO Mode to non-FIFO (16450)
mode, data is automatically cleared from the FIFOs. This bit must be a 1 when other bits in this register are written to or
they will not be properly programmed.
Bit 1
Setting this bit to a logic "1" clears all bytes in the RCVR FIFO and resets its counter logic to 0. The shift register is not
cleared. This bit is self-clearing.
Bit 2
Setting this bit to a logic "1" clears all bytes in the XMIT FIFO and resets its counter logic to 0. The shift register is not
cleared. This bit is self-clearing.
Bit 3
Writing to this bit has no effect on the operation of the UART. The RXRDY and TXRDY pins are not available on this
chip.
Bit 4,5
Reserved
Bit 6,7
These bits are used to set the trigger level for the RCVR FIFO interrupt.
Bit 7
0
0
1
1
SMSC LPC47B27x
Bit 6
0
1
0
1
RCVR FIFO
Trigger Level (BYTES)
1
4
8
14
- 56 -
DATASHEET
Rev. 04-17-07
INTERRUPT IDENTIFICATION REGISTER (IIR)
Address Offset = 2H, DLAB = X, READ
By accessing this register, the host CPU can determine the highest priority interrupt and its source. Four levels of
priority interrupt exist. They are in descending order of priority:
1.
2.
3.
4.
Receiver Line Status (highest priority)
Received Data Ready
Transmitter Holding Register Empty
MODEM Status (lowest priority)
Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the Interrupt
Identification Register (refer to Interrupt Control Table). When the CPU accesses the IIR, the Serial Port freezes all
interrupts and indicates the highest priority pending interrupt to the CPU. During this CPU access, even if the Serial Port
records new interrupts, the current indication does not change until access is completed. The contents of the IIR are
described below.
Bit 0
This bit can be used in either a hardwired prioritized or polled environment to indicate whether an interrupt is pending.
When bit 0 is a logic "0", an interrupt is pending and the contents of the IIR may be used as a pointer to the appropriate
internal service routine. When bit 0 is a logic "1", no interrupt is pending.
Bits 1 and 2
These two bits of the IIR are used to identify the highest priority interrupt pending as indicated by the Interrupt Control
Table.
Bit 3
In non-FIFO mode, this bit is a logic "0". In FIFO mode this bit is set along with bit 2 when a timeout interrupt is pending.
Bits 4 and 5
These bits of the IIR are always logic "0".
Bits 6 and 7
These two bits are set when the FIFO CONTROL Register bit 0 equals 1.
Table 29 - Interrupt Control
FIFO
MODE
ONLY
INTERRUPT
IDENTIFICATION
REGISTER
PRIORITY
BIT 0
LEVEL
BIT 3
BIT 2
BIT 1
0
0
0
1
0
1
1
0
Highest
0
1
0
0
Second
1
1
0
0
Second
SMSC LPC47B27x
INTERRUPT SET AND RESET FUNCTIONS
INTERRUPT
INTERRUPT
INTERRUPT
TYPE
SOURCE
RESET
CONTROL
None
None
Receiver Line
Overrun Error,
Reading the Line
Status
Parity Error,
Status Register
Framing Error or
Break Interrupt
Received Data Receiver Data
Read Receiver
Available
Available
Buffer or the FIFO
drops below the
trigger level.
Character
No Characters
Reading the
Timeout
Have Been
Receiver Buffer
Indication
Removed From or Register
Input to the RCVR
FIFO during the
last 4 Char times
and there is at
least 1 char in it
during this time
- 57 -
DATASHEET
Rev. 04-17-07
FIFO
MODE
ONLY
INTERRUPT
IDENTIFICATION
REGISTER
PRIORITY
BIT 0
LEVEL
BIT 3
BIT 2
BIT 1
0
0
1
0
Third
0
0
0
0
Fourth
INTERRUPT SET AND RESET FUNCTIONS
INTERRUPT
INTERRUPT
INTERRUPT
TYPE
SOURCE
RESET
CONTROL
Transmitter
Transmitter
Reading the IIR
Holding
Holding Register
Register (if Source
Register Empty Empty
of Interrupt) or
Writing the
Transmitter
Holding Register
MODEM
Clear to Send or
Reading the
Status
Data Set Ready or MODEM Status
Ring Indicator or
Register
Data Carrier
Detect
LINE CONTROL REGISTER (LCR)
Address Offset = 3H, DLAB = 0, READ/WRITE
Start LSB Data 5-8 bits MSB Parity
Stop
Serial Data
This register contains the format information of the serial line. The bit definitions are:
Bits 0 and 1
These two bits specify the number of bits in each transmitted or received serial character. The encoding of bits 0 and 1
is as follows:
The Start, Stop and Parity bits are not included in the word length.
BIT 1
0
0
1
1
BIT 0
0
1
0
1
WORD LENGTH
5 Bits
6 Bits
7 Bits
8 Bits
Bit 2
This bit specifies the number of stop bits in each transmitted or received serial character. The following table
summarizes the information.
BIT 2
0
1
1
1
1
WORD LENGTH
5 Bits
6 Bits
7 Bits
8 Bits
NUMBER OF
STOP BITS
1
1.5
2
2
2
Note: The receiver will ignore all stop bits beyond the first, regardless of the number used in transmitting.
Bit 3
Parity Enable bit. When bit 3 is a logic "1", a parity bit is generated (transmit data) or checked (receive data) between
the last data word bit and the first stop bit of the serial data. (The parity bit is used to generate an even or odd number of
1s when the data word bits and the parity bit are summed).
SMSC LPC47B27x
- 58 -
DATASHEET
Rev. 04-17-07
Bit 4
Even Parity Select bit. When bit 3 is a logic "1" and bit 4 is a logic "0", an odd number of logic "1"'s is transmitted or
checked in the data word bits and the parity bit. When bit 3 is a logic "1" and bit 4 is a logic "1" an even number of bits is
transmitted and checked.
Bit 5
Stick Parity bit. When parity is enabled it is used in conjunction with bit 4 to select Mark or Space Parity. When LCR bits
3, 4 and 5 are 1 the Parity bit is transmitted and checked as a 0 (Space Parity). If bits 3 and 5 are 1 and bit 4 is a 0, then
the Parity bit is transmitted and checked as 1 (Mark Parity). If bit 5 is 0 Stick Parity is disabled.
Bit 6
Set Break Control bit. When bit 6 is a logic "1", the transmit data output (TXD) is forced to the Spacing or logic "0" state
and remains there (until reset by a low level bit 6) regardless of other transmitter activity. This feature enables the Serial
Port to alert a terminal in a communications system.
Bit 7
Divisor Latch Access bit (DLAB). It must be set high (logic "1") to access the Divisor Latches of the Baud Rate
Generator during read or write operations. It must be set low (logic "0") to access the Receiver Buffer Register, the
Transmitter Holding Register, or the Interrupt Enable Register.
MODEM CONTROL REGISTER (MCR)
Address Offset = 4H, DLAB = X, READ/WRITE
This 8 bit register controls the interface with the MODEM or data set (or device emulating a MODEM). The contents of
the MODEM control register are described below.
Bit 0
This bit controls the Data Terminal Ready (nDTR) output. When bit 0 is set to a logic "1", the nDTR output is forced to a
logic "0". When bit 0 is a logic "0", the nDTR output is forced to a logic "1".
Bit 1
This bit controls the Request To Send (nRTS) output. Bit 1 affects the nRTS output in a manner identical to that
described above for bit 0.
Bit 2
This bit controls the Output 1 (OUT1) bit. This bit does not have an output pin and can only be read or written by the
CPU.
Bit 3
Output 2 (OUT2). This bit is used to enable an UART interrupt. When OUT2 is a logic "0", the serial port interrupt
output is forced to a high impedance state - disabled. When OUT2 is a logic "1", the serial port interrupt outputs are
enabled.
Bit 4
This bit provides the loopback feature for diagnostic testing of the Serial Port. When bit 4 is set to logic "1", the following
occur:
1.
2.
3.
4.
5.
The TXD is set to the Marking State(logic "1").
The receiver Serial Input (RXD) is disconnected.
The output of the Transmitter Shift Register is "looped back" into the Receiver Shift Register input.
All MODEM Control inputs (nCTS, nDSR, nRI and nDCD) are disconnected.
The four MODEM Control outputs (nDTR, nRTS, OUT1 and OUT2) are internally connected to the four MODEM
Control inputs (nDSR, nCTS, RI, DCD).
6. The Modem Control output pins are forced inactive high.
7. Data that is transmitted is immediately received.
This feature allows the processor to verify the transmit and receive data paths of the Serial Port. In the diagnostic mode,
the receiver and the transmitter interrupts are fully operational. The MODEM Control Interrupts are also operational but
the interrupts' sources are now the lower four bits of the MODEM Control Register instead of the MODEM Control
inputs. The interrupts are still controlled by the Interrupt Enable Register.
Bits 5 through 7
These bits are permanently set to logic zero.
SMSC LPC47B27x
- 59 -
DATASHEET
Rev. 04-17-07
LINE STATUS REGISTER (LSR)
Address Offset = 5H, DLAB = X, READ/WRITE
Bit 0
Data Ready (DR). It is set to a logic "1" whenever a complete incoming character has been received and transferred
into the Receiver Buffer Register or the FIFO. Bit 0 is reset to a logic "0" by reading all of the data in the Receive Buffer
Register or the FIFO.
Bit 1
Overrun Error (OE). Bit 1 indicates that data in the Receiver Buffer Register was not read before the next character was
transferred into the register, thereby destroying the previous character. In FIFO mode, an overrun error will occur only
when the FIFO is full and the next character has been completely received in the shift register, the character in the shift
register is overwritten but not transferred to the FIFO. The OE indicator is set to a logic "1" immediately upon detection of
an overrun condition, and reset whenever the Line Status Register is read.
Bit 2
Parity Error (PE). Bit 2 indicates that the received data character does not have the correct even or odd parity, as
selected by the even parity select bit. The PE is set to a logic "1" upon detection of a parity error and is reset to a logic
"0" whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular character in
the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO.
Bit 3
Framing Error (FE). Bit 3 indicates that the received character did not have a valid stop bit. Bit 3 is set to a logic "1"
whenever the stop bit following the last data bit or parity bit is detected as a zero bit (Spacing level). The FE is reset to a
logic "0" whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular
character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO. The
Serial Port will try to resynchronize after a framing error. To do this, it assumes that the framing error was due to the
next start bit, so it samples this 'start' bit twice and then takes in the 'data'.
Bit 4
Break Interrupt (BI). Bit 4 is set to a logic "1" whenever the received data input is held in the Spacing state (logic "0") for
longer than a full word transmission time (that is, the total time of the start bit + data bits + parity bits + stop bits). The BI
is reset after the CPU reads the contents of the Line Status Register. In the FIFO mode this error is associated with the
particular character in the FIFO it applies to. This error is indicated when the associated character is at the top of the
FIFO. When break occurs only one zero character is loaded into the FIFO. Restarting after a break is received,
requires the serial data (RXD) to be logic "1" for at least 1/2 bit time.
Note: Bits 1 through 4 are the error conditions that produce a Receiver Line Status Interrupt whenever any of the
corresponding conditions are detected and the interrupt is enabled.
Bit 5
Transmitter Holding Register Empty (THRE). Bit 5 indicates that the Serial Port is ready to accept a new character for
transmission. In addition, this bit causes the Serial Port to issue an interrupt when the Transmitter Holding Register
interrupt enable is set high. The THRE bit is set to a logic "1" when a character is transferred from the Transmitter
Holding Register into the Transmitter Shift Register. The bit is reset to logic "0" whenever the CPU loads the Transmitter
Holding Register. In the FIFO mode this bit is set when the XMIT FIFO is empty, it is cleared when at least 1 byte is
written to the XMIT FIFO. Bit 5 is a read only bit.
Bit 6
Transmitter Empty (TEMT). Bit 6 is set to a logic "1" whenever the Transmitter Holding Register (THR) and Transmitter
Shift Register (TSR) are both empty. It is reset to logic "0" whenever either the THR or TSR contains a data character.
Bit 6 is a read only bit. In the FIFO mode this bit is set whenever the THR and TSR are both empty,
Bit 7
This bit is permanently set to logic "0" in the 450 mode. In the FIFO mode, this bit is set to a logic "1" when there is at
least one parity error, framing error or break indication in the FIFO. This bit is cleared when the LSR is read if there are
no subsequent errors in the FIFO.
SMSC LPC47B27x
- 60 -
DATASHEET
Rev. 04-17-07
MODEM STATUS REGISTER (MSR)
Address Offset = 6H, DLAB = X, READ/WRITE
This 8 bit register provides the current state of the control lines from the MODEM (or peripheral device). In addition to
this current state information, four bits of the MODEM Status Register (MSR) provide change information. These bits are
set to logic "1" whenever a control input from the MODEM changes state. They are reset to logic "0" whenever the
MODEM Status Register is read.
Bit 0
Delta Clear To Send (DCTS). Bit 0 indicates that the nCTS input to the chip has changed state since the last time the
MSR was read.
Bit 1
Delta Data Set Ready (DDSR). Bit 1 indicates that the nDSR input has changed state since the last time the MSR was
read.
Bit 2
Trailing Edge of Ring Indicator (TERI). Bit 2 indicates that the nRI input has changed from logic "0" to logic "1".
Bit 3
Delta Data Carrier Detect (DDCD). Bit 3 indicates that the nDCD input to the chip has changed state.
Note: Whenever bit 0, 1, 2, or 3 is set to a logic "1", a MODEM Status Interrupt is generated.
Bit 4
This bit is the complement of the Clear To Send (nCTS) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent
to nRTS in the MCR.
Bit 5
This bit is the complement of the Data Set Ready (nDSR) input. If bit 4 of the MCR is set to logic "1", this bit is
equivalent to DTR in the MCR.
Bit 6
This bit is the complement of the Ring Indicator (nRI) input. If bit 4 of the MCR is set to logic "1", this bit is equivalent to
OUT1 in the MCR.
Bit 7
This bit is the complement of the Data Carrier Detect (nDCD) input. If bit 4 of the MCR is set to logic "1", this bit is
equivalent to OUT2 in the MCR.
SCRATCHPAD REGISTER (SCR)
Address Offset =7H, DLAB =X, READ/WRITE
This 8 bit read/write register has no effect on the operation of the Serial Port. It is intended as a scratchpad register to
be used by the programmer to hold data temporarily.
PROGRAMMABLE BAUD RATE GENERATOR (AND DIVISOR LATCHES DLH, DLL)
The Serial Port contains a programmable Baud Rate Generator that is capable of dividing the PLL clock by any
divisor from 1 to 65535. The internal PLL clock is divided down to generate a 1.8462MHz frequency for Baud Rates
less than 38.4k, a 1.8432MHz frequency for 115.2k, a 3.6864MHz frequency for 230.4k and a 7.3728MHz frequency
for 460.8k. This output frequency of the Baud Rate Generator is 16x the Baud rate. Two 8 bit latches store the
divisor in 16 bit binary format. These Divisor Latches must be loaded during initialization in order to insure desired
operation of the Baud Rate Generator. Upon loading either of the Divisor Latches, a 16 bit Baud counter is
immediately loaded. This prevents long counts on initial load. If a 0 is loaded into the BRG registers the output
divides the clock by the number 3. If a 1 is loaded the output is the inverse of the input oscillator. If a two is loaded
the output is a divide by 2 signal with a 50% duty cycle. If a 3 or greater is loaded the output is low for 2 bits and high
for the remainder of the count.
Table 30 shows the baud rates.
Effect Of The Reset on Register File
The Reset Function (Table 31) details the effect of the Reset input on each of the registers of the Serial Port.
SMSC LPC47B27x
- 61 -
DATASHEET
Rev. 04-17-07
FIFO INTERRUPT MODE OPERATION
When the RCVR FIFO and receiver interrupts are enabled (FCR bit 0 = "1", IER bit 0 = "1"), RCVR interrupts occur as
follows:
A. The receive data available interrupt will be issued when the FIFO has reached its programmed trigger level; it is
cleared as soon as the FIFO drops below its programmed trigger level.
B. The IIR receive data available indication also occurs when the FIFO trigger level is reached. It is cleared when the
FIFO drops below the trigger level.
C. The receiver line status interrupt (IIR=06H), has higher priority than the received data available (IIR=04H) interrupt.
D. The data ready bit (LSR bit 0) is set as soon as a character is transferred from the shift register to the RCVR FIFO. It
is reset when the FIFO is empty.
When RCVR FIFO and receiver interrupts are enabled, RCVR FIFO timeout interrupts occur as follows:
A. A FIFO timeout interrupt occurs if all the following conditions exist:
At least one character is in the FIFO.
The most recent serial character received was longer than 4 continuous character times ago. (If 2 stop bits are
programmed, the second one is included in this time delay).
The most recent CPU read of the FIFO was longer than 4 continuous character times ago.
This will cause a maximum character received to interrupt issued delay of 160 msec at 300 BAUD with a 12 bit
character.
B. Character times are calculated by using the RCLK input for a clock signal (this makes the delay proportional to the
baudrate).
C. When a timeout interrupt has occurred it is cleared and the timer reset when the CPU reads one character from the
RCVR FIFO.
D. When a timeout interrupt has not occurred the timeout timer is reset after a new character is received or after the
CPU reads the RCVR FIFO.
When the XMIT FIFO and transmitter interrupts are enabled (FCR bit 0 = "1", IER bit 1 = "1"), XMIT interrupts occur as
follows:
A. The transmitter holding register interrupt (02H) occurs when the XMIT FIFO is empty; it is cleared as soon as the
transmitter holding register is written to (1 of 16 characters may be written to the XMIT FIFO while servicing this
interrupt) or the IIR is read.
B. The transmitter FIFO empty indications will be delayed 1 character time minus the last stop bit time whenever the
following occurs: THRE=1 and there have not been at least two bytes at the same time in the transmitter FIFO since
the last THRE=1. The transmitter interrupt after changing FCR0 will be immediate, if it is enabled.
Character timeout and RCVR FIFO trigger level interrupts have the same priority as the current received data available
interrupt; XMIT FIFO empty has the same priority as the current transmitter holding register empty interrupt.
FIFO POLLED MODE OPERATION
With FCR bit 0 = "1" resetting IER bits 0, 1, 2 or 3 or all to zero puts the UART in the FIFO Polled Mode of operation.
Since the RCVR and XMITTER are controlled separately, either one or both can be in the polled mode of operation. In
this mode, the user's program will check RCVR and XMITTER status via the LSR. LSR definitions for the FIFO Polled
Mode are as follows:
Bit 0=1 as long as there is one byte in the RCVR FIFO.
Bits 1 to 4 specify which error(s) have occurred. Character error status is handled the same way as when in the
interrupt mode, the IIR is not affected since EIR bit 2=0.
SMSC LPC47B27x
- 62 -
DATASHEET
Rev. 04-17-07
Bit 5 indicates when the XMIT FIFO is empty.
Bit 6 indicates that both the XMIT FIFO and shift register are empty.
Bit 7 indicates whether there are any errors in the RCVR FIFO.
There is no trigger level reached or timeout condition indicated in the FIFO Polled Mode, however, the RCVR and XMIT
FIFOs are still fully capable of holding characters.
DESIRED
BAUD RATE
50
75
110
134.5
150
300
600
1200
1800
2000
2400
3600
4800
7200
9600
19200
38400
57600
115200
230400
460800
Table 30 - Baud Rates
DIVISOR USED TO
PERCENT ERROR DIFFERENCE
1
GENERATE 16X CLOCK
BETWEEN DESIRED AND ACTUAL
2304
0.001
1536
1047
857
0.004
768
384
192
96
64
58
0.005
48
32
24
16
12
6
3
0.030
2
0.16
1
0.16
32770
0.16
32769
0.16
HIGH
SPEED BIT2
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
1
1
1
Note : The percentage error for all baud rates, except where indicated otherwise, is 0.2%.
Note 2: The High Speed bit is located in the Device Configuration Space.
REGISTER/SIGNAL
Interrupt Enable Register
Interrupt Identification Reg.
FIFO Control
Line Control Reg.
MODEM Control Reg.
Line Status Reg.
MODEM Status Reg.
TXD1
Table 31 - Reset Function
RESET CONTROL
RESET
RESET
RESET
RESET
RESET
RESET
RESET
RESET
RESET STATE
All bits low
Bit 0 is high; Bits 1 - 7 low
All bits low
All bits low
All bits low
All bits low except 5, 6 high
Bits 0 - 3 low; Bits 4 - 7 input
See Note 1
TXD2
RESET
See IR Transmit Pins on page 68
INTRPT (RCVR errs)
INTRPT (RCVR Data Ready)
INTRPT (THRE)
OUT2B
RTSB
DTRB
OUT1B
RCVR FIFO
RESET/Read LSR
RESET/Read RBR
RESET/ReadIIR/Write THR
RESET
RESET
RESET
RESET
RESET/
FCR1*FCR0/_FCR0
RESET/
FCR1*FCR0/_FCR0
Low
Low
Low
High
High
High
High
All Bits Low
XMIT FIFO
SMSC LPC47B27x
- 63 -
DATASHEET
All Bits Low
Rev. 04-17-07
Note 1: The following defines the state of the TXD1 pin depending on the chip configuration.
//Activate bit is cleared on a VTR POR, VCC POR, PCI Reset, or Soft Reset
If (Activate Bit=0) then TXD1 is tristate.
Else if ((Activate=1) && (Idle)) then the TXD1 is High
Else TXD1 is transmitting
SMSC LPC47B27x
- 64 -
DATASHEET
Rev. 04-17-07
TABLE 4 – REGISTER SUMMARY FOR AN INDIVIDUAL UART CHANNEL
REGISTER
ADDRESS
REGISTER NAME
REGISTER
SYMBOL
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
RBR
Data Bit 7
Data Bit 6
Data Bit 5
Data Bit 4
Data Bit 3
Data Bit 2
Data Bit 1
Data Bit 0
(Note 1)
ADDR = 0
DLAB = 0
Receive Buffer Register (Read Only)
ADDR = 0
DLAB = 0
ADDR = 1
DLAB = 0
Transmitter Holding Register (Write Only)
THR
Data Bit 7
Data Bit 6
Data Bit 5
Data Bit 4
Data Bit 3
Data Bit 2
Data Bit 1
Data Bit 0
Interrupt Enable Register
IER
0
0
0
0
Enable
MODEM
Status
Interrupt
(EMSI)
Enable
Receiver
Line
Status
Interrupt
(ELSI)
Enable
Received
Data
Available
Interrupt
(ERDAI)
ADDR = 2
Interrupt Ident. Register (Read Only)
IIR
FIFOs
Enabled
FIFOs
Enabled
0
0
Interrupt ID
Bit (Note 6)
Interrupt
ID Bit
Enable
Transmitter
Holding
Register
Empty
Interrupt
(ETHREI)
Interrupt ID
Bit
(Note 6)
(Note 6)
ADDR = 2
FIFO Control Register (Write Only)
RCVR
Trigger
MSB
RCVR
Trigger LSB
Reserved
Reserved
DMA Mode
Select
(Note 2)
FCR
(Note 8)
(Note 7)
ADDR = 3
Line Control Register
LCR
Divisor
Latch
Access Bit
(DLAB)
Set Break
Stick Parity
Even Parity
Select
(EPS)
ADDR = 4
MODEM Control Register
MCR
0
0
0
Loop
ADDR = 5
Line Status Register
LSR
Error in
RCVR FIFO
XMIT FIFO
RCVR
Reset
FIFO Reset
“0” if
Interrupt
Pending
FIFO Enable
Transmitter
Empty
(TEMT)
Parity
Enable
(PEN)
Number of
Stop Bits
(STB)
Word
Length
Select Bit 1
(WLS1)
Word Length
Select Bit 0
(WLS0)
OUT2
OUT1
(Note 4)
(Note 4)
Request to
Send (RTS)
Data
Terminal
Ready (DTR)
(Note 3)
Transmitter
Holding
Register
(THRE)
ADDR = 6
MODEM Status Register
MSR
Data
Carrier
Detect
(DCD)
Ring
Indicator
(RI)
Data Set
Ready
(DSR)
Clear to
Send (CTS)
Delta Data
Carrier
Detect
(DDCD)
Trailing
Edge Ring
Indicator
(TERI)
Delta Data
Set Ready
(DDSR)
Delta Clear
to Send
(DCTS)
ADDR = 7
ADDR = 0
DLAB = 1
ADDR = 1
DLAB = 1
Scratch Register (Note 5)
Divisor Latch (LS)
SCR
DDL
Bit 7
Bit 7
Bit 6
Bit 6
Bit 5
Bit 5
Bit 4
Bit 4
Bit 3
Bit 3
Bit 2
Bit 2
Bit 1
Bit 1
Bit 0
Bit 0
Divisor Latch (MS)
DLM
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
(Note 6)
SMSC LPC47B27x
- 65 -
Rev. 04-17-07
DATASHEET
Break
Interrupt
(BI)
Framing
Error (FE)
Parity
Error (PE)
Overrun
Error (OE)
Data Ready
(DR)
Note 1
Note 2
Note 3
Note 4
Note 5
Note 6
Note 7
Note 8
DLAB is Bit 7 of the Line Control Register (ADDR = 3).
Bit 0 is the least significant bit. It is the first bit serially transmitted or received.
When operating in the XT mode, this bit will be set any time that the transmitter shift register
is empty.
This bit no longer has a pin associated with it.
When operating in the XT mode, this register is not available.
These bits are always zero in the non-FIFO mode.
Writing a one to this bit has no effect. DMA modes are not supported in this chip.
The UART1 and UART2 FCR’s are shadowed in the UART1 FIFO Control Shadow Register
(runtime register at offset 0x20) and UART2 FIFO Control Shadow Register (runtime register
at offset 0x21).
SMSC LPC47B27x
- 66 -
DATASHEET
Rev. 04-17-07
NOTES ON SERIAL PORT OPERATION
FIFO MODE OPERATION:
GENERAL
The RCVR FIFO will hold up to 16 bytes regardless of which trigger level is selected.
TX AND RX FIFO OPERATION
The Tx portion of the UART transmits data through TXD as soon as the CPU loads a byte into the Tx
FIFO. The UART will prevent loads to the Tx FIFO if it currently holds 16 characters. Loading to the
Tx FIFO will again be enabled as soon as the next character is transferred to the Tx shift register. These
capabilities account for the largely autonomous operation of the Tx.
The UART starts the above operations typically with a Tx interrupt. The chip issues a Tx interrupt
whenever the Tx FIFO is empty and the Tx interrupt is enabled, except in the following instance. Assume
that the Tx FIFO is empty and the CPU starts to load it. When the first byte enters the FIFO the Tx FIFO
empty interrupt will transition from active to inactive. Depending on the execution speed of the service
routine software, the UART may be able to transfer this byte from the FIFO to the shift register before the
CPU loads another byte. If this happens, the Tx FIFO will be empty again and typically the UART's
interrupt line would transition to the active state. This could cause a system with an interrupt control unit to
record a Tx FIFO empty condition, even though the CPU is currently servicing that interrupt. Therefore,
after the first byte has been loaded into the FIFO the UART will wait one serial character
transmission time before issuing a new Tx FIFO empty interrupt. This one character Tx interrupt
delay will remain active until at least two bytes have been loaded into the FIFO, concurrently.
When the Tx FIFO empties after this condition, the Tx interrupt will be activated without a one
character delay.
Rx support functions and operation are quite different from those described for the transmitter. The Rx
FIFO receives data until the number of bytes in the FIFO equals the selected interrupt trigger level. At that
time if Rx interrupts are enabled, the UART will issue an interrupt to the CPU. The Rx FIFO will continue
to store bytes until it holds 16 of them. It will not accept any more data when it is full. Any more data
entering the Rx shift register will set the Overrun Error flag. Normally, the FIFO depth and the
programmable trigger levels will give the CPU ample time to empty the Rx FIFO before an overrun occurs.
One side-effect of having a Rx FIFO is that the selected interrupt trigger level may be above the data level
in the FIFO. This could occur when data at the end of the block contains fewer bytes than the trigger level.
No interrupt would be issued to the CPU and the data would remain in the UART. To prevent the
software from having to check for this situation the chip incorporates a timeout interrupt.
The timeout interrupt is activated when there is a least one byte in the Rx FIFO, and neither the CPU nor
the Rx shift register has accessed the Rx FIFO within 4 character times of the last byte. The timeout
interrupt is cleared or reset when the CPU reads the Rx FIFO or another character enters it.
These FIFO related features allow optimization of CPU/UART transactions and are especially useful given
the higher baud rate capability (256 kbaud).
SMSC LPC47B27x
- 67 -
DATASHEET
Rev. 04-17-07
INFRARED INTERFACE
The infrared interface provides a two-way wireless communications port using infrared as a transmission
medium. Several IR implementations have been provided for the second UART in this chip (logical device
5), IrDA, Consumer Remote Control, and Amplitude Shift Keyed IR. The IR transmission can use the
standard UART2 TXD2 and RXD2 pins or optional IRTX2 and IRRX2 pins. These can be selected through
the configuration registers.
IrDA 1.0 allows serial communication at baud rates up to 115.2 kbps. Each word is sent serially beginning
with a zero value start bit. A zero is signaled by sending a single IR pulse at the beginning of the serial bit
time. A one is signaled by sending no IR pulse during the bit time. Please refer to the AC timing for the
parameters of these pulses and the IrDA waveform.
The consumer remote control interface can decode NEC PPM remote control frames in hardware as well
provide a general-purpose synchronous ASK encoder/decoder with programmable carrier frequency and
bit rates to emulate many other popular remote control encoding formats; including 38 kHz PPM, PWM
and RC-5. Consult the SMSC CIrCC data sheet for more details.
The Amplitude Shift Keyed IR allows asynchronous serial communication at baud rates up to 19.2K Baud.
Each word is sent serially beginning with a zero value start bit. A zero is signaled by sending a 500kHz
waveform for the duration of the serial bit time. A one is signaled by sending no transmission during the bit
time. Please refer to the AC timing for the parameters of the ASK-IR waveform.
If the Half Duplex option is chosen, there is a time-out when the direction of the transmission is changed.
This time-out starts at the last bit transferred during a transmission and blocks the receiver input until the
timeout expires. If the transmit buffer is loaded with more data before the time-out expires, the timer is
restarted after the new byte is transmitted. If data is loaded into the transmit buffer while a character is
being received, the transmission will not start until the time-out expires after the last receive bit has been
received. If the start bit of another character is received during this time-out, the timer is restarted after the
new character is received. The IR half duplex time-out is programmable via CRF2 in Logical Device 5.
This register allows the time-out to be programmed to any value between 0 and 10msec in 100usec
increments.
IR Transmit Pins
The following description pertains to the TXD2 and IRTX2 pins of the LPC47B27x.
Following a VTR POR, the TXD2 and IRTX2 pins will be output and low. They will remain low until one
of the following conditions are met:
IRTX2/GP35 Pin. This pin defaults to the IRTX2 function.
1. This pin will remain low following a VCC POR until serial port 2 is enabled by setting the activate
bit, at which time the pin will reflect the state of the IR transmit output of the IRCC block.
2. This pin will remain low following a VCC POR until the GPIO output function is selected for the pin,
at which time the pin will reflect the state of the GPIO data bit if it is configured as an output.
GP53/TXD2 Pin. This pin defaults to the GPIO output function.
1. This pin will remain low following a VCC POR until the TXD2 function is selected for the pin AND
serial port 2 is enabled by setting the activate bit, at which time the pin will reflect the state of the IR
transmit output of the IRCC block (if IR is enabled through the IR Options Register for Serial Port 2)
2. This pin will remain low following a VCC POR until the TXD2 function is selected for the pin AND
serial port 2 is enabled by setting the activate bit, at which time the pin will reflect the state of the
transmit output of serial port 2
3. This pin will remain low following a VCC POR until the corresponding GPIO data bit (GP5 register
bit 3) is set or the polarity bit in the GP53 control register is set.
SMSC LPC47B27x
- 68 -
DATASHEET
Rev. 04-17-07
MPU-401 MIDI UART
Overview
Serial Port 3 is used exclusively in the LPC47B27x as an MPU-401-compatible MIDI Interface. The
LPC47B27x MPU-401 hardware includes a Host Interface, an MPU-401 command controller,
configuration registers, and a compatible UART (Figure 2).
Each of these components are discussed in detail, below.
Only the MPU-401 UART (pass-through) mode is included in this implementation. MPU-401 UART
mode is supported on the Sound Blaster 16 Series-compatible MIDI hardware. The Sound Blaster 16
hardware is supported by Microsoft Windows Operating Systems.
In MPU-401 UART mode, data is transferred without modification between the host and the MIDI device
(UART). Once UART mode is entered using the UART MODE command (3Fh), the only MPU-401
command that the interface recognizes is RESET (FFh).
MPU-401
COMMAND
CONTROLLER
UART
SA[15:0]
SD[7:0]
HOST
INTERFACE
TX
MIDI_OUT
RX
MIDI_IN
nIOW
nIOR
IRQ
CONFIGURATION
REGISTERS
FIGURE 2 - MPU-401 MIDI INTERFACE
NOTE: This figure is for illustration purposes only and is not intended to suggest specific
implementation details.
Host Interface
Overview
The Host Interface includes two contiguous 8-bit run-time registers (the Status/Command Port and the
Data Port), and an interrupt. For illustration purposes, the Host Interface block shown in Figure 2 uses
standard ISA signaling. Address decoding and interrupt selection for the Host Interface are determined
by device configuration registers (see Section “MPU-401Configuration Registers”).
I/O Addresses
The Sound Blaster 16 MPU-401 UART mode MIDI interface requires two consecutive I/O addresses
with possible base I/O addresses of 300h and 330h. The default is 330h. The LPC47B27x MPU-401
I/O base address is programmable on even-byte boundaries throughout the entire I/O address range
(see Section “Activate and I/O Base address”).
SMSC LPC47B27x
- 69 -
DATASHEET
Rev. 04-17-07
Registers (Ports)
The run-time registers in the MPU-401 Host Interface are shown below in Table 33.
TABLE 33 - MPU-401 HOST INTERFACE REGISTERS
REGISTER
NAME
MIDI DATA
ADDRESS
MPU-401 I/O Base Address
TYPE
R/W
STATUS
MPU-401 I/O Base Address + 1
R
COMMAND
MPU-401 I/O Base Address + 1
W
DESCRIPTION
Used for MIDI transmit data,
MIDI receive data, and MPU-401
command acknowledge.
Used to indicate the send/receive
status of the MIDI Data port.
Used for MPU-401 Commands.
MIDI Data Port
The MIDI Data port exchanges MIDI transmit and MIDI receive data between the MPU-401 UART
interface and the host. The MIDI Data port is read/write (Table 34). The MIDI Data port is also used to
return the command acknowledge byte ‘FEh’ following host writes to the COMMAND port.
The MIDI Data port is full-duplex; i.e., the transmit and receive buffers can be used simultaneously.
An interrupt is generated when either MIDI receive data or a command acknowledge is available to the
host in the MIDI Data register. See Section “Bit 7 – MIDI Receive Buffer Empty” and “Interrupt”
TABLE 34 - MIDI DATA PORT
MPU-401 I/O BASE ADDRESS
D7
D6
D5
D4
D3
D2
D1
R/W
R/W
R/W
R/W
R/W
R/W
R/W
MIDI DATA/COMMAND-ACKNOWLEDGE REGISTER
TYPE
NAME
D0
R/W
DEFAULT
n/a
Status Port
The Status port is used to indicate the state of the transmit and receive buffers in the MIDI Data port.
The Status port is read-only (Table 35). Status port Bit 6 is MIDI Transmit Busy, Bit 7 is MIDI Receive
Buffer Empty. The remaining bits in the Status port are RESERVED.
TYPE
BIT
NAME
TABLE 35 - MPU-401 STATUS PORT
MPU-401 I/O BASE ADDRESS+1
D7
D6
D5
D4
D3
D2
D1
R
R
R
R
R
R
R
0
0
0
0
0
MIDI RX MIDI TX
BUFFE
BUSY
R
EMPTY
D0
R
DEFAULT
0x80
0
Bit 7 – MIDI Receive Buffer Empty
Bit 7 MIDI Receive Buffer Empty indicates the read state of the MIDI Data port (Table 36). If the MRBE
bit is ‘0’, MIDI Read/Command Acknowledge data is available to the host. If the MRBE bit is ‘1’, MIDI
Read/Command Acknowledge data is NOT available to the host.
The MPU-401 Interrupt output is active ‘1’ when the MIDI Receive Buffer Empty bit is ‘0’. The MPU-401
Interrupt output is inactive ‘0’ when the MIDI Receive Buffer Empty bit is ‘1’. See Section “Interrupt” for
more information.
TABLE 36 - MIDI RECEIVE BUFFER EMPTY STATUS BIT
STATUS PORT
D7
DESCRIPTION
0
MIDI Read/Command Acknowledge data is
available to the host.
1
MIDI Read/Command Acknowledge data is
NOT available to the host.
SMSC LPC47B27x
- 70 -
DATASHEET
Rev. 04-17-07
Bit 6 – MIDI Transmit Busy
Bit 6 MIDI Transmit Busy indicates the send (write) state of the MIDI Data port and Command port
(Table 37).
There are no interrupts associated with MIDI transmit (write) data.
TABLE 37 - MIDI TRANSMIT BUSY STATUS BIT
STATUS PORT DESCRIPTION
D6
0
The MPU-401 interface is ready to accept a
data/command byte from the host.
The MPU-401 interface is NOT ready to
1
accept a data/command byte from the host.
Bits[5:0]
RESERVED (Reserved bits cannot be written and return ‘0’ when read).
Command Port
The Command port is used to transfer MPU-401 commands to the Command Controller.
Command port is write-only (Table 38). See Section “MPU-401 Command Controller” below.
TYPE
NAME
TABLE 38 – MPU-401 COMMAND PORT
MPU-401 I/O BASE ADDRESS+1
D7
D6
D5
D4
D3
D2
D1
D0
W
W
W
W
W
W
W
W
COMMAND REGISTER
The
DEFAULT
n/a
Interrupt
The MPU-401 IRQ is asserted (‘1’) when either MIDI receive data or a command acknowledge byte is
available to the host in the MIDI Data register (Figure 3). The IRQ is deasserted (‘0’) when the host
reads the MIDI Data port.
NOTE: If, following a host read, data is still available in the Receive FIFO, the IRQ will remain asserted
(‘1’).
The IRQ is enabled when the ‘Activate’ bit in the MPU-401 configuration registers logical device block is
asserted ‘1’. If the Activate bit is deasserted ‘0’, the MPU-401 IRQ cannot be asserted (see Section
“MPU-401 Configuration Registers”).
The MPU-401 IRQ is not affected by MIDI write data, transmit-related functions or Receiver Line Status
interrupts.
The factory default Sound Blaster 16 MPU-401 IRQ is 5.
NOTE: IRQ remains asserted
until read FIFO is empty
MIDI_IN
MIDI RX DATA BYTE N
MIDI RX DATA BYTE N+1
4
MIDI RX CLOCK
1
DATA READY
3
IRQ
2
nREAD
FIGURE 3 - MPU-401 INTERRUPT
1
NOTE DATA READY represents the Data Ready bit B0 in the UART Line Status Register.
NOTE2 nREAD represents host read operations from the MIDI Data register.
SMSC LPC47B27x
- 71 -
DATASHEET
Rev. 04-17-07
NOTE3 IRQ is the MPU-401 Host Interface IRQ shown in Figure 2. The UART Receive FIFO
Threshold = 1.
4
NOTE MIDI RX CLOCK is the MIDI bit clock. The MIDI bit clock period is 32µs.
MPU-401 Command Controller
Overview
Commands are written by the host to the MPU-401 MIDI Interface through the Command register
(Table 38) and are immediately interpreted by the MPU-401 Command Controller shown in Figure 3.
The MPU-401 Command Controller in this implementation only responds to the MPU-401 RESET (FFh)
and UART MODE (3Fh) commands. All other commands are ignored.
Under certain conditions, the Command Controller acknowledges MPU-401 commands with a
command acknowledge byte (FEh).
RESET Command
The RESET command is FFh. The RESET command resets the MPU-401 MIDI Interface. Reset
disables the MPU-401 UART MODE command, disables the UART, clears the receive FIFO. The
command controller places the command acknowledge byte ‘FEh’ in the MIDI Data port read buffer if
the interface is not in the UART mode.
The RESET command is executed but not acknowledged when the command is received while the
interface is in the UART mode.
When the MPU-401 is reset, receive data from the MIDI_IN port as well as data written by the host to
the MIDI Data port is ignored.
The MPU-401 MIDI Interface is reset following the RESET command or POR.
UART MODE Command
The UART MODE command is 3Fh. The UART MODE command clears the transmit and receive
FIFOs, places the command acknowledge byte (FEh) in the MIDI Data port receive buffer, and enables
the UART for transmit and receive operations.
In UART mode, the MPU-401 Interface passes MIDI read and write data directly between the host
(using the MIDI Data port) and the UART Transmit and Receive buffers.
The MPU-401 Command Controller ignores the UART MODE command when the MPU-401 Interface is
already in UART mode.
The MPU-401 RESET command is executed but not acknowledged by the MPU-401 Command
Controller in UART MODE (see Section “RESET Command”, above).
Command Acknowledge Byte
Under certain conditions, the command controller acknowledges the RESET and UART MODE
commands with a command acknowledge byte (FEh).
The command acknowledge byte appears as read-data in the MIDI Data port.
NOTE: The command acknowledge byte will appear as the next available data byte in the receive buffer
of the MIDI Data port. For example if the receive FIFO is not empty when an MPU-401 RESET
command is received, the command acknowledge will appear first, before any unread FIFO data. In the
examples above, the receive FIFO is cleared before the command acknowledge byte is placed in the
MIDI Data port read buffer.
MIDI UART
Overview
The UART is used to transmit and receive MIDI protocol data from the MIDI Data port in the Host
Interface (see Section “Host Interface”).
SMSC LPC47B27x
- 72 -
DATASHEET
Rev. 04-17-07
The MIDI protocol requires 31.25k Baud (±1%) and 10 bits total per frame: 1 start bit, 8 data bits, no
parity, and 1 stop bit. For example, there are 320 microseconds per serial MIDI data byte. MIDI data is
transferred LSB first (Figure 4).
The UART is configured in full-duplex mode for the MPU-401 MIDI Interface, with 16-byte send/receive
FIFOs.
MIDI RX DATA BYTE (01H)
1
MIDI RX CLOCK
MIDI_IN
FIGURE 4 - MIDI DATA BYTE EXAMPLE
1
NOTE
MIDI RX CLOCK is the MIDI bit clock. The MIDI bit clock period is 32µs.
MPU-401 Configuration Registers
The LPC47B27x configuration registers are in Logical Device B (see Configuration section). The
configuration registers contain the MPU-401 Activate, Base Address and Interrupt select. The defaults
for the Base Address and Interrupt Select configuration registers match the MPU-401 factory defaults.
Activate and I/O Base Address
When the Activate bit D0 is ‘0’, the MPU-401 I/O base address decoder is disabled, the IRQ is always
deasserted, and the MPU-401 hardware is in a minimum power-consumption state. When the Activate
bit is ‘1’, the MPU-401 I/O base address decoder and the IRQ are enabled, and the MPU-401 hardware
is fully powered.
Register 0x60 is the MPU-401 I/O Base Address High Byte, register 0x61 is the MPU-401 I/O Base
Address Low Byte. The MPU-401 I/O base address is programmable on even-byte boundaries. The
valid MPU-401 I/O base address range is 0x0100 – 0x0FFE. See Section “Host Interface”.
SMSC LPC47B27x
- 73 -
DATASHEET
Rev. 04-17-07
PARALLEL PORT
The LPC47B27x incorporates an IBM XT/AT compatible parallel port. This supports the optional PS/2
type bi-directional parallel port (SPP), the Enhanced Parallel Port (EPP) and the Extended Capabilities
Port (ECP) parallel port modes. Refer to the Configuration Registers for information on disabling, power
down, changing the base address of the parallel port, and selecting the mode of operation.
The LPC47B27x also provides a mode for support of the floppy disk controller on the parallel port.
The parallel port also incorporates SMSC's ChiProtect circuitry, which prevents possible damage to the
parallel port due to printer power-up.
The functionality of the Parallel Port is achieved through the use of eight addressable ports, with their
associated registers and control gating. The control and data port are read/write by the CPU, the status
port is read/write in the EPP mode. The address map of the Parallel Port is shown below:
DATA PORT
STATUS PORT
CONTROL PORT
EPP ADDR PORT
BASE ADDRESS + 00H
BASE ADDRESS + 01H
BASE ADDRESS + 02H
BASE ADDRESS + 03H
EPP DATA PORT 0
EPP DATA PORT 1
EPP DATA PORT 2
EPP DATA PORT 3
BASE ADDRESS + 04H
BASE ADDRESS + 05H
BASE ADDRESS + 06H
BASE ADDRESS + 07H
The bit map of these registers is:
DATA PORT
STATUS PORT
CONTROL
PORT
EPP ADDR
PORT
EPP DATA
PORT 0
EPP DATA
PORT 1
EPP DATA
PORT 2
EPP DATA
PORT 3
D0
PD0
TMOUT
STROBE
D1
PD1
0
AUTOFD
D2
PD2
0
nINIT
D3
PD3
nERR
SLC
D4
PD4
SLCT
IRQE
D5
PD5
PE
PCD
D6
PD6
nACK
0
D7
PD7
nBUSY
0
Note
1
1
1
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
2
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
2
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
2
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
2
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
2
Note 1: These registers are available in all modes.
Note 2: These registers are only available in EPP mode.
Table 39 - Parallel Port Connector
HOST
CONNECTOR
1
2-9
10
11
12
PIN NUMBER
83
68-75
80
79
78
13
14
STANDARD
nStrobe
PD<0:7>
nAck
Busy
PE
EPP
nWrite
PData<0:7>
Intr
nWait
(User Defined)
77
82
SLCT
nALF
(User Defined)
nDatastb
15
81
nError
(User Defined)
16
66
nInit
nRESET
17
67
nSLCTIN
nAddrstrb
ECP
nStrobe
PData<0:7>
nAck
Busy, PeriphAck(3)
PError,
nAckReverse(3)
Select
nAutoFd,
HostAck(3)
nFault(1)
nPeriphRequest(3)
nInit(1)
nReverseRqst(3)
nSelectIn(1,3)
(1) = Compatible Mode
SMSC LPC47B27x
- 74 -
DATASHEET
Rev. 04-17-07
(3) = High Speed Mode
Note:
For the cable interconnection required for ECP support and the Slave Connector pin numbers,
refer to the IEEE 1284 Extended Capabilities Port Protocol and ISA Standard, Rev. 1.14, July 14, 1993.
This document is available from Microsoft.
IBM XT/AT COMPATIBLE, BI-DIRECTIONAL AND EPP MODES
DATA PORT
ADDRESS OFFSET = 00H
The Data Port is located at an offset of '00H' from the base address. The data register is cleared at
initialization by RESET. During a WRITE operation, the Data Register latches the contents of the internal
data bus. The contents of this register are buffered (non inverting) and output onto the PD0 - PD7 ports.
During a READ operation in SPP mode, PD0 - PD7 ports are buffered (not latched) and output to the host
CPU.
STATUS PORT
ADDRESS OFFSET = 01H
The Status Port is located at an offset of '01H' from the base address. The contents of this register are
latched for the duration of a read cycle. The bits of the Status Port are defined as follows:
BIT 0 TMOUT - TIME OUT
This bit is valid in EPP mode only and indicates that a 10 usec time out has occurred on the EPP bus. A
logic O means that no time out error has occurred; a logic 1 means that a time out error has been
detected. This bit is cleared by a RESET. Writing a one to this bit clears the time out status bit. On a
write, this bit is self clearing and does not require a write of a zero. Writing a zero to this bit has no effect.
BITS 1, 2 - are not implemented as register bits, during a read of the Printer Status Register these bits are
a low level.
BIT 3 nERR - nERROR
The level on the nERROR input is read by the CPU as bit 3 of the Printer Status Register. A logic 0
means an error has been detected; a logic 1 means no error has been detected.
BIT 4 SLCT - PRINTER SELECTED STATUS
The level on the SLCT input is read by the CPU as bit 4 of the Printer Status Register. A logic 1 means
the printer is on line; a logic 0 means it is not selected.
BIT 5 PE - PAPER END
The level on the PE input is read by the CPU as bit 5 of the Printer Status Register. A logic 1 indicates a
paper end; a logic 0 indicates the presence of paper.
BIT 6 nACK - nACKNOWLEDGE
The level on the nACK input is read by the CPU as bit 6 of the Printer Status Register. A logic 0 means
that the printer has received a character and can now accept another. A logic 1 means that it is still
processing the last character or has not received the data.
BIT 7 nBUSY - nBUSY
The complement of the level on the BUSY input is read by the CPU as bit 7 of the Printer Status Register.
A logic 0 in this bit means that the printer is busy and cannot accept a new character. A logic 1 means that
it is ready to accept the next character.
CONTROL PORT
ADDRESS OFFSET = 02H
The Control Port is located at an offset of '02H' from the base address. The Control Register is initialized
by the RESET input, bits 0 to 5 only being affected; bits 6 and 7 are hard wired low.
BIT 0 STROBE - STROBE
This bit is inverted and output onto the nSTROBE output.
SMSC LPC47B27x
- 75 -
DATASHEET
Rev. 04-17-07
BIT 1 AUTOFD - AUTOFEED
This bit is inverted and output onto the nAUTOFD output. A logic 1 causes the printer to generate a line
feed after each line is printed. A logic 0 means no autofeed.
BIT 2 nINIT - nINITIATE OUTPUT
This bit is output onto the nINIT output without inversion.
BIT 3 SLCTIN - PRINTER SELECT INPUT
This bit is inverted and output onto the nSLCTIN output. A logic 1 on this bit selects the printer; a logic 0
means the printer is not selected.
BIT 4 IRQE - INTERRUPT REQUEST ENABLE
The interrupt request enable bit when set to a high level may be used to enable interrupt requests from the
Parallel Port to the CPU. An interrupt request is generated on the IRQ port by a positive going nACK
input. When the IRQE bit is programmed low the IRQ is disabled.
BIT 5 PCD - PARALLEL CONTROL DIRECTION
Parallel Control Direction is not valid in printer mode. In printer mode, the direction is always out
regardless of the state of this bit. In bi-directional, EPP or ECP mode, a logic 0 means that the printer port
is in output mode (write); a logic 1 means that the printer port is in input mode (read).
Bits 6 and 7 during a read are a low level, and cannot be written.
EPP ADDRESS PORT
ADDRESS OFFSET = 03H
The EPP Address Port is located at an offset of '03H' from the base address. The address register is
cleared at initialization by RESET. During a WRITE operation, the contents of the internal data bus DB0DB7 are buffered (non inverting) and output onto the PD0 - PD7 ports. An LPC I/O write cycle causes an
EPP ADDRESS WRITE cycle to be performed, during which the data is latched for the duration of the
EPP write cycle. During a READ operation, PD0 - PD7 ports are read. An LPC I/O read cycle causes an
EPP ADDRESS READ cycle to be performed and the data output to the host CPU, the deassertion of
ADDRSTB latches the PData for the duration of the read cycle. This register is only available in EPP
mode.
EPP DATA PORT 0
ADDRESS OFFSET = 04H
The EPP Data Port 0 is located at an offset of '04H' from the base address. The data register is cleared at
initialization by RESET. During a WRITE operation, the contents of the internal data bus DB0-DB7 are
buffered (non inverting) and output onto the PD0 - PD7 ports. An LPC I/O write cycle causes an EPP
DATA WRITE cycle to be performed, during which the data is latched for the duration of the EPP write
cycle. During a READ operation, PD0 - PD7 ports are read. An LPC I/O read cycle causes an EPP READ
cycle to be performed and the data output to the host CPU, the deassertion of DATASTB latches the
PData for the duration of the read cycle. This register is only available in EPP mode.
EPP DATA PORT 1
ADDRESS OFFSET = 05H
The EPP Data Port 1 is located at an offset of '05H' from the base address. Refer to EPP DATA PORT 0
for a description of operation. This register is only available in EPP mode.
EPP DATA PORT 2
ADDRESS OFFSET = 06H
The EPP Data Port 2 is located at an offset of '06H' from the base address. Refer to EPP DATA PORT 0
for a description of operation. This register is only available in EPP mode.
SMSC LPC47B27x
- 76 -
DATASHEET
Rev. 04-17-07
EPP DATA PORT 3
ADDRESS OFFSET = 07H
The EPP Data Port 3 is located at an offset of '07H' from the base address. Refer to EPP DATA PORT 0
for a description of operation. This register is only available in EPP mode.
EPP 1.9 OPERATION
When the EPP mode is selected in the configuration register, the standard and bi-directional modes are
also available. If no EPP Read, Write or Address cycle is currently executing, then the PDx bus is in the
standard or bi-directional mode, and all output signals (STROBE, AUTOFD, INIT) are as set by the SPP
Control Port and direction is controlled by PCD of the Control port.
In EPP mode, the system timing is closely coupled to the EPP timing. For this reason, a watchdog timer is
required to prevent system lockup. The timer indicates if more than 10usec have elapsed from the start of
the EPP cycle to nWAIT being deasserted (after command). If a time-out occurs, the current EPP cycle is
aborted and the time-out condition is indicated in Status bit 0.
During an EPP cycle, if STROBE is active, it overrides the EPP write signal forcing the PDx bus to always
be in a write mode and the nWRITE signal to always be asserted.
Software Constraints
Before an EPP cycle is executed, the software must ensure that the control register bit PCD is a logic "0"
(i.e., a 04H or 05H should be written to the Control port). If the user leaves PCD as a logic "1", and
attempts to perform an EPP write, the chip is unable to perform the write (because PCD is a logic "1") and
will appear to perform an EPP read on the parallel bus, no error is indicated.
EPP 1.9 Write
The timing for a write operation (address or data) is shown in timing diagram EPP Write Data or Address
cycle. The chip inserts wait states into the LPC I/O write cycle until it has been determined that the write
cycle can complete. The write cycle can complete under the following circumstances:
1.
2.
If the EPP bus is not ready (nWAIT is active low) when nDATASTB or nADDRSTB goes active then
the write can complete when nWAIT goes inactive high.
If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before
changing the state of nDATASTB, nWRITE or nADDRSTB. The write can complete once nWAIT is
determined inactive.
Write Sequence of operation
1. The host initiates an I/O write cycle to the selected EPP register.
2. If WAIT is not asserted, the chip must wait until WAIT is asserted.
3. The chip places address or data on PData bus, clears PDIR, and asserts nWRITE.
4. Chip asserts nDATASTB or nADDRSTRB indicating that PData bus contains valid information, and
the WRITE signal is valid.
5. Peripheral deasserts nWAIT, indicating that any setup requirements have been satisfied and the chip
may begin the termination phase of the cycle.
6. a) The chip deasserts nDATASTB or nADDRSTRB, this marks the beginning of the termination
phase. If it has not already done so, the peripheral should latch the information byte now.
b) The chip latches the data from the internal data bus for the PData bus and drives the sync that
indicates that no more wait states are required followed by the TAR to complete the write cycle.
7. Peripheral asserts nWAIT, indicating to the host that any hold time requirements have been satisfied
and acknowledging the termination of the cycle.
8. Chip may modify nWRITE and nPDATA in preparation for the next cycle.
EPP 1.9 Read
The timing for a read operation (data) is shown in timing diagram EPP Read Data cycle. The chip inserts
wait states into the LPC I/O read cycle until it has been determined that the read cycle can complete. The
read cycle can complete under the following circumstances:
1
If the EPP bus is not ready (nWAIT is active low) when nDATASTB goes active then the read can
complete when nWAIT goes inactive high.
SMSC LPC47B27x
- 77 -
DATASHEET
Rev. 04-17-07
2.
If the EPP bus is ready (nWAIT is inactive high) then the chip must wait for it to go active low before
changing the state of WRITE or before nDATASTB goes active. The read can complete once nWAIT
is determined inactive.
Read Sequence of Operation
1. The host initiates an I/O read cycle to the selected EPP register.
2. If WAIT is not asserted, the chip must wait until WAIT is asserted.
3. The chip tri-states the PData bus and deasserts nWRITE.
4. Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the
nWRITE signal is valid.
5. Peripheral drives PData bus valid.
6. Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the termination
phase of the cycle.
7. a) The chip latches the data from the PData bus for the internal data bus and deasserts nDATASTB
or nADDRSTRB. This marks the beginning of the termination phase.
b) The chip drives the sync that indicates that no more wait states are required and drives the valid
data onto the LAD[3:0] signals, followed by the TAR to complete the read cycle.
8. Peripheral tri-states the PData bus and asserts nWAIT, indicating to the host that the PData bus is tristated.
9. Chip may modify nWRITE, PDIR and nPDATA in preparation for the next cycle.
EPP 1.7 OPERATION
When the EPP 1.7 mode is selected in the configuration register, the standard and bi-directional modes
are also available. If no EPP Read, Write or Address cycle is currently executing, then the PDx bus is in
the standard or bi-directional mode, and all output signals (STROBE, AUTOFD, INIT) are as set by the
SPP Control Port and direction is controlled by PCD of the Control port.
In EPP mode, the system timing is closely coupled to the EPP timing. For this reason, a watchdog timer is
required to prevent system lockup. The timer indicates if more than 10usec have elapsed from the start of
the EPP cycle to the end of the cycle. If a time-out occurs, the current EPP cycle is aborted and the timeout condition is indicated in Status bit 0.
Software Constraints
Before an EPP cycle is executed, the software must ensure that the control register bits D0, D1 and D3
are set to zero. Also, bit D5 (PCD) is a logic "0" for an EPP write or a logic "1" for and EPP read.
EPP 1.7 Write
The timing for a write operation (address or data) is shown in timing diagram EPP 1.7 Write Data or
Address cycle. The chip inserts wait states into the I/O write cycle when nWAIT is active low during the
EPP cycle. This can be used to extend the cycle time. The write cycle can complete when nWAIT is
inactive high.
Write Sequence of Operation
1. The host sets PDIR bit in the control register to a logic "0". This asserts nWRITE.
2. The host initiates an I/O write cycle to the selected EPP register.
3. The chip places address or data on PData bus.
4. Chip asserts nDATASTB or nADDRSTRB indicating that PData bus contains valid information, and
the WRITE signal is valid.
5. If nWAIT is asserted, the chip inserts wait states into I/O write cycle until the peripheral deasserts
nWAIT or a time-out occurs.
6. The chip drives the final sync, deasserts nDATASTB or nADDRSTRB and latches the data from the
internal data bus for the PData bus.
7. Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.
EPP 1.7 Read
The timing for a read operation (data) is shown in timing diagram EPP 1.7 Read Data cycle. The chip
inserts wait states into the I/O read cycle when nWAIT is active low during the EPP cycle. This can be
used to extend the cycle time. The read cycle can complete when nWAIT is inactive high.
Read Sequence of Operation
1. The host sets PDIR bit in the control register to a logic "1". This deasserts nWRITE and tri-states the
PData bus.
SMSC LPC47B27x
- 78 -
DATASHEET
Rev. 04-17-07
2.
3.
4.
5.
6.
7.
8.
9.
The host initiates an I/O read cycle to the selected EPP register.
Chip asserts nDATASTB or nADDRSTRB indicating that PData bus is tri-stated, PDIR is set and the
nWRITE signal is valid.
If nWAIT is asserted, the chip inserts wait states into the I/O read cycle until the peripheral deasserts
nWAIT or a time-out occurs.
The Peripheral drives PData bus valid.
The Peripheral deasserts nWAIT, indicating that PData is valid and the chip may begin the
termination phase of the cycle.
The chip drives the final sync and deasserts nDATASTB or nADDRSTRB.
Peripheral tri-states the PData bus.
Chip may modify nWRITE, PDIR and nPDATA in preparation of the next cycle.
Table 40 - EPP Pin Descriptions
EPP
SIGNAL
nWRITE
PD<0:7>
INTR
EPP NAME
nWrite
Address/Data
Interrupt
WAIT
nWait
I
DATASTB
nData Strobe
O
RESET
nReset
O
ADDRSTB
nAddress
Strobe
Paper End
Printer Selected
Status
Error
O
PE
SLCT
nERR
TYPE
O
I/O
I
I
I
EPP DESCRIPTION
This signal is active low. It denotes a write operation.
Bi-directional EPP byte wide address and data bus.
This signal is active high and positive edge triggered. (Pass
through with no inversion, Same as SPP).
This signal is active low. It is driven inactive as a positive
acknowledgement from the device that the transfer of data is
completed. It is driven active as an indication that the device is
ready for the next transfer.
This signal is active low. It is used to denote data read or write
operation.
This signal is active low. When driven active, the EPP device
is reset to its initial operational mode.
This signal is active low. It is used to denote address read or
write operation.
Same as SPP mode.
Same as SPP mode.
I
Same as SPP mode.
Note 1: SPP and EPP can use 1 common register.
Note 2: nWrite is the only EPP output that can be over-ridden by SPP control port during an EPP cycle.
For correct EPP read cycles, PCD is required to be a low.
EXTENDED CAPABILITIES PARALLEL PORT
ECP provides a number of advantages, some of which are listed below. The individual features are
explained in greater detail in the remainder of this section.
High performance half-duplex forward and reverse channel Interlocked handshake, for fast reliable
transfer Optional single byte RLE compression for improved throughput (64:1) Channel addressing for
low-cost peripherals Maintains link and data layer separation Permits the use of active output drivers
permits the use of adaptive signal timing Peer-to-peer capability.
Vocabulary
The following terms are used in this document:
assert:
When a signal asserts it transitions to a "true" state, when a signal deasserts it transitions to a
"false" state.
forward: Host to Peripheral communication.
reverse: Peripheral to Host communication
Pword: A port word; equal in size to the width of the LPC interface. For this implementation, PWord is
always 8 bits.
1:
A high level.
0:
A low level.
SMSC LPC47B27x
- 79 -
DATASHEET
Rev. 04-17-07
These terms may be considered synonymous:
PeriphClk, nAck
HostAck, nAutoFd
PeriphAck, Busy
nPeriphRequest, nFault
nReverseRequest, nInit
nAckReverse, PError
Xflag, Select
ECPMode, nSelectln
HostClk, nStrobe
Reference Document: IEEE 1284 Extended Capabilities Port Protocol and ISA Interface Standard, Rev
1.14, July 14, 1993. This document is available from Microsoft.
The bit map of the Extended Parallel Port registers is:
data
ecpAFifo
dsr
dcr
cFifo
ecpDFifo
tFifo
cnfgA
cnfgB
ecr
D7
PD7
Addr/RLE
nBusy
0
0
compress
D6
PD6
D5
PD5
nAck
0
0
intrValue
MODE
D4
D3
D2
D1
D0
PD4
PD3
PD2
PD1
PD0
Address or RLE field
PError
Select
nFault
0
0
0
Direction
ackIntEn
SelectIn
nInit
autofd
strobe
Parallel Port Data FIFO
ECP Data FIFO
Test FIFO
0
1
0
0
0
0
Parallel Port IRQ
Parallel Port DMA
nErrIntrEn
dmaEn
serviceIntr
full
empty
Note
2
1
1
2
2
2
Note 1: These registers are available in all modes.
Note 2: All FIFOs use one common 16 byte FIFO.
Note 3: The ECP Parallel Port Config Reg B reflects the IRQ and DMA channel selected by the
Configuration Registers.
ECP IMPLEMENTATION STANDARD
This specification describes the standard interface to the Extended Capabilities Port (ECP). All LPC
devices supporting ECP must meet the requirements contained in this section or the port will not be
supported by Microsoft. For a description of the ECP Protocol, please refer to the IEEE 1284 Extended
Capabilities Port Protocol and ISA Interface Standard, Rev. 1.14, July 14, 1993. This document is
available from Microsoft.
Description
The port is software and hardware compatible with existing parallel ports so that it may be used as a
standard LPT port if ECP is not required. The port is designed to be simple and requires a small number of
gates to implement. It does not do any "protocol" negotiation, rather it provides an automatic high
burst-bandwidth channel that supports DMA for ECP in both the forward and reverse directions.
Small FIFOs are employed in both forward and reverse directions to smooth data flow and improve the
maximum bandwidth requirement. The size of the FIFO is 16 bytes deep. The port supports an automatic
handshake for the standard parallel port to improve compatibility mode transfer speed.
The port also supports run length encoded (RLE) decompression (required) in hardware. Compression is
accomplished by counting identical bytes and transmitting an RLE byte that indicates how many times the
next byte is to be repeated. Decompression simply intercepts the RLE byte and repeats the following byte
the specified number of times. Hardware support for compression is optional.
NAME
nStrobe
PData 7:0
SMSC LPC47B27x
TYPE
O
I/O
Table 41 - ECP Pin Descriptions
DESCRIPTION
During write operations nStrobe registers data or address into the slave on
the asserting edge (handshakes with Busy).
Contains address or data or RLE data.
- 80 -
DATASHEET
Rev. 04-17-07
NAME
TYPE
I
PeriphAck (Busy)
I
PError
(nAckReverse)
I
Select
nAutoFd
(HostAck)
I
O
nFault
(nPeriphRequest)
I
nInit
O
nSelectIn
O
nAck
DESCRIPTION
Indicates valid data driven by the peripheral when asserted. This signal
handshakes with nAutoFd in reverse.
This signal deasserts to indicate that the peripheral can accept data. This
signal handshakes with nStrobe in the forward direction. In the reverse
direction this signal indicates whether the data lines contain ECP
command information or data. The peripheral uses this signal to flow
control in the forward direction. It is an "interlocked" handshake with
nStrobe. PeriphAck also provides command information in the reverse
direction.
Used to acknowledge a change in the direction the transfer (asserted =
forward).
The peripheral drives this signal low to acknowledge
nReverseRequest. It is an "interlocked" handshake with nReverseRequest.
The host relies upon nAckReverse to determine when it is permitted to
drive the data bus.
Indicates printer on line.
Requests a byte of data from the peripheral when asserted, handshaking
with nAck in the reverse direction. In the forward direction this signal
indicates whether the data lines contain ECP address or data. The host
drives this signal to flow control in the reverse direction. It is an
"interlocked" handshake with nAck. HostAck also provides command
information in the forward phase.
Generates an error interrupt when asserted. This signal provides a
mechanism for peer-to-peer communication. This signal is valid only in the
forward direction. During ECP Mode the peripheral is permitted (but not
required) to drive this pin low to request a reverse transfer. The request is
merely a "hint" to the host; the host has ultimate control over the transfer
direction. This signal would be typically used to generate an interrupt to
the host CPU.
Sets the transfer direction (asserted = reverse, deasserted = forward).
This pin is driven low to place the channel in the reverse direction. The
peripheral is only allowed to drive the bi-directional data bus while in ECP
Mode and HostAck is low and nSelectIn is high.
Always deasserted in ECP mode.
Register Definitions
The register definitions are based on the standard IBM addresses for LPT. All of the standard printer ports
are supported. The additional registers attach to an upper bit decode of the standard LPT port definition to
avoid conflict with standard ISA devices. The port is equivalent to a generic parallel port interface and may
be operated in that mode. The port registers vary depending on the mode field in the ecr. The table below
lists these dependencies. Operation of the devices in modes other that those specified is undefined.
NAME
data
ecpAFifo
dsr
dcr
cFifo
ecpDFifo
tFifo
cnfgA
cnfgB
ecr
Table 42 - ECP Register Definitions
ADDRESS (Note 1)
ECP MODES
+000h R/W
000-001
+000h R/W
011
+001h R/W
All
+002h R/W
All
+400h R/W
010
+400h R/W
011
+400h R/W
110
+400h R
111
+401h R/W
111
+402h R/W
All
FUNCTION
Data Register
ECP FIFO (Address)
Status Register
Control Register
Parallel Port Data FIFO
ECP FIFO (DATA)
Test FIFO
Configuration Register A
Configuration Register B
Extended Control Register
Note 1: These addresses are added to the parallel port base address as selected by configuration
register or jumpers.
Note 2: All addresses are qualified with AEN. Refer to the AEN pin definition.
SMSC LPC47B27x
- 81 -
DATASHEET
Rev. 04-17-07
MODE
000
001
010
011
100
101
110
111
Table 43 - Mode Descriptions
DESCRIPTION*
SPP mode
PS/2 Parallel Port mode
Parallel Port Data FIFO mode
ECP Parallel Port mode
EPP mode (If this option is enabled in the configuration registers)
Reserved
Test mode
Configuration mode
*Refer to ECR Register Description
DATA and ecpAFifo PORT
ADDRESS OFFSET = 00H
Modes 000 and 001 (Data Port)
The Data Port is located at an offset of '00H' from the base address. The data register is cleared at
initialization by RESET. During a WRITE operation, the Data Register latches the contents of the data
bus. The contents of this register are buffered (non inverting) and output onto the PD0 - PD7 ports.
During a READ operation, PD0 - PD7 ports are read and output to the host CPU.
Mode 011 (ECP FIFO - Address/RLE)
A data byte written to this address is placed in the FIFO and tagged as an ECP Address/RLE. The
hardware at the ECP port transmits this byte to the peripheral automatically. The operation of this register
is ony defined for the forward direction (direction is 0). Refer to the ECP Parallel Port Forward Timing
Diagram, located in the Timing Diagrams section of this data sheet .
DEVICE STATUS REGISTER (dsr)
ADDRESS OFFSET = 01H
The Status Port is located at an offset of '01H' from the base address. Bits 0 - 2 are not implemented as
register bits, during a read of the Printer Status Register these bits are a low level. The bits of the Status
Port are defined as follows:
BIT 3 nFault
The level on the nFault input is read by the CPU as bit 3 of the Device Status Register.
BIT 4 Select
The level on the Select input is read by the CPU as bit 4 of the Device Status Register.
BIT 5 PError
The level on the PError input is read by the CPU as bit 5 of the Device Status Register. Printer Status
Register.
BIT 6 nAck
The level on the nAck input is read by the CPU as bit 6 of the Device Status Register.
BIT 7 nBusy
The complement of the level on the BUSY input is read by the CPU as bit 7 of the Device Status Register.
DEVICE CONTROL REGISTER (dcr)
ADDRESS OFFSET = 02H
The Control Register is located at an offset of '02H' from the base address. The Control Register is
initialized to zero by the RESET input, bits 0 to 5 only being affected; bits 6 and 7 are hard wired low.
BIT 0 STROBE - STROBE
This bit is inverted and output onto the nSTROBE output.
SMSC LPC47B27x
- 82 -
DATASHEET
Rev. 04-17-07
BIT 1 AUTOFD - AUTOFEED
This bit is inverted and output onto the nAUTOFD output. A logic 1 causes the printer to generate a line
feed after each line is printed. A logic 0 means no autofeed.
BIT 2 nINIT - nINITIATE OUTPUT
This bit is output onto the nINIT output without inversion.
BIT 3 SELECTIN
This bit is inverted and output onto the nSLCTIN output. A logic 1 on this bit selects the printer; a logic 0
means the printer is not selected.
BIT 4 ackIntEn - INTERRUPT REQUEST ENABLE
The interrupt request enable bit when set to a high level may be used to enable interrupt requests
from the Parallel Port to the CPU due to a low to high transition on the nACK input. Refer to the description
of the interrupt under Operation, Interrupts.
BIT 5 DIRECTION
If mode=000 or mode=010, this bit has no effect and the direction is always out regardless of the state of
this bit. In all other modes, Direction is valid and a logic 0 means that the printer port is in output mode
(write); a logic 1 means that the printer port is in input mode (read).
BITS 6 and 7 during a read are a low level, and cannot be written.
cFifo (Parallel Port Data FIFO)
ADDRESS OFFSET = 400h
Mode = 010
Bytes written or DMAed from the system to this FIFO are transmitted by a hardware handshake to the
peripheral using the standard parallel port protocol. Transfers to the FIFO are byte aligned. This mode is
only defined for the forward direction.
ecpDFifo (ECP Data FIFO)
ADDRESS OFFSET = 400H
Mode = 011
Bytes written or DMAed from the system to this FIFO, when the direction bit is 0, are transmitted by a
hardware handshake to the peripheral using the ECP parallel port protocol. Transfers to the FIFO are byte
aligned.
Data bytes from the peripheral are read under automatic hardware handshake from ECP into this FIFO
when the direction bit is 1. Reads or DMAs from the FIFO will return bytes of ECP data to the system.
tFifo (Test FIFO Mode)
ADDRESS OFFSET = 400H
Mode = 110
Data bytes may be read, written or DMAed to or from the system to this FIFO in any direction. Data in the
tFIFO will not be transmitted to the to the parallel port lines using a hardware protocol handshake.
However, data in the tFIFO may be displayed on the parallel port data lines.
The tFIFO will not stall when overwritten or underrun. If an attempt is made to write data to a full tFIFO,
the new data is not accepted into the tFIFO. If an attempt is made to read data from an empty tFIFO, the
last data byte is re-read again. The full and empty bits must always keep track of the correct FIFO state.
The tFIFO will transfer data at the maximum ISA rate so that software may generate performance metrics.
The FIFO size and interrupt threshold can be determined by writing bytes to the FIFO and checking the full
and serviceIntr bits.
The writeIntrThreshold can be determined by starting with a full tFIFO, setting the direction bit to 0 and
emptying it a byte at a time until serviceIntr is set. This may generate a spurious interrupt, but will indicate
that the threshold has been reached.
SMSC LPC47B27x
- 83 -
DATASHEET
Rev. 04-17-07
The readIntrThreshold can be determined by setting the direction bit to 1 and filling the empty tFIFO a byte
at a time until serviceIntr is set. This may generate a spurious interrupt, but will indicate that the threshold
has been reached.
Data bytes are always read from the head of tFIFO regardless of the value of the direction bit. For example
if 44h, 33h, 22h is written to the FIFO, then reading the tFIFO will return 44h, 33h, 22h in the same order
as was written.
cnfgA (Configuration Register A)
ADDRESS OFFSET = 400H
Mode = 111
This register is a read only register. When read, 10H is returned. This indicates to the system that this is
an 8-bit implementation. (PWord = 1 byte)
cnfgB (Configuration Register B)
ADDRESS OFFSET = 401H
Mode = 111
BIT 7 compress
This bit is read only. During a read it is a low level. This means that this chip does not support hardware
RLE compression. It does support hardware de-compression.
BIT 6 intrValue
Returns the value of the interrupt to determine possible conflicts.
BITS [5:3] Parallel Port IRQ (read-only)
Refer to Table 44B.
BITS [2:0] Parallel Port DMA (read-only)
Refer to Table 44C.
ecr (Extended Control Register)
ADDRESS OFFSET = 402H
Mode = all
This register controls the extended ECP parallel port functions.
BITS 7,6,5
These bits are Read/Write and select the Mode.
BIT 4 nErrIntrEn
Read/Write (Valid only in ECP Mode)
1: Disables the interrupt generated on the asserting edge of nFault.
0: Enables an interrupt pulse on the high to low edge of nFault. Note that an interrupt will be generated if
nFault is asserted (interrupting) and this bit is written from a 1 to a 0. This prevents interrupts from
being lost in the time between the read of the ecr and the write of the ecr.
BIT 3 dmaEn
Read/Write
1: Enables DMA (DMA starts when serviceIntr is 0).
0: Disables DMA unconditionally.
BIT 2 serviceIntr
Read/Write
1: Disables DMA and all of the service interrupts.
0: Enables one of the following 3 cases of interrupts. Once one of the 3 service interrupts has occurred
serviceIntr bit shall be set to a 1 by hardware. It must be reset to 0 to re-enable the interrupts. Writing
this bit to a 1 will not cause an interrupt.
case dmaEn=1:
During DMA (this bit is set to a 1 when terminal count is reached).
case dmaEn=0 direction=0:
This bit shall be set to 1 whenever there are writeIntrThreshold or more bytes free in the FIFO.
case dmaEn=0 direction=1:
SMSC LPC47B27x
- 84 -
DATASHEET
Rev. 04-17-07
This bit shall be set to 1 whenever there are readIntrThreshold or more valid bytes to be read from the
FIFO.
BIT 1 full
Read only
1: The FIFO cannot accept another byte or the FIFO is completely full.
0: The FIFO has at least 1 free byte.
BIT 0 empty
Read only
1: The FIFO is completely empty.
0: The FIFO contains at least 1 byte of data.
R/W
000:
001:
010:
011:
100:
101:
110:
111:
Table 44A - Extended Control Register
MODE
Standard Parallel Port Mode . In this mode the FIFO is reset and common drain drivers are
used on the control lines (nStrobe, nAutoFd, nInit and nSelectIn). Setting the direction bit will
not tri-state the output drivers in this mode.
PS/2 Parallel Port Mode. Same as above except that direction may be used to tri-state the
data lines and reading the data register returns the value on the data lines and not the value in
the data register. All drivers have active pull-ups (push-pull).
Parallel Port FIFO Mode. This is the same as 000 except that bytes are written or DMAed to the
FIFO. FIFO data is automatically transmitted using the standard parallel port protocol. Note that
this mode is only useful when direction is 0. All drivers have active pull-ups (push-pull).
ECP Parallel Port Mode. In the forward direction (direction is 0) bytes placed into the ecpDFifo
and bytes written to the ecpAFifo are placed in a single FIFO and transmitted automatically to
the peripheral using ECP Protocol. In the reverse direction (direction is 1) bytes are moved
from the ECP parallel port and packed into bytes in the ecpDFifo. All drivers have active
pull-ups (push-pull).
Selects EPP Mode: In this mode, EPP is selected if the EPP supported option is selected in
configuration register L3-CRF0. All drivers have active pull-ups (push-pull).
Reserved
Test Mode. In this mode the FIFO may be written and read, but the data will not be transmitted
on the parallel port. All drivers have active pull-ups (push-pull).
Configuration Mode. In this mode the confgA, confgB registers are accessible at 0x400 and
0x401. All drivers have active pull-ups (push-pull).
IRQ SELECTED
15
14
11
10
9
7
5
All Others
Table 44B
CONFIG REG B
BITS 5:3
110
101
100
011
010
001
111
000
Table 44C
DMA
CONFIG REG B
SELECTED
BITS 2:0
3
011
2
010
1
001
All Others
000
OPERATION
Mode Switching/Software Control
Software will execute P1284 negotiation and all operation prior to a data transfer phase under
programmed I/O control (mode 000 or 001). Hardware provides an automatic control line handshake,
moving data between the FIFO and the ECP port only in the data transfer phase (modes 011 or 010).
Setting the mode to 011 or 010 will cause the hardware to initiate data transfer.
If the port is in mode 000 or 001 it may switch to any other mode. If the port is not in mode 000 or 001 it
can only be switched into mode 000 or 001. The direction can only be changed in mode 001.
SMSC LPC47B27x
- 85 -
DATASHEET
Rev. 04-17-07
Once in an extended forward mode the software should wait for the FIFO to be empty before switching
back to mode 000 or 001. In this case all control signals will be deasserted before the mode switch. In an
ecp reverse mode the software waits for all the data to be read from the FIFO before changing back to
mode 000 or 001. Since the automatic hardware ecp reverse handshake only cares about the state of
the FIFO it may have acquired extra data which will be discarded. It may in fact be in the middle of a
transfer when the mode is changed back to 000 or 001. In this case the port will deassert nAutoFd
independent of the state of the transfer. The design shall not cause glitches on the handshake signals if
the software meets the constraints above.
ECP Operation
Prior to ECP operation the Host must negotiate on the parallel port to determine if the peripheral supports
the ECP protocol. This is a somewhat complex negotiation carried out under program control in mode
000.
After negotiation, it is necessary to initialize some of the port bits. The following are required:
Set Direction = 0, enabling the drivers.
Set strobe = 0, causing the nStrobe signal to default to the deasserted state.
Set autoFd = 0, causing the nAutoFd signal to default to the deasserted state.
Set mode = 011 (ECP Mode)
ECP address/RLE bytes or data bytes may be sent automatically by writing the ecpAFifo or ecpDFifo
respectively.
Note that all FIFO data transfers are byte wide and byte aligned. Address/RLE transfers are byte-wide
and only allowed in the forward direction.
The host may switch directions by first switching to mode = 001, negotiating for the forward or reverse
channel, setting direction to 1 or 0, then setting mode = 011. When direction is 1 the hardware shall
handshake for each ECP read data byte and attempt to fill the FIFO. Bytes may then be read from the
ecpDFifo as long as it is not empty.
ECP transfers may also be accomplished (albeit slowly) by handshaking individual bytes under program
control in mode = 001, or 000.
Termination from ECP Mode
Termination from ECP Mode is similar to the termination from Nibble/Byte Modes. The host is permitted to
terminate from ECP Mode only in specific well-defined states. The termination can only be executed while
the bus is in the forward direction. To terminate while the channel is in the reverse direction, it must first be
transitioned into the forward direction.
Command/Data
ECP Mode supports two advanced features to improve the effectiveness of the protocol for some
applications. The features are implemented by allowing the transfer of normal 8 bit data or 8 bit
commands.
When in the forward direction, normal data is transferred when HostAck is high and an 8 bit command is
transferred when HostAck is low.
The most significant bit of the command indicates whether it is a run-length count (for compression) or a
channel address.
When in the reverse direction, normal data is transferred when PeriphAck is high and an 8 bit command is
transferred when PeriphAck is low. The most significant bit of the command is always zero. Reverse
channel addresses are seldom used and may not be supported in hardware.
Table 45 Forward Channel Commands (HostAck Low)
Reverse Channel Commands (PeripAck Low)
D7
D[6:0]
0
Run-Length Count (0-127)
(mode 0011 0X00 only)
1
Channel Address (0-127)
SMSC LPC47B27x
- 86 -
DATASHEET
Rev. 04-17-07
Data Compression
The ECP port supports run length encoded (RLE) decompression in hardware and can transfer
compressed data to a peripheral. Run length encoded (RLE) compression in hardware is not supported.
To transfer compressed data in ECP mode, the compression count is written to the ecpAFifo and the data
byte is written to the ecpDFifo.
Compression is accomplished by counting identical bytes and transmitting an RLE byte that indicates how
many times the next byte is to be repeated. Decompression simply intercepts the RLE byte and repeats
the following byte the specified number of times. When a run-length count is received from a peripheral,
the subsequent data byte is replicated the specified number of times. A run-length count of zero specifies
that only one byte of data is represented by the next data byte, whereas a run-length count of 127
indicates that the next byte should be expanded to 128 bytes. To prevent data expansion, however,
run-length counts of zero should be avoided.
Pin Definition
The drivers for nStrobe, nAutoFd, nInit and nSelectIn are open-drain in mode 000 and are push-pull in all
other modes.
LPC Connections
The interface can never stall causing the host to hang. The width of data transfers is strictly controlled on
an I/O address basis per this specification. All FIFO-DMA transfers are byte wide, byte aligned and end on
a byte boundary. (The PWord value can be obtained by reading Configuration Register A, cnfgA,
described in the next section). Single byte wide transfers are always possible with standard or PS/2
mode using program control of the control signals.
Interrupts
The interrupts are enabled by serviceIntr in the ecr register.
serviceIntr = 1 Disables the DMA and all of the service interrupts.
serviceIntr = 0 Enables the selected interrupt condition. If the interrupting condition is valid, then the
interrupt is generated immediately when this bit is changed from a 1 to a 0. This can occur
during Programmed I/O if the number of bytes removed or added from/to the FIFO does
not cross the threshold.
An interrupt is generated when:
1. For DMA transfers: When serviceIntr is 0, dmaEn is 1 and the DMA TC cycle is received.
2. For Programmed I/O:
a.
When serviceIntr is 0, dmaEn is 0, direction is 0 and there are writeIntrThreshold or more free
bytes in the FIFO. Also, an interrupt is generated when serviceIntr is cleared to 0 whenever there
are writeIntrThreshold or more free bytes in the FIFO.
b.
When serviceIntr is 0, dmaEn is 0, direction is 1 and there are readIntrThreshold or more bytes in
the FIFO. Also, an interrupt is generated when serviceIntr is cleared to 0 whenever there are
readIntrThreshold or more bytes in the FIFO.
3. When nErrIntrEn is 0 and nFault transitions from high to low or when nErrIntrEn is set from 1 to 0 and
nFault is asserted.
4. When ackIntEn is 1 and the nAck signal transitions from a low to a high.
FIFO Operation
The FIFO threshold is set in the chip configuration registers. All data transfers to or from the parallel port
can proceed in DMA or Programmed I/O (non-DMA) mode as indicated by the selected mode. The FIFO
is used by selecting the Parallel Port FIFO mode or ECP Parallel Port Mode. (FIFO test mode will be
addressed separately.) After a reset, the FIFO is disabled. Each data byte is transferred by a
Programmed I/O cycle or DMA cycle depending on the selection of DMA or Programmed I/O mode.
The following paragraphs detail the operation of the FIFO flow control. In these descriptions, <threshold>
ranges from 1 to 16. The parameter FIFOTHR, which the user programs, is one less and ranges from 0 to
15.
A low threshold value (i.e. 2) results in longer periods of time between service requests, but requires faster
servicing of the request for both read and write cases. The host must be very responsive to the service
request. This is the desired case for use with a "fast" system. A high value of threshold (i.e. 12) is used
SMSC LPC47B27x
- 87 -
DATASHEET
Rev. 04-17-07
with a "sluggish" system by affording a long latency period after a service request, but results in more
frequent service requests.
DMA TRANSFERS
DMA transfers are always to or from the ecpDFifo, tFifo or CFifo. DMA utilizes the standard PC DMA
services. To use the DMA transfers, the host first sets up the direction and state as in the programmed I/O
case. Then it programs the DMA controller in the host with the desired count and memory address. Lastly
it sets dmaEn to 1 and serviceIntr to 0. The ECP requests DMA transfers from the host by encoding the
nLDRQ pin. The DMA will empty or fill the FIFO using the appropriate direction and mode. When the
terminal count in the DMA controller is reached, an interrupt is generated and serviceIntr is asserted,
disabling DMA. In order to prevent possible blocking of refresh requests a DMA cycle shall not be
requested for more than 32 DMA cycles in a row. The FIFO is enabled directly by the host initiating a
DMA cycle for the requested channel, and addresses need not be valid. An interrupt is generated when a
TC cycle is received. (Note: The only way to properly terminate DMA transfers is with a TC cycle.)
DMA may be disabled in the middle of a transfer by first disabling the host DMA controller. Then setting
serviceIntr to 1, followed by setting dmaEn to 0, and waiting for the FIFO to become empty or full.
Restarting the DMA is accomplished by enabling DMA in the host, setting dmaEn to 1, followed by setting
serviceIntr to 0.
DMA Mode - Transfers from the FIFO to the Host
(Note: In the reverse mode, the peripheral may not continue to fill the FIFO if it runs out of data to transfer,
even if the chip continues to request more data from the peripheral.)
The ECP requests a DMA cycle whenever there is data in the FIFO. The DMA controller must respond to
the request by reading data from the FIFO. The ECP stops requesting DMA cycles when the FIFO
becomes empty or when a TC cycle is received, indicating that no more data is required. If the ECP stops
requesting DMA cycles due to the FIFO going empty, then a DMA cycle is requested again as soon as
there is one byte in the FIFO. If the ECP stops requesting DMA cycles due to the TC cycle, then a DMA
cycle is requested again when there is one byte in the FIFO, and serviceIntr has been re-enabled.
Programmed I/O Mode or Non-DMA Mode
The ECP or parallel port FIFOs may also be operated using interrupt driven programmed I/O. Software
can determine the writeIntrThreshold, readIntrThreshold, and FIFO depth by accessing the FIFO in Test
Mode.
Programmed I/O transfers are to the ecpDFifo at 400H and ecpAFifo at 000H or from the ecpDFifo located
at 400H, or to/from the tFifo at 400H. To use the programmed I/O transfers, the host first sets up the
direction and state, sets dmaEn to 0 and serviceIntr to 0.
The ECP requests programmed I/O transfers from the host by activating the interrupt. The programmed
I/O will empty or fill the FIFO using the appropriate direction and mode.
Note: A threshold of 16 is equivalent to a threshold of 15. These two cases are treated the same.
Programmed I/O - Transfers from the FIFO to the Host
In the reverse direction an interrupt occurs when serviceIntr is 0 and readIntrThreshold bytes are
available in the FIFO. If at this time the FIFO is full it can be emptied completely in a single burst,
otherwise readIntrThreshold bytes may be read from the FIFO in a single burst.
ReadIntrThreshold =
(16-<threshold>) data bytes in FIFO
An interrupt is generated when serviceIntr is 0 and the number of bytes in the FIFO is greater than or
equal to (16-<threshold>). (If the threshold = 12, then the interrupt is set whenever there are 4-16 bytes in
the FIFO). The host must respond to the request by reading data from the FIFO. This process is repeated
until the last byte is transferred out of the FIFO. If at this time the FIFO is full, it can be completely emptied
in a single burst, otherwise a minimum of (16-<threshold>) bytes may be read from the FIFO in a single
burst.
SMSC LPC47B27x
- 88 -
DATASHEET
Rev. 04-17-07
Programmed I/O - Transfers from the Host to the FIFO
In the forward direction an interrupt occurs when serviceIntr is 0 and there are writeIntrThreshold or more
bytes free in the FIFO. At this time if the FIFO is empty it can be filled with a single burst before the empty
bit needs to be re-read. Otherwise it may be filled with writeIntrThreshold bytes.
writeIntrThreshold =
(16-<threshold>) free bytes in FIFO
An interrupt is generated when serviceIntr is 0 and the number of bytes in the FIFO is less than or equal to
<threshold>. (If the threshold = 12, then the interrupt is set whenever there are 12 or less bytes of data in
the FIFO.) The host must respond to the request by writing data to the FIFO. If at this time the FIFO is
empty, it can be completely filled in a single burst, otherwise a minimum of (16-<threshold>) bytes may be
written to the FIFO in a single burst. This process is repeated until the last byte is transferred into the
FIFO.
SMSC LPC47B27x
- 89 -
DATASHEET
Rev. 04-17-07
PARALLEL PORT FLOPPY DISK CONTROLLER
The Floppy Disk Control signals are available optionally on the parallel port pins. When this mode is
selected, the parallel port is not available. There are two modes of operation, PPFD1 and PPFD2. These
modes can be selected in the Parallel Port Mode Register, as defined in the Parallel Port Mode Register,
Logical Device 3, at 0xF1. PPFD1 has only drive 1 on the parallel port pins; PPFD2 has drive 0 and 1 on
the parallel port pins. The FDC_PP pin can be used to switch the parallel port pins between the FDC and
the parallel port functions. See the following section.
FDC SWAP BIT
The FDC_SWAP bit in the FDD Mode Register (configuration register 0xF0) can be used to swap (nDS0,
nMTR0) and (nDS1, nMTR1) pins. This applies to both PPFD1 and PPFDC2 modes. The FDC_SWAP is
defined as follows:
Bit[4] FDC_SWAP
0 = Do Not Swap (default)
1 = Swap Drive 0 (nDS, nMTR pins) with Drive 1 (nDS , nMTR pins)
Mode
PPFD1
Description
Drive 0 on FDC
Drive 1 on PP
1
Drive 1 on FDC
Drive 0 on PP
PPFD2
0
Both Drives on PP.
Don’t swap
1
Both Drives on PP.
Swap Drives 0 and 1
The following parallel port pins are read as follows by a read of the parallel port register:
1.
2.
3.
FDC_SWAP
0
Data Register (read) = last Data Register (write)
Control Register read as "cable not connected" STROBE, AUTOFD and SLC = 0 and nINIT =1
Status Register reads: nBUSY = 0, PE = 0, SLCT = 0, nACK = 1, nERR = 1
The following FDC pins are all in the high impedence state when the PPFDx is actually selected by the PP
Mode Register 2:
1)
2)
3)
4)
nWDATA, nHDSEL, nWGATE, nDIR, nSTEP, nDS0, nMTR0 outputs are used when PPFD2 is
selected. The DRVDEN0, DRVDEN1, nDS1, and nMTR1 pins should be configured as GPIO or
other functions if PPFD2 is selected.
nDS1 and nMTR1 should configured as GPIO or other functions when PPFD1 is selected.
All unused inputs and outputs should be externally pulled-up.
If PPFDx is selected, then the parallel port can not be used as a parallel port until "Normal" mode is
selected.
The FDC signals are muxed onto the Parallel Port pins as shown in Table 46.
For ACPI compliance the FDD pins that are multiplexed onto the Parallel Port function independently of
the state of the Parallel Port controller. For example, if the FDC is enabled onto the Parallel Port the
multiplexed FDD interface functions normally regardless of the Parallel Port Power control, CR22.3.
Table 46 illustrates this functionality.
PARALLEL
PORT
POWER
CR22.3
1
0
X
SMSC LPC47B27x
TABLE 46 - MODIFIED PARALLEL PORT FDD CONTROL
PARALLEL PORT FDC
PARALLEL PORT
PARALLEL PORT
CONTROL
FDC STATE
STATE
LD3:CRF1.1
0
0
1
X
LD3:CRF1.0
0
0
X
1
OFF
OFF
ON
- 90 -
DATASHEET
ON
OFF
OFF
(NOTE1)
Rev. 04-17-07
1
NOTE : The Parallel Port Control register reads as “Cable Not Connected” when the Parallel Port FDC
is enabled; i.e., STROBE = AUTOFD = SLC = 0 and nINIT = 1.
Table 47 - FDC Parallel Port Pins
CONNECTOR
PIN #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
QFP
CHIP PIN #
83
68
69
70
71
72
73
74
75
80
79
78
77
82
81
66
67
SPP MODE
nSTROBE
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
nACK
BUSY
PE
SLCT
nALF
nERROR
nINIT
nSLCTIN
PIN DIRECTION
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I
I
I
I/O
I
I/O
I/O
FDC MODE
(nDS0)
nINDEX
nTRK0
nWP
nRDATA
nDSKCHG
(nMTR0)
nDS1
nMTR1
nWDATA
nWGATE
DRVDEN0
nHDSEL
nDIR
nSTEP
PIN DIRECTION
I/(O) Note1
I
I
I
I
I
I/(O) Note1
O
O
O
O
O
O
O
O
Note 1: These pins are outputs in PPFD2 mode. In PPFD1 mode, nDS1/nMTR1 pair is used and
nDS0/nMTR0 pair is unused. The unused pair is not connected to FDC and should be externally pulledup.
SMSC LPC47B27x
- 91 -
DATASHEET
Rev. 04-17-07
FLOPPY ON PARALLEL PORT PIN
The “floppy on the parallel port” pin function, FDC_PP, is muxed onto GP43. This pin function can be
used to switch the parallel port pins between the FDC and the parallel port. The FDC_PP pin can
generate a PME and an SMI by enabling GP43 in the appropriate PME and SMI enable registers (bit 5
of PME_EN4 and bit 6 of SMI_EN4 – see the Runtime Registers section). This pin generates an SMI
and SCI on both a low-to-high and a high-to-low edge.
If the FDC_PP register bits[1:0] =01 or 10, and the FDC_PP function is selected on GP43, then the
default functionality for this pin is as follows: when the pin is low, the parallel port pins are used for a
floppy disk controller; when the pin is high, the parallel port pins are used for a parallel port. The polarity
bit controls the state of the pin, which corresponds to the FDC and parallel port function.
If the FDC_PP register bits[1:0]=00 then the pin is not used to switch the parallel port pins between the
FDC and the parallel port, even if the FDC_PP function is selected on GP43. See description below.
The FDC_PP register is located in logical device A at 0xF1 defined as follows:
NAME
FDC_PP
Default =
0x00
on VTR POR
SMSC LPC47B27x
REG INDEX
0xF1
DESCRIPTION
Bit[1:0]
00 = Bits in PP mode Register control the FDC on the parallel
port, the FDC_PP pin function is not used.
01 = The FDC_PP pin controls the FDC on the PP as follows:
(non-inverted polarity) when the pin is low, the parallel port pins
are used for a floppy disk controller: drive 0 is on FDC pins, drive
1 is on parallel port pins
10 = The FDC_PP pin controls the FDC on the PP as follows:
(non-inverted polarity) when the pin is low, the parallel port pins
are used for a floppy disk controller: drive 0 is on parallel port
pins and drive 1 is on parallel port pins
11 = Reserved
Bits[7:2] Reserved
- 92 -
DATASHEET
Rev. 04-17-07
POWER MANAGEMENT
Power management capabilities are provided for the following logical devices: floppy disk, UART 1, UART
2 and the parallel port. For each logical device, two types of power management are provided: direct
powerdown and auto powerdown.
FDC Power Management
Direct power management is controlled by CR22. Refer to CR22 for more information.
Auto Power Management is enabled by CR23-B0. When set, this bit allows FDC to enter powerdown
when all of the following conditions have been met:
1.
2.
3.
4.
The motor enable pins of register 3F2H are inactive (zero).
The part must be idle; MSR=80H and INT = 0 (INT may be high even if MSR = 80H due to polling
interrupts).
The head unload timer must have expired.
The Auto powerdown timer (10msec) must have timed out.
An internal timer is initiated as soon as the auto powerdown command is enabled. The part is then
powered down when all the conditions are met.
Disabling the auto powerdown mode cancels the timer and holds the FDC block out of auto powerdown.
Note: At least 8us delay should be added when exiting FDC Auto Powerdown mode. If the
operating environment is such that this delay cannot be guaranteed, the auto powerdown mode
should not be used and Direct powerdown mode should be used instead. The Direct
powerdown mode requires at least 8us delay at 250K bits/sec configuration and 4us delay at
500K bits/sec. The delay should be added so that the internal microcontroller can prepare itself
to accept commands. See SMSC Application Note: Application Considerations When Using the
Powerdown Feature of SMSC Floppy Disk Controllers.
DSR From Powerdown
If DSR powerdown is used when the part is in auto powerdown, the DSR powerdown will override the auto
powerdown. However, when the part is awakened from DSR powerdown, the auto powerdown will once
again become effective.
Wake Up From Auto Powerdown
If the part enters the powerdown state through the auto powerdown mode, then the part can be awakened
by reset or by appropriate access to certain registers.
If a hardware or software reset is used then the part will go through the normal reset sequence. If the
access is through the selected registers, then the FDC resumes operation as though it was never in
powerdown. Besides activating the nPCI_RESET pin or one of the software reset bits in the DOR or DSR,
the following register accesses will wake up the part:
1.
2.
3.
Enabling any one of the motor enable bits in the DOR register (reading the DOR does not awaken the
part).
A read from the MSR register.
A read or write to the Data register.
Once awake, the FDC will reinitiate the auto powerdown timer for 10 ms.
again when all the powerdown conditions are satisfied.
The
part will powerdown
Register Behavior
Table 48 illustrates the AT and PS/2 (including Model 30) configuration registers available and the type of
access permitted. In order to maintain software transparency, access to all the registers must be
maintained. As Table 49 shows, two sets of registers are distinguished based on whether their access
results in the part remaining in powerdown state or exiting it.
Access to all other registers is possible without awakening the part. These registers can be accessed
during powerdown without changing the status of the part. A read from these registers will reflect the true
status as shown in the register description in the FDC description. A write to the part will result in the part
SMSC LPC47B27x
- 93 -
DATASHEET
Rev. 04-17-07
retaining the data and subsequently reflecting it when the part awakens. Accessing the part during
powerdown may cause an increase in the power consumption by the part. The part will revert back to its
low power mode when the access has been completed.
Pin Behavior
The LPC47B27x is specifically designed for systems in which power conservation is a primary concern.
This makes the behavior of the pins during powerdown very important.
The pins of the LPC47B27x can be divided into two major categories: system interface and floppy disk
drive interface. The floppy disk drive pins are disabled so that no power will be drawn through the part as
a result of any voltage applied to the pin within the part's power supply range. Most of the system interface
pins are left active to monitor system accesses that may wake up the part.
Table 48 - PC/AT and PS/2 Available Registers
AVAILABLE REGISTERS
BASE + ADDRESS
PC-AT
PS/2 (MODEL 30)
ACCESS PERMITTED
Access to these registers DOES NOT wake up the part
00H
---SRA
R
01H
---SRB
R
02H
DOR (1)
DOR (1)
R/W
03H
------04H
DSR (1)
DSR (1)
W
06H
------07H
DIR
DIR
R
07H
CCR
CCR
W
Access to these registers wakes up the part
04H
MSR
MSR
R
05H
Data
Data
R/W
Note 1: Writing to the DOR or DSR does not wake up the part, however, writing any of the motor enable
bits or doing a software reset (via DOR or DSR reset bits) will wake up the part.
System Interface Pins
Table 49 gives the state of the interface pins in the powerdown state. Pins unaffected by the powerdown
are labeled "Unchanged".
Table 49 – State of System Pins in Auto Powerdown
SYSTEM PINS
STATE IN AUTO POWERDOWN
LAD[3:0]
Unchanged
nLDRQ
Unchanged
nLPCPD
Unchanged
nLFRAME
Unchanged
nPCI_RESET
Unchanged
PCI_CLK
Unchanged
SER_IRQ
Unchanged
FDD Interface Pins
All pins in the FDD interface which can be connected directly to the floppy disk drive itself are either
DISABLED or TRISTATED.
Pins used for local logic control or part programming are unaffected. Table 50 depicts the state of the
floppy disk drive interface pins in the powerdown state.
Table 50 - State of Floppy Disk Drive Interface Pins in Powerdown
FDD PINS
STATE IN AUTO POWERDOWN
INPUT PINS
nRDATA
Input
nWRTPRT
Input
SMSC LPC47B27x
- 94 -
DATASHEET
Rev. 04-17-07
FDD PINS
nTRK0
nINDEX
nDSKCHG
STATE IN AUTO POWERDOWN
Input
Input
Input
OUTPUT PINS
Tristated
Tristated
Active
Active
Tristated
Tristated
Active
Active
nMTR0
nDS0
nDIR
nSTEP
nWDATA
nWGATE
nHDSEL
DRVDEN[0:1]
UART Power Management
Direct power management is controlled by CR22. Refer to CR22 for more information.
Auto Power Management is enabled by CR23-B4 and B5. When set, these bits allow the following auto
power management operations:
1.
2.
The transmitter enters auto powerdown when the transmit buffer and shift register are empty.
The receiver enters powerdown when the following conditions are all met:
A. Receive FIFO is empty
B. The receiver is waiting for a start bit.
Note:
While in powerdown the Ring Indicator interrupt is still valid and transitions when the RI input
changes.
Exit Auto Powerdown
The transmitter exits powerdown on a write to the XMIT buffer. The receiver exits auto powerdown when
RXDx changes state.
MPU-401 Power Management
Direct power management is controlled by CR22. Refer to CR22 for more information.
Auto Power Management is enabled by CR23-B6. When set, this bit allows the following auto power
management operations:
1.
2.
The transmitter enters auto powerdown when the transmit buffer and shift register are empty.
The receiver enters powerdown when the following conditions are all met:
A.
B.
Receive FIFO is empty
The receiver is waiting for a start bit.
Exit Auto Powerdown
The transmitter exits powerdown on a write to the XMIT buffer. The receiver exits auto powerdown when
MIDI_IN changes state.
Parallel Port
Direct power management is controlled by CR22. Refer to CR22 for more information.
Auto Power Management is enabled by CR23-B3. When set, this bit allows the ECP or EPP logical
parallel port blocks to be placed into powerdown when not being used.
The EPP logic is in powerdown under any of the following conditions:
1.
2.
EPP is not enabled in the configuration registers.
EPP is not selected through ecr while in ECP mode.
The ECP logic is in powerdown under any of the following conditions:
SMSC LPC47B27x
- 95 -
DATASHEET
Rev. 04-17-07
1.
2
ECP is not enabled in the configuration registers.
SPP, PS/2 Parallel port or EPP mode is selected through ecr while in ECP mode.
Exit Auto Powerdown
The parallel port logic can change powerdown modes when the ECP mode is changed through the ecr
register or when the parallel port mode is changed through the configuration registers.
SERIAL IRQ
The LPC47B27x supports the serial interrupt to transmit interrupt information to the host system. The
serial interrupt scheme adheres to the Serial IRQ Specification for PCI Systems, Version 6.0.
Timing Diagrams for SER_IRQ Cycle
A) Start Frame timing with source sampled a low pulse on IRQ1
SL
or
H
IRQ0 FRAME IRQ1 FRAME IRQ2 FRAME
START FRAME
R
H
T
S
R
T
S
R
T
S
R
T
PCI_CLK
START
SER_IRQ
Drive Source
IRQ1
1
Host Controller
None
IRQ1
None
Note:
H=Host Control; R=Recovery; T=Turn-Around; SL=Slave Control; S=Sample
Note 1: Start Frame pulse can be 4-8 clocks wide depending on the location of the device in the PCI
bridge hierarchy in a synchronous bridge design.
B) Stop Frame Timing with Host using 17 SER_IRQ sampling period.
IRQ14
FRAME
S
R
T
IRQ15
FRAME
S
R
T
IOCHCK#
FRAME
S
R
T
STOP FRAME
I
2
H
R
NEXT CYCLE
T
PCI_CLK
STOP 1
SER_IRQ
Driver
None
IRQ15
None
START 3
Host Controller
Note:
H=Host Control; R=Recovery; T=Turn-Around; S=Sample; I=Idle
Note 1: The next SER_IRQ cycle’s Start Frame pulse may or may not start immediately after the turnaround clock of the Stop Frame.
Note 2: There may be none, one or more Idle states during the Stop Frame.
Note 3: Stop pulse is 2 clocks wide for Quiet mode, 3 clocks wide for Continuous mode.
SER_IRQ Cycle Control
There are two modes of operation for the SER_IRQ Start Frame.
1) Quiet (Active) Mode: Any device may initiate a Start Frame by driving the SER_IRQ low for one
clock, while the SER_IRQ is Idle. After driving low for one clock the SER_IRQ must immediately be tristated without at any time driving high. A Start Frame may not be initiated while the SER_IRQ is Active.
The SER_IRQ is Idle between Stop and Start Frames. The SER_IRQ is Active between Start and Stop
Frames. This mode of operation allows the SER_IRQ to be Idle when there are no IRQ/Data transitions
which should be most of the time.
SMSC LPC47B27x
- 96 -
DATASHEET
Rev. 04-17-07
Once a Start Frame has been initiated the Host Controller will take over driving the SER_IRQ low in the
next clock and will continue driving the SER_IRQ low for a programmable period of three to seven
clocks. This makes a total low pulse width of four to eight clocks. Finally, the Host Controller will drive
the SER_IRQ back high for one clock, then tri-state.
Any SER_IRQ Device (i.e., The LPC47B27x) which detects any transition on an IRQ/Data line for which
it is responsible must initiate a Start Frame in order to update the Host Controller unless the SER_IRQ
is already in an SER_IRQ Cycle and the IRQ/Data transition can be delivered in that SER_IRQ Cycle.
2) Continuous (Idle) Mode: Only the Host controller can initiate a Start Frame to update IRQ/Data line
information. All other SER_IRQ agents become passive and may not initiate a Start Frame. SER_IRQ
will be driven low for four to eight clocks by Host Controller. This mode has two functions. It can be
used to stop or idle the SER_IRQ or the Host Controller can operate SER_IRQ in a continuous mode by
initiating a Start Frame at the end of every Stop Frame.
An SER_IRQ mode transition can only occur during the Stop Frame. Upon reset, SER_IRQ bus is
defaulted to Continuous mode, therefore only the Host controller can initiate the first Start
Frame. Slaves must continuously sample the Stop Frames pulse width to determine the next
SER_IRQ Cycle’s mode.
SER_IRQ Data Frame
Once a Start Frame has been initiated, the LPC47B27x will watch for the rising edge of the Start Pulse
and start counting IRQ/Data Frames from there. Each IRQ/Data Frame is three clocks: Sample phase,
Recovery phase, and Turn-around phase. During the Sample phase the LPC47B27x must drive the
SER_IRQ low, if and only if, its last detected IRQ/Data value was low. If its detected IRQ/Data value is
high, SER_IRQ must be left tri-stated. During the Recovery phase the LPC47B27x must drive the
SER_IRQ high, if and only if, it had driven the SER_IRQ low during the previous Sample Phase. During
the Turn-around Phase the LPC47B27x must tri-state the SER_IRQ. The LPC47B27x will drive the
SER_IRQ line low at the appropriate sample point if its associated IRQ/Data line is low, regardless of
which device initiated the Start Frame.
The Sample Phase for each IRQ/Data follows the low to high transition of the Start Frame pulse by a
number of clocks equal to the IRQ/Data Frame times three, minus one. (e.g. The IRQ5 Sample clock is
the sixth IRQ/Data Frame, (6 x 3) - 1 = 17th clock after the rising edge of the Start Pulse).
SER_IRQ PERIOD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
SER_IRQ Sampling Periods
SIGNAL SAMPLED
Not Used
IRQ1
nIO_SMI/IRQ2
IRQ3
IRQ4
IRQ5
IRQ6
IRQ7
IRQ8
IRQ9
IRQ10
IRQ11
IRQ12
IRQ13
IRQ14
IRQ15
# OF CLOCKS PAST START
2
5
8
11
14
17
20
23
26
29
32
35
38
41
44
47
The SER_IRQ data frame will now support IRQ2 from a logical device, previously SER_IRQ Period 3
was reserved for use by the System Management Interrupt (nSMI). When using Period 3 for IRQ2 the
user should mask off the SMI via the SMI Enable Register. Likewise, when using Period 3 for nSMI the
user should not configure any logical devices as using IRQ2.
SER_IRQ Period 14 is used to transfer IRQ13. Logical devices 0 (FDC), 3 (Par Port), 4 (Ser Port 1), 5
(Ser Port 2), and 7 (KBD) shall have IRQ13 as a choice for their primary interrupt.
SMSC LPC47B27x
- 97 -
DATASHEET
Rev. 04-17-07
The SMI is enabled onto the SMI frame of the Serial IRQ via bit 6 of SMI Enable Register 2 and onto
the SMI pin via bit 7 of the SMI Enable Register 2.
Stop Cycle Control
Once all IRQ/Data Frames have completed the Host Controller will terminate SER_IRQ activity by
initiating a Stop Frame. Only the Host Controller can initiate the Stop Frame. A Stop Frame is
indicated when the SER_IRQ is low for two or three clocks. If the Stop Frame’s low time is two clocks
then the next SER_IRQ Cycle’s sampled mode is the Quiet mode; and any SER_IRQ device may
initiate a Start Frame in the second clock or more after the rising edge of the Stop Frame’s pulse. If the
Stop Frame’s low time is three clocks then the next SER_IRQ Cycle’s sampled mode is the Continuos
mode; and only the Host Controller may initiate a Start Frame in the second clock or more after the
rising edge of the Stop Frame’s pulse.
Latency
Latency for IRQ/Data updates over the SER_IRQ bus in bridge-less systems with the minimum Host
supported IRQ/Data Frames of 17, will range up to 96 clocks (3.84µS with a 25MHz PCI Bus or 2.88uS
with a 33MHz PCI Bus). If one or more PCI to PCI Bridge is added to a system, the latency for
IRQ/Data updates from the secondary or tertiary buses will be a few clocks longer for synchronous
buses, and approximately double for asynchronous buses.
EOI/ISR Read Latency
Any serialized IRQ scheme has a potential implementation issue related to IRQ latency. IRQ latency
could cause an EOI or ISR Read to precede an IRQ transition that it should have followed. This could
cause a system fault. The host interrupt controller is responsible for ensuring that these latency issues
are mitigated. The recommended solution is to delay EOIs and ISR Reads to the interrupt controller by
the same amount as the SER_IRQ Cycle latency in order to ensure that these events do not occur out
of order.
AC/DC Specification Issue
All SER_IRQ agents must drive / sample SER_IRQ synchronously related to the rising edge of PCI bus
clock. The SER_IRQ pin uses the electrical specification of PCI bus. Electrical parameters will follow
PCI spec. section 4, sustained tri-state.
Reset and Initialization
The SER_IRQ bus uses nPCI_RESET as its reset signal. The SER_IRQ pin is tri-stated by all agents
while nPCI_RESET is active. With reset, SER_IRQ Slaves are put into the (continuous) IDLE mode.
The Host Controller is responsible for starting the initial SER_IRQ Cycle to collect system’s IRQ/Data
default values. The system then follows with the Continuous/Quiet mode protocol (Stop Frame pulse
width) for subsequent SER_IRQ Cycles. It is Host Controller’s responsibility to provide the default
values to 8259’s and other system logic before the first SER_IRQ Cycle is performed. For SER_IRQ
system suspend, insertion, or removal application, the Host controller should be programmed into
Continuous (IDLE) mode first. This is to guarantee SER_IRQ bus is in IDLE state before the system
configuration changes.
SMSC LPC47B27x
- 98 -
DATASHEET
Rev. 04-17-07
8042 KEYBOARD CONTROLLER DESCRIPTION
The LPC47B27x is a Super I/O and Universal Keyboard Controller that is designed for intelligent keyboard
management in desktop computer applications.
The Universal Keyboard Controller uses an 8042 microcontroller CPU core. This section concentrates on
the LPC47B27x enhancements to the 8042. For general information about the 8042, refer to the "Hardware Description of the 8042" in the 8-Bit Embedded Controller Handbook
8042A
LS05
P27
P10
P26
TST0
P23
TST1
KDAT
P22
P11
MDAT
KCLK
MCLK
Keyboard and Mouse Interface
KIRQ is the Keyboard IRQ
MIRQ is the Mouse IRQ
Port 21 is used to create a GATEA20 signal from the LPC47B27x.
KEYBOARD INTERFACE
The LPC47B27x LPC interface is functionally compatible with the 8042 style host interface. It consists of
the D0-7 data signals; the read and write signals and the Status register, Input Data register, and Output
Data register. Table 51 shows how the interface decodes the control signals. In addition to the above
signals, the host interface includes keyboard and mouse IRQs.
ADDRESS
0x60
0x64
Table 51 - I/O Address Map
Comman
BLOCK
FUNCTION (NOTE 1)
d
Write
KDATA
Keyboard Data Write (C/D=0)
Read
KDATA
Keyboard Data Read
Write
KDCTL
Keyboard Command Write (C/D=1)
Read
KDCTL
Keyboard Status Read
Note 1: These registers consist of three separate 8 bit registers. Status, Data/Command Write and Data
Read.
SMSC LPC47B27x
- 99 -
DATASHEET
Rev. 04-17-07
Keyboard Data Write
This is an 8 bit write only register. When written, the C/D status bit of the status register is cleared to zero
and the IBF bit is set.
Keyboard Data Read
This is an 8 bit read only register. If enabled by "ENABLE FLAGS", when read, the KIRQ output is cleared
and the OBF flag in the status register is cleared. If not enabled, the KIRQ and/or AUXOBF1 must be
cleared in software.
Keyboard Command Write
This is an 8 bit write only register. When written, the C/D status bit of the status register is set to one and
the IBF bit is set.
Keyboard Status Read
This is an 8 bit read only register. Refer to the description of the Status Register for more information.
CPU-to-Host Communication
The LPC47B27x CPU can write to the Output Data register via register DBB. A write to this register
automatically sets Bit 0 (OBF) in the Status register. See Table 52.
8042 INSTRUCTION
OUT DBB
Table 52 - Host Interface Flags
FLAG
Set OBF, and, if enabled, the KIRQ output signal goes high
Host-to-CPU Communication
The host system can send both commands and data to the Input Data register. The CPU differentiates
between commands and data by reading the value of Bit 3 of the Status register. When bit 3 is "1", the
CPU interprets the register contents as a command. When bit 3 is "0", the CPU interprets the register
contents as data. During a host write operation, bit 3 is set to "1" if SA2 = 1 or reset to "0" if SA2 = 0.
KIRQ
If "EN FLAGS" has been executed and P24 is set to a one: the OBF flag is gated onto KIRQ. The KIRQ
signal can be connected to system interrupt to signify that the LPC47B27x CPU has written to the output
data register via "OUT DBB,A". If P24 is set to a zero, KIRQ is forced low. On power-up, after a valid RST
pulse has been delivered to the device, KIRQ is reset to 0. KIRQ will normally reflects the status of writes
"DBB". (KIRQ is normally selected as IRQ1 for keyboard support.)
If "EN FLAGS” has not been executed: KIRQ can be controlled by writing to P24. Writing a zero to P24
forces KIRQ low; a high forces KIRQ high.
MIRQ
If "EN FLAGS" has been executed and P25 is set to a one:; IBF is inverted and gated onto MIRQ. The
MIRQ signal can be connected to system interrupt to signify that the LPC47B27x CPU has read the DBB
register. If "EN FLAGS” has not been executed, MIRQ is controlled by P25, Writing a zero to P25 forces
MIRQ low, a high forces MIRQ high. (MIRQ is normally selected as IRQ12 for mouse support).
Gate A20
A general purpose P21 is used as a software controlled Gate A20 or user defined output.
8042 PINS
The 8042 functions P17, P16 and P12 are implemented as in a true 8042 part. Reference the 8042 spec
for all timing. A port signal of 0 drives the output to 0. A port signal of 1 causes the port enable signal to
drive the output to 1 within 20-30nsec. After 500nsec (six 8042 clocks) the port enable goes away and the
external pull-up maintains the output signal as 1.
In 8042 mode, the pins can be programmed as open drain. When programmed in open drain mode, the
port enables do not come into play. If the port signal is 0 the output will be 0. If the port signal is 1, the
output tristates: an external pull-up can pull the pin high, and the pin can be shared. In 8042 mode, the
pins cannot be programmed as input nor inverted through the GP configuration registers.
SMSC LPC47B27x
- 100 -
DATASHEET
Rev. 04-17-07
EXTERNAL KEYBOARD AND MOUSE INTERFACE
Industry-standard PC-AT-compatible keyboards employ a two-wire, bidirectional TTL interface for data
transmission. Several sources also supply PS/2 mouse products that employ the same type of interface.
To facilitate system expansion, the LPC47B27x provides four signal pins that may be used to implement
this interface directly for an external keyboard and mouse.
The LPC47B27x has four high-drive, open-drain output, bidirectional port pins that can be used for
external serial interfaces, such as external keyboard and PS/2-type mouse interfaces. They are KCLK,
KDAT, MCLK, and MDAT. P26 is inverted and output as KCLK. The KCLK pin is connected to TEST0.
P27 is inverted and output as KDAT. The KDAT pin is connected to P10. P23 is inverted and output as
MCLK. The MCLK pin is connected to TEST1. P22 is inverted and output as MDAT. The MDAT pin is
connected to P11. NOTE: External pull-ups may be required.
KEYBOARD POWER MANAGEMENT
The keyboard provides support for two power-saving modes: soft powerdown mode and hard powerdown
mode. In soft powerdown mode, the clock to the ALU is stopped but the timer/counter and interrupts are
still active. In hard power down mode the clock to the 8042 is stopped.
Soft Power Down Mode
This mode is entered by executing a HALT instruction. The execution of program code is halted until
either RESET is driven active or a data byte is written to the DBBIN register by a master CPU. If this
mode is exited using the interrupt, and the IBF interrupt is enabled, then program execution resumes with
a CALL to the interrupt routine, otherwise the next instruction is executed. If it is exited using RESET then
a normal reset sequence is initiated and program execution starts from program memory location 0.
Hard Power Down Mode
This mode is entered by executing a STOP instruction. The oscillator is stopped by disabling the
oscillator driver cell. When either RESET is driven active or a data byte is written to the DBBIN register
by a master CPU, this mode will be exited (as above). However, as the oscillator cell will require an
initialization time, either RESET must be held active for sufficient time to allow the oscillator to stabilize.
Program execution will resume as above.
INTERRUPTS
The LPC47B27x provides the two 8042 interrupts: IBF and the Timer/Counter Overflow.
MEMORY CONFIGURATIONS
The LPC47B27x provides 2K of on-chip ROM and 256 bytes of on-chip RAM.
Register Definitions
Host I/F Data Register
The Input Data register and Output Data register are each 8 bits wide. A write to this 8 bit register will load
the Keyboard Data Read Buffer, set the OBF flag and set the KIRQ output if enabled. A read of this
register will read the data from the Keyboard Data or Command Write Buffer and clear the IBF flag. Refer
to the KIRQ and Status register descriptions for more information.
Host I/F Status Register
The Status register is 8 bits wide. Table 53 shows the contents of the Status register.
D7
UD
D6
UD
D5
UD
Table 53 - Status Register
D4
D3
D2
UD
C/D
UD
D1
IBF
D0
OBF
Status Register
This register is cleared on a reset. This register is read-only for the Host and read/write by the LPC47B27x
CPU.
UD
Writable by LPC47B27x CPU. These bits are user-definable.
C/D
(Command Data)-This bit specifies whether the input data register contains data or a command
(0 = data, 1 = command). During a host data/command write operation, this bit is set to "1" if
SA2 = 1 or reset to "0" if SA2 = 0.
SMSC LPC47B27x
- 101 -
DATASHEET
Rev. 04-17-07
IBF
(Input Buffer Full)- This flag is set to 1 whenever the host system writes data into the input data
register. Setting this flag activates the LPC47B27x CPU's nIBF (MIRQ) interrupt if enabled.
When the LPC47B27x CPU reads the input data register (DBB), this bit is automatically reset and
the interrupt is cleared. There is no output pin associated with this internal signal.
OBF
(Output Buffer Full) - This flag is set to whenever the LPC47B27x CPU write to the output data
register (DBB). When the host system reads the output data register, this bit is automatically
reset.
EXTERNAL CLOCK SIGNAL
The LPC47B27x Keyboard Controller clock source is a 12 MHz clock generated from a 14.318 MHz clock.
The reset pulse must last for at least 24 16 MHz clock periods. The pulse-width requirement applies to
both internally (Vcc POR) and externally generated reset signals. In powerdown mode, the external clock
signal is not loaded by the chip.
DEFAULT RESET CONDITIONS
The LPC47B27x has one source of hardware reset: an external reset via the nPCI_RESET pin. Refer to
Table 46 for the effect of each type of reset on the internal registers.
Table 54 - Resets
HARDWARE RESET
DESCRIPTION
(nPCI_RESET)
KCLK
Low
KDAT
Low
MCLK
Low
MDAT
Low
Host I/F Data Reg
N/A
Host I/F Status Reg
00H
N/A: Not Applicable
GATEA20 AND KEYBOARD RESET
The LPC47B27x provides two options for GateA20 and Keyboard Reset: 8042 Software Generated
GateA20 and KRESET and Port 92 Fast GateA20 and KRESET.
PORT 92 FAST GATEA20 AND KEYBOARD RESET
Port 92 Register
This port can only be read or written if Port 92 has been enabled via bit 2 of the KRST_GA20
Register (Logical Device 7, 0xF0) set to 1.
This register is used to support the alternate reset (nALT_RST) and alternate A20 (ALT_A20) functions.
Name
Location
Default Value
Attribute
Size
Bit
7:6
5
4
3
2
1
Port 92
92h
24h
Read/Write
8 bits
Port 92 Register
Function
Reserved. Returns 00 when read
Reserved. Returns a 1 when read
Reserved. Returns a 0 when read
Reserved. Returns a 0 when read
Reserved. Returns a 1 when read
ALT_A20 Signal control. Writing a 0 to this bit causes the ALT_A20 signal to be
SMSC LPC47B27x
- 102 -
DATASHEET
Rev. 04-17-07
Bit
0
Port 92 Register
Function
driven low. Writing a 1 to this bit causes the ALT_A20 signal to be driven high.
Alternate System Reset. This read/write bit provides an alternate system reset
function. This function provides an alternate means to reset the system CPU to
effect a mode switch from Protected Virtual Address Mode to the Real Address
Mode. This provides a faster means of reset than is provided by the Keyboard
controller. This bit is set to a 0 by a system reset. Writing a 1 to this bit will cause
the nALT_RST signal to pulse active (low) for a minimum of 1 µs after a delay of
500 ns. Before another nALT_RST pulse can be generated, this bit must be written
back to a 0.
nGATEA20
8042
P21
0
0
1
1
ALT_A20
0
1
0
1
System
nA20M
0
1
1
1
Bit 0 of Port 92, which generates the nALT_RST signal, is used to reset the CPU under program
control. This signal is AND’ed together externally with the reset signal (nKBDRST) from the keyboard
controller to provide a software means of resetting the CPU. This provides a faster means of reset than
is provided by the keyboard controller. Writing a 1 to bit 0 in the Port 92 Register causes this signal to
pulse low for a minimum of 6µs, after a delay of a minimum of 14µs. Before another nALT_RST pulse
can be generated, bit 0 must be set to 0 either by a system reset of a write to Port 92. Upon reset, this
signal is driven inactive high (bit 0 in the Port 92 Register is set to 0).
If Port 92 is enabled, i.e., bit 2 of KRST_GA20 is set to 1, then a pulse is generated by writing a 1 to bit
0 of the Port 92 Register and this pulse is AND’ed with the pulse generated from the 8042. This pulse is
output on pin KRESET and its polarity is controlled by the GPI/O polarity configuration.
SMSC LPC47B27x
- 103 -
DATASHEET
Rev. 04-17-07
14us
~
~
6us
8042
P20
KRST
KBDRST
KRST_GA20
Bit 2
P92
nALT_RST
Bit 0
Pulse
Gen
14us
~~
Note: When Port 92 is disabled,
writes are ignored and reads
return undefined values.
6us
Bit 1 of Port 92, the ALT_A20 signal, is used to force nA20M to the CPU low for support of real mode
compatible software. This signal is externally OR’ed with the A20GATE signal from the keyboard
controller and CPURST to control the nA20M input of the CPU. Writing a 0 to bit 1 of the Port 92
Register forces ALT_A20 low. ALT_A20 low drives nA20M to the CPU low, if A20GATE from the
keyboard controller is also low. Writing a 1 to bit 1 of the Port 92 Register forces ALT_A20 high.
ALT_A20 high drives nA20M to the CPU high, regardless of the state of A20GATE from the keyboard
controller. Upon reset, this signal is driven low.
SMSC LPC47B27x
- 104 -
DATASHEET
Rev. 04-17-07
Latches On Keyboard and Mouse IRQs
The implementation of the latches on the keyboard and mouse interrupts is shown below.
KLATCH Bit
VCC
D
KINT
new
MINT
new
Q
KINT
CLR
8042
RD 60
FIGURE 5 – KEYBOARD LATCH
MLATCH Bit
VCC
D
MINT
Q
CLR
8042
RD 60
FIGURE 6 – MOUSE LATCH
The KLATCH and MLATCH bits are located in the KRST_GA20 register, in Logical Device 7 at 0xF0.
These bits are defined as follows:
SMSC LPC47B27x
- 105 -
DATASHEET
Rev. 04-17-07
Bit[4]: MLATCH – Mouse Interrupt latch control bit. 0=MINT is the 8042 MINT ANDed with Latched
MINT (default), 1=MINT is the latched 8042 MINT.
Bit[3]: KLATCH – Keyboard Interrupt latch control bit. 0=KINT is the 8042 KINT ANDed with Latched
KINT (default), 1=KINT is the latched 8042 KINT.
See the Configuration section for a description of this register.
Keyboard and Mouse PME Generation
The LPC47B27x sets the associated PME Status bits when the following conditions occur:
•
Keyboard Interrupt
•
Mouse Interrupt
•
Active Edge on Keyboard Data Signal (KDAT)
•
Active Edge on Mouse Data Signal (MDAT)
These events can cause a PME to be generated if the associated PME Wake Enable register bit and
the global PME_EN bit are set. Refer to the PME Support section for more details on the PME interface
logic and refer to the Runtime Register section for details on the PME Status and Enable registers.
The keyboard interrupt and mouse interrupt PMEs can be generated when the part is powered by VCC.
The keyboard data and mouse data PMEs can be generated both when the part is powered by VCC,
and when the part is powered by VTR (VCC=0).
When using the keyboard and mouse data signals for wakeup, it may be necessary to isolate the
keyboard signals (KCLK, KDAT, MCLK, MDAT) from the 8042 prior to entering certain system sleep
states. This is due to the fact that the normal operation of the 8042 can prevent the system from
entering a sleep state or trigger false PME events. The LPC47B27x has “isolation” bits for the keyboard
and mouse signals, which allow the keyboard and mouse data signals to go into the wakeup logic but
block the clock and data signals from the 8042. These bits may be used anytime it is necessary to
isolate the 8042 keyboard and mouse signals from the 8042 before entering a system sleep state.
See the SMSC Application Note titled “Using the Enhanced Keyboard and Mouse Wakeup Feature in
SMSC Super I/O Parts” for more information.
The bits used to isolate the keyboard and mouse signals from the 8042 are located in Logical Device 7,
Register 0xF0 (KRST_GA20) and are defined as follows:
Bit[6] M_ISO. Enables/disables isolation of mouse signals into 8042. Does not affect the MDAT signal
to the mouse wakeup (PME) logic.
1=block mouse clock and data signals into 8042
0= do not block mouse clock and data signals into 8042
Bit[5] K_ISO. Enables/disables isolation of keyboard signals into 8042. Does not affect the KDAT
signal to the keyboard wakeup (PME) logic.
1=block keyboard clock and data signals into 8042
0= do not block keyboard clock and data signals into 8042
Note: The M_ISO and K_ISO bits are reset on VTR POR Only.
When the keyboard and/or mouse isolation bits are used, it may be necessary to reset the 8042 upon
exiting the sleep state. If either of the isolation bits is set prior to entering a sleep state where VCC
goes inactive (S3-S5), then the 8042 must be reset upon exiting the sleep mode. Write 0x40 to global
configuration register 0x2C to reset the 8042. The 8042 must then be taken out of reset by writing 0x00
to register 0x2C since the bit that resets the 8042 is not self-clearing. Caution: Bit 6 of configuration
register 0x2C is used to put the 8042 into reset - do not set any of the other bits in register 0x2C, as this
may produce undesired results.
It is not necessary to reset the 8042 if the isolation bits are used for a sleep state where VCC does not
go inactive (S1, S2).
User Note Regarding External Keyboard and Mouse:
This is an application matter resulting from the behavior of the external 8042 in the keyboard.
When the external keyboard and external mouse are powered up, the KDAT and MDAT lines are driven
low. This sets the KBD bit (D3) and the MOUSE bit (D4) of the PME Wake Status Register since the
SMSC LPC47B27x
- 106 -
DATASHEET
Rev. 04-17-07
KDAT and MDAT signals cannot be isolated internal to the part. This causes an IO_PME# to be
generated if the keyboard and/or mouse PME events are enabled. Note that the keyboard and mouse
isolation bits only prevent the internal 8042 in the part from setting these status bits.
Case 1: Keyboard and/or Mouse Powered by VTR
The KBD and/or MOUSE status bits will be set upon a VTR POR if the keyboard and/or mouse are
powered by VTR. In this case, an IO_PME# will not be generated, since the keyboard and mouse PME
enable bits are reset to zero on a VTR POR. The BIOS software needs to clear these PME status bits
after power-up.
Case 2: Keyboard and/or Mouse Powered by VCC
The KBD and/or MOUSE status bits will be set upon a VCC POR if the keyboard and/or mouse are
powered by VCC. In this case, an IO_PME# will be generated if the enable bits were set for wakeup,
since the keyboard and mouse PME enable bits are VTR powered. Therefore, if the keyboard and
mouse are powered by VCC, the enable bits for keyboard and mouse events should be cleared prior to
entering a sleep state where VCC is removed (i.e., S3) to prevent a false PME from being generated. In
this case, the keyboard and mouse should only be used as PME and/or wake events from the S0 and/or
S1 states. The BIOS software needs to clear these PME status bits after power-up.
SMSC LPC47B27x
- 107 -
DATASHEET
Rev. 04-17-07
GENERAL PURPOSE I/O
The LPC47B27x provides a set of flexible Input/Output control functions to the system designer through
the 37 dedicated independently programmable General Purpose I/O pins (GPIO). The GPIO pins can
perform basic I/O and many of them can be individually enabled to generate an SMI and a PME.
GPIO Pins
The following pins include GPIO functionality. These pins are defined in the table below. All GPIOs
default to the GPIO function except for GP34 and GP35 which default to IRRX2 and IRTX2.
PIN
1
2
17
28
32
33
34
35
36
37
38
39
41
42
43
45
46
47
48
49
50
51
52
54
55
61
62
63
64
92
94
95
96
97
98
99
100
NAME
GP40/DRVDEN0
GP41/DRVDEN1/EETI
GP42/nIO_PME
GP43/DDRC/FDC_PP/EETI
GP10/J1B1
GP11/J1B2
GP12/J2B1
GP13/J2B2
GP14/J1X
GP15/J1Y
GP16/J2X
GP17/J2Y
GP20/P17
GP21/P16/EETI
GP22/P12/EETI
GP24 (SYSOPT)
GP25/MIDI_IN
GP26/MIDI_OUT
GP60/LED1/EETI
GP61/LED2/EETI
GP27/nIO_SMI
GP30/FAN_TACH2
GP31/FAN_TACH1
GP32/FAN2
GP33/FAN1
IRRX2/GP34
IRTX2/GP35
GP36/nKBDRST
GP37/A20M
GP50/nRI2/IRQ3
GP51/nDCD2/IRQ4
GP52/RXD2/IRQ5
GP53/TXD2/IRQ7
GP54/nDSR2/IRQ9
GP55/nRTS2/IRQ10
GP56/nCTS2/IRQ11
GP57/nDTR2/IRQ15
Description
Each GPIO port has a 1-bit data register and an 8-bit configuration control register. The data register
for each GPIO port is represented as a bit in one of the 8-bit GPIO DATA Registers, GP1 to GP6. The
bits in these registers reflect the value of the associated GPIO pin as follows. Pin is an input: The bit is
the value of the GPIO pin. Pin is an output: The value written to the bit goes to the GPIO pin. Latched
on read and write. All of the GPIO registers are located in the PME block see Run Time Register
section. The GPIO ports with their alternate functions and configuration state register addresses are
listed in Table 55.
SMSC LPC47B27x
- 108 -
DATASHEET
Rev. 04-17-07
TABLE 55 - General Purpose I/O Port Assignments
PIN
NO.
/QFP
DEFAULT
FUNCTION
ALT.
FUNC. 1
32
GPIO
33
GPIO
34
GPIO
35
GPIO
36
GPIO
37
GPIO
38
GPIO
39
GPIO
41
42
43
N/A
45
GPIO
GPIO
GPIO
Reserved
GPIO
46
47
50
51
GPIO
GPIO
GPIO
GPIO
52
GPIO
54
GPIO
55
GPIO
61
62
63
Infrared
Rx
Infrared Tx
GPIO
64
1
GPIO
GPIO
2
GPIO
17
GPIO
Power
Management
Event
28
GPIO
Device
Disable Reg.
Control
N/A
Reserved
SMSC LPC47B27x
Joystick 1
Button 1
Joystick 1
Button 2
Joystick 2
Button 1
Joystick 2
Button 2
Joystick 1 XAxis
Joystick 1 YAxis
Joystick 2 XAxis
Joystick 2 YAxis
P17
P16
P12
ALT.
FUNC. 2
ALT.
FUNC. 3
DATA
REGISTER BIT
NO.
REGISTE
R
OFFSET
(HEX)
GP1
0
4B
1
2
3
4
5
6
7
GP2
EETI
EETI
System
Option
MIDI_IN
MIDI_OUT
SMI Output
Fan
Tachometer
2
Fan
Tachometer
1
Fan Speed
Control 2
Fan Speed
Control 1
GPIO
GPIO
Keyboard
Reset
Gate A20
Drive
Density
Select 0
Drive
Density
Select 1
DATA
1
REGISTER
GP3
0
1
2
3
4
5
6
7
0
4C
4D
1
2
3
4
5
6
GP4
7
0
4E
1
EETI
2
FDC on
Parallel
Port
EETI
3
7:4
- 109 -
DATASHEET
Rev. 04-17-07
PIN
NO.
/QFP
DEFAULT
FUNCTION
92
GPIO
94
GPIO
95
GPIO
96
GPIO
97
GPIO
98
GPIO
99
GPIO
100
GPIO
48
49
N/A
GPIO
GPIO
Reserved
ALT.
FUNC. 1
ALT.
FUNC. 2
Ring
Indicator 2
Data Carrier
Detect 2
Receive
Serial Data 2
Transmit
Serial Data 2
Data Set
Ready 2
Request to
Send 2
Clear to
Send 2
Date
Terminal
Ready
LED
LED
IRQ3
ALT.
FUNC. 3
DATA
1
REGISTER
DATA
REGISTER BIT
NO.
REGISTE
R
OFFSET
(HEX)
GP5
0
4F
IRQ4
1
IRQ5
2
IRQ7
3
IRQ9
4
IRQ10
5
IRQ11
6
IRQ15
7
GP6
EETI
EETI
0
1
7:2
50
Note 1: The GPIO Data and Configuration Registers are located in PME block at the offset shown from
the PME_BLK address.
GPIO Control
Each GPIO port has an 8-bit control register that controls the behavior of the pin. These registers are
defined in the “Runtime Registers” section of this specification.
Each GPIO port may be configured as either an input or an output. If the pin is configured as an output,
it can be programmed as open-drain or push-pull. Inputs and outputs can be configured as noninverting or inverting. Bit[0] of each GPIO Configuration Register determines the port direction, bit[1]
determines the signal polarity, and bit[7] determines the output driver type select. The GPIO
configuration register Output Type select bit[7] applies to GPIO functions and the nSMI Alternate
functions.
The Polarity Bit (bit 1) of the GPIO control registers control the GPIO pin when the pin is configured for
the GPIO function and when the pin is configured for the alternate function for all pins, with the
exception of the DDRC function on GP43, the analog game port pins (J1X, J1Y, J2X, J2Y) and the
either edge triggered interrupts. When the alternate function is selected for the analog joystick pins
(GP14, GP15, GP16 and GP17), these pins become open drain, non-inverted outputs.
The basic GPIO configuration options are summarized in Table 56.
SELECTED
FUNCTION
GPIO
TABLE 56 - GPIO Configuration Summary
DIRECTION
POLARITY
BIT
BIT
DESCRIPTION
B0
B1
0
0
Pin is a non-inverted output.
0
1
Pin is an inverted output.
1
0
Pin is a non-inverted input.
1
1
Pin is an inverted input.
GPIO Operation
The operation of the GPIO ports is illustrated in Figure 4. Note: Figure 7 is for illustration purposes only
and is not intended to suggest specific implementation details.
SMSC LPC47B27x
- 110 -
DATASHEET
Rev. 04-17-07
GPIO
Configuration
Register bit-1
(Polarity)
SD-bit
GPIO
Configuration
Register bit-0
(Input/Output)
D-TYPE
D
Q
GPx_nIOW
Q
GPIO
PIN
0
Transparent
D
1
GPx_nIOR
GPIO
Data Register
Bit-n
Note: When the following functions are selected, the associated GPIO pins have bi-directional
functionality: P12, P16, P17 and game port x-axis and y-axis inputs (J1X, J1Y, J2X, J2Y).
When a GPIO port is programmed as an input, reading it through the GPIO data register latches either
the inverted or non-inverted logic value present at the GPIO pin. Writing to a GPIO port that is
programmed as an input has no effect (Table 57).
When a GPIO port is programmed as an output, the logic value or the inverted logic value that has been
written into the GPIO data register is output to the GPIO pin. Reading from a GPIO port that is
programmed as an output returns the last value written to the data register (Table 57). When the GPIO
is programmed as an output, the pin is excluded from the PME and SMI logic.
HOST
OPERATION
READ
WRITE
TABLE 57 - GPIO Read/Write Behavior
GPIO INPUT PORT
GPIO OUTPUT PORT
LATCHED VALUE OF GPIO PIN
NO EFFECT
LAST WRITE TO GPIO DATA REGISTER
BIT PLACED IN GPIO DATA REGISTER
The LPC47B27x provides 31 GPIOs that can directly generate a PME. See the table in the next
section. The polarity bit in the GPIO control registers select the edge on these GPIO pins that will set
the associated status bit in the PME_STS 2 register. The default is the low-to-high edge. If the
corresponding enable bit in the PME_EN 2 register and the PME_EN bit in the PME_EN register is set,
a PME will be generated. These registers are located in the PME_BLK of runtime registers which are
located at the address contained in the configuration registers 0x60 and 0x61 in Logical Device A. The
PME status bits for the GPIOs are cleared on a write of ‘1’. In addition, the LPC47B27x provides 19
GPIOs that can directly generate an SMI. See the table in the next section.
GPIO PME and SMI Functionality
The following GPIOs are dedicated wakeup GPIOs with a status and enable bit in the PME status and
enable registers:
GP10-GP17
GP20-GP22, GP24-GP27
GP30-GP33
GP41, GP43
GP50-GP57
SMSC LPC47B27x
- 111 -
DATASHEET
Rev. 04-17-07
GP60, GP61
The following PME status and enable registers for these GPIOs:
PME_STS2 and PME_EN2 for GP10-GP17
PME_STS3 and PME_EN3 for GP20-GP22, GP24-GP27
PME_STS4 and PME_EN4 for GP30-GP33, GP41, GP43, GP60 and GP61
PME_STS5 and PME_EN5 for GP50-GP57
The following GPIOs can directly generate an SMI and have a status and enable bit in the SMI status
and enable registers.
GP20-GP22, GP24-GP26
GP30-GP33
GP41, GP42, GP43
GP54-GP57
GP60, GP61
The following SMI status and enable registers for these GPIOs:
SMI_STS3 and SMI_EN3 for GP20-GP22, GP24-GP26 and GP60
SMI_STS4 and SMI_EN4 for GP30-GP33, GP41, GP42, GP43 and GP61
SMI_STS5 and SMI_EN5 for GP54-GP57, FAN_TACH1 and FAN_TACH2.
The following GPIOs have “either edge triggered interrupt” (EETI) input capability. These GPIOs can
generate a PME and an SMI on both a high-to-low and a low-to-high edge on the GPIO pin. These
GPIOs have a status bit in the MSC_STS status register that is set on both edges. The corresponding
bits in the PME and SMI status registers are also set on both edges.
GP21, GP22
GP41, GP43
GP60, GP61
The following table summarizes the PME and SMI functionality for each GPIO. It also shows the Either
Edge Triggered Interrupt (EETI) input capability for the GPIOs and the power source for the buffer on
the I/O pads.
GPIO
GP10-GP17
GP20-GP22, GP24-GP26
GP27
GP30, GP31
GP32, GP33
GP34
GP35
GP36, GP37
GP40
GP41
GP42
GP43
GP50-GP52
GP53
GP54-GP57
GP60, GP61
PME
Yes
Yes
Yes
Yes
Yes
Yes
No
No
No
Yes
nIO_PME
Yes
Yes
Yes
Yes
Yes
SMI
No
Yes
Yes/nIO_S
MI
Yes
Yes
No
No
No
No
Yes
Yes
Yes
No
No
Yes
Yes
EETI
No
GP21, GP22
No
Buffer Power
VCC
VCC
VCC
Notes
5
5
5
No
No
No
No
No
No
Yes
No
Yes
No
No
No
Yes
VCC
VCC
VCC
VTR
VCC
VCC
VCC
VTR
VCC
VCC
VTR
VCC
VTR
5
6
1,5
2
3
3
5
5, 7
5
2, 6
5
4, 5
Note 1: GP34 has the IRRX2 function and is used for CIR PME wakeup.
Note 2: GP35 and GP53 have IR functionality and their output buffers are powered by VTR so that the
pins are always forced low when not used.
Note 3: GP36-GP37 and GP40 should not be connected to any VTR powered external circuitry. These
pins are not used for wakeup.
Note 4: GP60 and GP61 have LED functionality which must be active under VTR so its buffer is
powered by VTR.
Note 5: These pins can be used for wakeup events to generate a PME while the part is under VTR
power (VCC=0).
SMSC LPC47B27x
- 112 -
DATASHEET
Rev. 04-17-07
Note 6: These pins cannot be used for wakeup events to generate a PME while the part is under VTR
power (VCC=0). The GP32, GP33 and GP53 pins come up as output and low on a VCC POR
and hard reset.
Note 7: GP43 defaults to the GPIO function on VCC POR and Hard Reset.
Note 8: Since GP27 can be used to generate an SMI and as the nIO_SMI output, do not enable GP27
to generate an SMI (by setting bit 7 of the SMI Enable Register 3) if the nIO_SMI function is
selected on the GP27 pin. Use GP27 to generate an SMI event only if the SMI output is
enabled on the Serial IRQ stream.
EITHER EDGE TRIGGERED INTERRUPTS
Six GPIO pins are implemented such that they allow an interrupt (PME or SMI) to be generated on both
a high-to-low and a low-to-high edge transition, instead of one or the other as selected by the polarity
bit.
The either edge triggered interrupts (EETI) function as follows: If the EETI function is selected for the
GPIO pin, then the bits that control input/output, polarity and open drain/push-pull have no effect on the
function of the pin. However, the polarity bit does affect the value of the GP bit (i.e., register GP2, bit 2
for GP22).
A PME or SMI interrupt occurs if the PME or SMI enable bit is set for the corresponding GPIO and the
EETI function is selected on the GPIO. The PME or SMI status bits are set when the EETI pin
transitions (on either edge) and are cleared on a write of ‘1’. There are also status bits for the EETIs
located in the MSC_STS register, which are also cleared on a write of ‘1’. The MSC_STS register
provides the status of all of the EETI interrupts within one register. The PME, SMI or MSC status is
valid whether or not the interrupt is enabled and whether or not the EETI function is selected for the pin.
Miscellaneous Status Register (MSC_STS) is for the either edge triggered interrupt status bits. If the
EETI function is selected for a GPIO then both a high-to-low and a low-to-high edge will set the
corresponding MSC status bits. Status bits are cleared on a write of ‘1’. See Runtime Register section
for more information.
LED FUNCTIONALITY
The LPC47B27x provides LED functionality on two GPIOs, GP60 and GP61. These pins can be
configured to turn the LED on and off and blink independent of each other through the LED1 and LED2
runtime registers at offset 0x5D and 0x5E from the base address located in the primary base I/O
address in Logical Device A.
The LED pins (GP60 and GP61) are able to control the LED while the part is under VTR power with
VCC removed. In order to control a LED while the part is under VTR power, the GPIO pin must be
configured for the LED function and either open drain or push-pull buffer type. In the case of open-drain
buffer type, the pin is capable of sinking current to control the LED. In the case of push-pull buffer type,
the part will source current. The part is also able to blink the LED under VTR power. The LED will not
blink under VTR power (VCC removed) if the external 32kHz clock is not connected.
The LED pins can drive a LED when the buffer type is configured to be push-pull and the part is
powered by either VCC or VTR, since the buffers for these pins are powered by VTR. This means they
will source their specified current from VTR even when VCC is present.
The LED control registers are defined in the “Runtime Register” section.
WATCH DOG TIMER
The LPC47B27x contains a Watch Dog Timer (WDT). The Watch Dog Time-out status bit may be mapped
to an interrupt through the WDT_CFG Runtime Register.
The LPC47B27x's WDT has a programmable time-out ranging from 1 to 255 minutes with one minute
resolution, or 1 to 255 seconds with 1 second resolution. The units of the WDT timeout value are selected
via bit[7] of the WDT_TIMEOUT register (Runtime Register at offset 0x52). The WDT time-out value is set
through the WDT_VAL Runtime register. Setting the WDT_VAL register to 0x00 disables the WDT
function (this is its power on default). Setting the WDT_VAL to any other non-zero value will cause the
WDT to reload and begin counting down from the value loaded. When the WDT count value reaches zero
SMSC LPC47B27x
- 113 -
DATASHEET
Rev. 04-17-07
the counter stops and sets the Watchdog time-out status bit in the WDT_CTRL Runtime register. Note:
Regardless of the current state of the WDT, the WDT time-out status bit can be directly set or cleared by
the Host CPU.
There are three system events which can reset the WDT. These are a Keyboard Interrupt, a Mouse
Interrupt, or I/O reads/writes to address 0x201 (the internal or an external Joystick Port). The effect on the
WDT for each of these system events may be individually enabled or disabled through bits in the
WDT_CFG Runtime register. When a system event is enabled through the WDT_CFG register, the
occurrence of that event will cause the WDT to reload the value stored in WDT_VAL and reset the WDT
time-out status bit if set. If all three system events are disabled the WDT will inevitably time out.
The Watch Dog Timer may be configured to generate an interrupt on the rising edge of the Time-out status
bit. The WDT interrupt is mapped to an interrupt channel through the WDT_CFG Runtime Register. When
mapped to an interrupt the interrupt request pin reflects the value of the WDT time-out status bit.
The host may force a Watch Dog time-out to occur by writing a "1" to bit 2 of the WDT_CTRL (Force WD
Time-out) Runtime register. Writing a "1" to this bit forces the WDT count value to zero and sets bit 0 of
the WDT_CTRL (Watch Dog Status). Bit 2 of the WDT_CTRL is self-clearing.
See the Runtime Registers section for description on these registers.
SYSTEM MANAGEMENT INTERRUPT (SMI)
The LPC47B27x implements a “group” nIO_SMI output pin. The System Management Interrupt is a
non-maskable interrupt with the highest priority level used for OS transparent power management. The
nIO_SMI group interrupt output consists of the enabled interrupts from each of the functional blocks in
the chip and many of the GPIOs and the Fan tachometer pins. The GP27/nIO_SMI pin, when selected
for the nIO_SMI function, can be programmed to be active high or active low via the polarity bit in the
GP27 register. The output buffer type of the pin can be programmed to be open-drain or push-pull via
bit 7 of the GP27 register. The nIO_SMI pin function defaults to active low, open-drain output.
The interrupts are enabled onto the group nSMI output via the SMI Enable Registers 1 to 5. The nSMI
output is then enabled onto the group nIO_SMI output pin via bit[7] in the SMI Enable Register 2. The
SMI output can also be enabled onto the serial IRQ stream (IRQ2) via Bit[6] in the SMI Enable Register
2. The internal SMI can also be enabled onto the nIO_PME pin. Bit[5] of the SMI Enable Register 2 is
used to enable the SMI output onto the nIO_PME pin (GP42). This bit will enable the internal SMI
output into the PME logic through the DEVINT_STS bit in PME_STS3. See PME section for more
details.
An example logic equation for the nSMI output for SMI registers 1 and 2 is as follows:
nSMI = (EN_PINT and IRQ_PINT) or (EN_U2INT and IRQ_U2INT) or (EN_U1INT and IRQ_U1INT) or
(EN_FINT and IRQ_FINT) or (EN_MPU401 and IRQ_MPU401) or (EN_WDT and IRQ_WDT)
or (EN_MINT and IRQ_MINT) or (EN_KINT and IRQ_KINT) or (EN_IRINT and IRQ_IRINT) or
(EN_P12 and IRQ_P12)
Note:
The prefixes EN and IRQ are used above to indicate SMI enable bit and SMI status bit
respectively.
SMI Registers
The SMI event bits for the GPIOs and the Fan tachometer events are located in the SMI status and
Enable registers 3-5. The polarity of the edge used to set the status bit and generate an SMI is
controlled by the polarity bit of the control registers. For non-inverted polarity (default) the status bit is
set on the low-to-high edge. If the EETI function is selected for a GPIO then both a high-to-low and a
low-to-high edge will set the corresponding SMI status bit. Status bits for the GPIOs are cleared on a
write of ‘1’.
SMSC LPC47B27x
- 114 -
DATASHEET
Rev. 04-17-07
The P12 function also has a polarity select bit in Configuration Register 0xF0 in Logical Device 1.
The SMI logic for these events is implemented such that the output of the status bit for each event is
combined with the corresponding enable bit in order to generate an SMI.
The SMI registers are accessed at an offset from PME_BLK (see Runtime register section for more
information).
The SMI event bits for the super I/O devices are located in the SMI status and enable register 1 and 2.
All of these status bits are cleared at the source except for IRINT, which is cleared by a read of the
SMI_STS2 register; these status bits are not cleared by a write of ‘1’. The SMI logic for these events is
implemented such that each event is directly combined with the corresponding enable bit in order to
generate an SMI.
See the “Runtime Registers” section for the definition of these registers.
SMSC LPC47B27x
- 115 -
DATASHEET
Rev. 04-17-07
PME SUPPORT
The LPC47B27x offers support for power management events (PMEs). A power management event is
requested by a function via the assertion of the nIO_PME signal. In the LPC47B27x, the nIO_PME is
asserted by active transitions on the ring indicator inputs nRI1 and nRI2, valid NEC infrared remote
control frames, active keyboard-data edges, active mouse-data edges, programmable edges on GPIO
pins and fan tachometer event. The GP42/nIO_PME pin, when selected for the nIO_PME function, can
be programmed to be active high or active low via the polarity bit in the GP42 register. The output
buffer type of the pin can be programmed to be open-drain or push-pull via bit 7 of the GP42 register.
The nIO_PME pin function defaults to active low, open-drain output.
The PME functionality is controlled by the PME status and enable registers in the runtime registers
block, which is located at the address programmed in configuration registers 0x60 and 0x61 in Logical
Device A. The PME Enable bit, PME_EN, globally controls PME Wake-up events. When PME_EN is
inactive, the nIO_PME signal can not be asserted. When PME_EN is asserted, any wake source
whose individual PME Wake Enable register bit is asserted can cause nIO_PME to become asserted.
The PME_STS bit in the PME Wake Status register indicates that an enabled wake source has
occurred, and if the PME_EN bit is set, has asserted the nIO_PME signal. The PME Status bit is
asserted by active transitions of enabled PME Wake sources. PME_Status will become asserted
independent of the state of the global PME enable bit, PME_En.
The following pertains to the PME status bits for each event:
•
The output of the status bit for each event is combined with the corresponding enable bit to set the
PME status bit.
•
The status bit for any pending events must be cleared in order to clear the PME_STS bit. Status
bits are cleared on a write of ‘1’.
For the GPIO events, the polarity of the edge used to set the status bit and generate a PME is
controlled by the polarity bit of the GPIO control register. For non-inverted polarity (default) the status
bit is set on the low-to-high edge. If the EETI function is selected for a GPIO then both a high-to-low and
a low-to-high edge will set the corresponding PME status bits. Status bits are cleared on a write of ‘1’.
The P12 function also has a polarity select bit in Configuration Register 0xF0 in Logical Device 1.
The PME Wake registers also include status and enable bits for the fan tachometer input.
See the “Keyboard and Mouse PME Generation” section for information about using the keyboard and
mouse signals to generate a PME.
In the LPC47B27x the nIO_PME pin can be programmed to be an open drain, active low, driver. The
LPC47B27x nIO_PME pin is fully isolated from other external devices that might pull the nIO_PME
signal low; i.e., the nIO_PME signal is capable of being driven high externally by another active device
or pullup even when the LPC47B27x VCC is grounded, providing VTR power is active. The LPC47B27x
nIO_PME driver sinks 6mA at .55V max (see section 4.2.1.1 DC Specifications, page 122, in the PCI
Local Bus Specification, Revision 2.1).
The PME registers are run-time registers as follows. These registers are located in system I/O space at
an offset from PME_BLK, the address programmed in Logical Device A at registers 0x60 and 0x61.
The following registers are for GPIO wakeup events:
ƒ
PME Wake Status 2 (PME_STS2), PME Wake Enable 2 (PME_EN2)
ƒ
PME Wake Status 3 (PME_STS3), PME Wake Enable 3 (PME_EN3)
ƒ
PME Wake Status 4 (PME_STS4), PME Wake Enable 4 (PME_EN4)
ƒ
PME Wake Status 5 (PME_STS5), PME Wake Enable 5 (PME_EN5)
See PME register description in the Runtime Register Section.
Enabling SMI Events onto the PME Pin
There is a bit in the PME Status Register 3 to show the status of the internal “group” SMI signal in the
PME logic (if bit 5 of the SMI_EN2 register is set). This bit, DEVINT_STS, is at bit 3 of the PME_STS3
register. This bit is defined as follows:
SMSC LPC47B27x
- 116 -
DATASHEET
Rev. 04-17-07
0=The group SMI output is inactive.
1=The group SMI output is active.
Note: Bit 5 of the SMI_EN2 register must also be set.
This bit is cleared on a write of ‘1’.
There is a bit in the PME Enable Register 3 to enable the SMI onto the nIO_PME pin (if the nIO_PME
function is selected for GP42). This bit, DEVINT_EN, is at bit 3 of the PME_EN3 register. This bit will
enable the internal “group” SMI signal (if bit 5 of the SMI_EN2 register is set) into the PME logic through
the DEVINT_STS bit as follows: If the DEVINT_EN bit is ‘1’ and the DEVINT_STS bit is ‘1’ then the
nIO_PME pin will be active. This pin has its polarity controlled by the polarity bit in the GP42 register.
This bit is defined as follows:
0=Disable group SMI output from the nIO_PME pin.
1=Enable group SMI output onto the nIO_PME pin. That is, if this bit is set and the DEVINT_STS bit is
set then a nPME is generated.
Note: Bit 5 of the SMI_EN2 register must also be set.
‘WAKE ON SPECIFIC KEY’ OPTION
The LPC47B27x has logic to detect a single keyboard scan code for wakeup (PME generation). The
scan code is programmed onto the Keyboard Scan Code Register, a runtime register at offset 0x5F
from the base address located in the primary base I/O address in Logical Device A. This register is
powered by VTR and reset on VTR POR.
The PME status bit for this event is located in the PME_STS1 register at bit 5 and the PME enable bit
for this event is located in the PME_EN1 register at bit 5. See the Runtime Register section for a
definition of these registers.
Data transmissions from the keyboard consist of an 11-bit serial data stream. A logic 1 is sent at an
active high level. The following table shows the functions of the bits.
BIT
1
2
3
4
5
6
7
8
9
10
11
FUNCTION
Start bit (always 0)
Data bit 0 (least significant bit)
Data bit 1
Data bit 2
Data bit 3
Data bit 4
Data bit 5
Data bit 6
Data bit 7 (most significant bit)
Parity bit (odd parity)
Stop Bit (always 1)
The timing for the keyboard clock and data signals are shown in the “Timing Diagrams” section.
The CLK32_PRSN bit (bit 0 of the CLOCKI32 register at 0xF0 in Logical Device A) will determine
clock source for this feature when the part is powered by VCC. If the external 32kHz clock is
connected, the 32kHz internal signal is derived from the 14MHz clock when VCC is active. Use
32kHz clock for this feature when the part is under trickle power. This feature will not work when
part is under trickle power (VCC removed) if the external 32kHz clock is not connected.
the
not
the
the
The SPEKEY_EN bit at bit 1 of the CLOCKI32 register at 0xF0 in Logical Device A is used to control
this feature. This bit is used to turn the logic for this feature on and off. It will disable the 32kHz clock
input to the logic. The logic will draw no power when disabled. The bit is defined as follows:
0= “Wake on specific key” logic is on (default)
1= “Wake on specific key” logic is off
SMSC LPC47B27x
- 117 -
DATASHEET
Rev. 04-17-07
Note: The generation of a PME for this event is controlled by the PME enable bit (located in the
PME_EN1 register at bit 5) when the logic for feature is turned on.
SMSC LPC47B27x
- 118 -
DATASHEET
Rev. 04-17-07
FAN SPEED CONTROL AND MONITORING
The LPC47B27x implements fan speed control outputs and fan tachometer inputs. The implementation
of these features are described in the sections below.
Fan Speed Control
The fan speed control for the LPC47B27x is implemented as pulse width modulators with fan clock
speed selection.
Pins 54 and 55 are the fan speed control outputs, FAN2 and FAN1, respectively, muxed with GPIOs.
These fan control pins come up as outputs and are low following a VCC POR and Hard Reset. These
pins may not be used for wakeup events under VTR power (VCC=0).
The configuration registers are defined in the “Runtime Registers” section.
Fan Speed Control Summary
The following table illustrates the different modes for the fans.
FANx
Clock
Control
Bit
(Note 1)
0
0
0
0
0
0
0
0
0
1
Note 1.
Note 2.
Note 3.
Note 4.
FANx
Clock
Multiplier
Bit
(Note 2)
X
0
0
0
0
1
1
1
1
X
Table 58 – Different Modes for Fan
FANx
Clock
FANx
Source
Clock
Select Bit
Select Bit
(Note 3)
(Note 4)
Fout
X
X
0Hz – LOW
0
0
15.625kHz
0
1
23.438kHz
1
0
40Hz
1
1
60Hz
0
0
31.25kHz
0
1
46.876kHz
1
0
80Hz
1
1
120Hz
X
X
0Hz – HIGH
6-Bit Duty
Cycle
Control
bits[6:1]
(DCC)
0
1-63
-
Duty Cycle
(%)
(DCC/64)
• 100
-
This is FANx Register Bit 0
This is Fan Control Register Bit 2 or 3
This is Fan Control Register Bit 0 or 1
This is FANx Register Bit 7
FANx Registers
The FAN1 and FAN2 Registers are located at 0x56 and 0x57 from base I/O in Logical Device A. The
bits are defined below. See the register description in the Runtime Registers section.
Fan x Clock Select Bit, D7
The Fan x Clock Select bit in the FANx registers is used with the Fan x Clock Source Select and the
Fan x Clock Multiplier bits in the Fan Control register to determine the fan speed FOUT. See Table 58
above.
Duty Cycle Control for Fan x, Bits D6 – D1
The Duty Cycle Control (DCC) bits determine the fan duty cycle. The LPC47B27x has ≈1.56% duty
cycle resolution.
When DCC = “000000” (min. value), FOUT is always low. When DCC is “111111” (max. value), FOUT is
almost always high; i.e., high for 63/64th and low for 1/64th of the FOUT period.
Generally, the FOUT duty cycle (%) is (DCC ÷ 64) × 100.
SMSC LPC47B27x
- 119 -
DATASHEET
Rev. 04-17-07
Fan x Clock Control, Bit D0
The Fan x Clock Control bit D0 is used to override the Duty Cycle Control for Fan x bits and force FOUT
always high.
When D0 = “0”, the DCC bits determine the FOUT duty cycle. When D0 = 1, FOUT is always high,
regardless of the state of the DCC bits.
Fan Control Register
The Fan Control Register is located at 0x58 from base I/O in Logical Device A. The bits are defined
below. See the register description in the Runtime Registers section.
Fan x Count Divisor, Bits D7-D6 / D5-D4
Fan x Count Divisor bit in Fan Control Register is used to determine fan tachometer count. The choices
for the divisor are 1, 2, 4 and 8. See “Fan Tachometer Input” section.
Fan x Clock Multiplier, Bits D3 / D2
The Fan x Clock Multiplier bit is used with the Fan x Clock Source Select bit in the Fan Control Register
and the Fan x Clock Select bit in Fan register to determine the FOUT.
When the Fan x Clock Multiplier bit = “0”, no clock multiplier is used. When the Fan x Clock Multiplier
bit = “1”, the clock speed determined by the Fan x Clock Source Select bit is doubled.
Fan x Clock Source Select, Bits D1 / D0
The Fan x Clock Source Select and the Fan x Clock Multiplier bits in the Fan Control register is used
with The Fan x Clock Select bit in the Fan x registers to determine the fan speed FOUT. See Table 58
above.
Fan Tachometer Inputs
The LPC47B27x implements fan tachometer inputs for signals from fans equipped with tachometer
outputs. The part can generate both a PME and an SMI when the fan speed drops below a
predetermined value. See description below.
The clock source for the tachometer count is the 32.768kHz oscillator. The Fan Tachometer Inputs
gate a divided down version of the 32.768kHz oscillator for one period of the Fan signal into an 8-bit
counter (maximum count is 255).
The clock source is determined by the CLK32_PRSN bit in the CLOCKI32 register in logical device A. It
is either the 32.768kHz clock from the CLKI32 pin or an internal 32.765kHz clock derived from the
14MHz clock.
SMSC LPC47B27x
- 120 -
DATASHEET
Rev. 04-17-07
The fan tachometer input signal and clock source is shown below.
TR
Fan
Tachometer
Input
TP
TR = Revolution Time = 60/RPM (sec)
TP = Pulse Time = TR/2
(Two Pulses Per Revolution)
Clock Source
for Counter
F = 32.786kHz ÷ Divisor
The counter is reset by the rising edge of each pulse (and by writing the preload register). The counter
does not wrap; if it reaches 0xFF, it remains at 0xFF until it is reset by the next pulse.
The 2 MSBs of the count are sampled and a PME or SMI is generated (if enabled through the
PME_EN1 enable register or the SMI_EN5 enable register - see the “Runtime Registers” section) when
these two bits are set. This corresponds to a count value of 192.
The fan count is determined according to the following equation:
Count =
1
2
x
1.966 x 106
RPM x Divisor
+ Preload
(Equation 1)
(Term 1)
Term 1 in the equation above is determined by multiplying the clock source of 32.768kHz by 60sec/min
and dividing by the product of the revolutions per minute times the divisor. The default divisor, located
in the Fan Control Register, is 2. This results in a value for Term 1 in Equation 1 of 111 for a 4400
RPM.
The divisor for each fan is programmable via the Fan Control Register, Logical Device A, 0x58. The
choices for the divisor are 1, 2, 4 and 8. The default value is 2. The factor of ½ in Term 1 corresponds
to two pulses per revolution.
The preload value is programmable via the FAN1 Preload Register and FAN2 Preload Register. The
preload is the initial value for the fan count which is used to adjust the count such that the value of 192
corresponds to the “lower limit” of the RPM. By setting the preload value and divisor properly, the PME
or SMI will be generated when the RPM reaches the desired percentage of the nominal RPM to indicate
a fan failure.
A PME or SMI is generated, if enabled through the PME or SMI enable register, at a count of 192,
which corresponds to the “upper limit” for the fan count. This value is made to correspond to the “lower
SMSC LPC47B27x
- 121 -
DATASHEET
Rev. 04-17-07
limit” of the RPM for the fan by programming the divisor and preload value accordingly. Typical practice
is to consider 70% of normal RPM a fan failure, at which point Term 1 in Equation 1 for the example
above will be 160. Therefore, the preload value is chosen to be 32 so that when the count reaches 192,
this will correspond to 70% of the normal RPM for the generation of a PME or SMI.
A representation of the logic for the fan tachometer implementation is shown below.
Preload
32 kHz
Programmable
Divider
1, 2, 4, 8
Counter
MSB
Sync
To nPME
Logic
Latch on Read
The following tables show examples of the desired functionality. Counts are based on 2 pulses per
revolution tachometer outputs with a default divisor of 2.
RPM
4400
Time per
Revolution
13.64 ms
Term 1 for “Divide by
2” (Default) in Decimal
112 counts
Preload
32
3080
2640
2204
19.48 ms
22.73 ms
27.22 ms
160 counts
186 counts
223 counts
32
32
32
Mode
Select
Divide by 1
Divide by 2
Divide by 4
Divide by 8
Nomina
l RPM
8800
4400
2200
1100
Time per
Revolution
6.82 ms
13.64 ms
27.27 ms
54.54 ms
Preload
32
32
32
32
Count =
(Term 1) + Preload
144
192
218
255
(maximum count)
Counts for the
Given Speed in
Decimal
144
144
144
144
70%
RPM
6160
3080
1540
770
Comments
Typical
RPM
70% RPM
60% RPM
50% RPM
Time per
Revolution for
70% RPM
9.74 ms
19.48 ms
38.96 ms
77.92 ms
Pins 51 and 52 are the fan tachometer inputs, FAN_TACH2 and FAN_TACH1, respectively.
The configuration registers for the fan tachometer inputs are defined in the “Runtime Registers” section.
SMSC LPC47B27x
- 122 -
DATASHEET
Rev. 04-17-07
SECURITY FEATURE
The following register describes the functionality to support security in the LPC47B27x.
GPIO Device Disable Register Control
The GPIO pin GP43 is used for the Device Disable Register Control (DDRC) function. Setting bits[3:2]
of the GP43 configuration register to ‘01’, selects the DDRC function for the GP43 pin. When
bits[3:2]=01 the GP43 pin is an input, with non-inverted polarity. Bits[3:2] cannot be cleared by writing
to these bits; they are cleared by VTR POR, VCC POR and Hard Reset. That is, when the DDRC
function is selected for this pin, it cannot be changed, except by a VCC POR, hard reset or VTR POR.
When the DDRC function is selected for GP43, the Device Disable register is controlled by the value of
the GP43 pin as follows:
•
If the GP43 pin is high, the Device Disable Register is Read-Only.
•
If the GP43 pin is low, the Device Disable Register is Read/Write.
Device Disable Register
The Device Disable Register is located in the PME register block at offset 0x22 from the PME_BLK
base I/O address in logical device A. Writes to this register are blocked when the GP43 pin is
configured for the Device Disable Register Control function (GP43 configuration register bit 2 =1) and
the GP43 pin is high.
The configuration register for the device disable register is defined in the “Runtime Registers” section.
GAME PORT LOGIC
The LPC47B27x implements logic to support a dual game port. This logic includes the following for
each game port: two 555 timers, two game port RC constant inputs (x-axis and y-axis), two game port
button inputs and game port interface logic. The implementation of the Game Port uses a simple A/D
converter constructed from a 555 timer to digitize the analog value of a potentiometer for the x-axis and
y-axis of the joystick.
The figure below illustrates the implementation of the game port logic in the LPC47B27x.
Internal To Joysticks
Internal To LPC47B27x
Vcc = 5V
556
OUT1A TIM1A
J1X
X-Axis
Joystick 1
Vcc = 5V
OUT1B
TIM1B
J1Y
Y-Axis
J2X
X-Axis
JOYW
TRIG1A
TRIG1B
D0
D1
D2
Vcc = 5V
556
OUT2A TIM2A
JOYR
D3
Game Port
Register
Joystick 2
Vcc = 5V
OUT2B
TIM2B
J2Y
Y-Axis
Vcc = 5V
TRIG2A
TRIG2B
D4
D5
D6
J1B1
Joystick 1 Button 1
J1B2
Joystick 1 Button 2
J2B1
Joystick 2 Button 1
J2B2
Joystick 2 Button 2
D7
SMSC LPC47B27x
- 123 -
DATASHEET
Rev. 04-17-07
Game software will write a byte to the game port to reset it, and then poll (read) the port until the x and
y-axis RC time constant pins (TIMA,B) time out (return to zero). The elapsed time indicates the
resistance value of the potentiometer and in turn, the position of the joystick.
The figure below illustrates the timing of the game port signals. The 556 timers will reset the outputs
(OUTA,B) to zero and the RC constant (TIMA,B) pins to zero when the RC constant (TIMA,B) inputs
reach 2/3 of VREF as shown. VREF is the voltage on pin 44, which is either 5V or 3.3V. See the “VREF
Pin “ section.
JOYW
VREF
2 VREF
3
TIMA,B
t1
OUTA,B
JOYR
The game port register is defined below. It is a runtime register located at the address programmed into
the base I/O address (GAME_PORT) in Logical Device 9.
Note:
Register 0x60 is the high byte; 0x61 is the low byte. For example, to set the primary base
address to 1234h, write 12h into 0x60, and 34h into 0x61.
When the activate bit in Logical Device 9 is cleared, it prevents the base I/O address for the game port
from being decoded.
Game Port Register
Register Location:
Default Value:
Attribute:
Size:
D7
Button #2
Joystick 2
(J2B2)
SMSC LPC47B27x
D6
Button #1
Joystick 2
(J2B1)
<GAME_PORT>+0h System I/O Space
00h on VTR POR
Read-Only
8-bits
D5
Button #2
Joystick 1
(J1B2)
D4
Button #1
Joystick 1
(J1B1)
D3
Y-Axis
Joystick 2
(OUT2B)
- 124 -
DATASHEET
D2
X-Axis
Joystick 2
(OUT2A)
D1
Y-Axis
Joystick 1
(OUT1B)
D0
X-Axis
Joystick 1
(OUT1A)
Rev. 04-17-07
The game port register is a read-only register. However, writing to the game port resets the RC time
constant pins (TIMA, B) to zero. The reset of the time constant pins occur on the “back” edge of the
write signal (when the write signal goes from its active state to its inactive state).
The game port read (JOYR) will be an IO read to the address programmed into the base IO address in
Logical Device 9.
The game port write (JOYW) will be an IO write to the address programmed into the base IO address in
Logical Device 9.
Minimum Rise Time
The fastest rise time on the RC constant pins (minimum RC time constant) for the game port is 20usec.
Power Control Register
Bit 2 in the Power Control Register (CR22) is the power control bit for the game port. This bit has the
same function as the activate bit for logical device 9 and shadows the activate bit. The activate bit also
shadows the power control bit 2.
VREF Pin
The LPC47B27x has a reference voltage pin input on pin 44 of the part. This reference voltage can be
connected to either a 5V supply or a 3.3V supply. It is used for the game port.
The reference voltage is used in the game port logic so that the joystick trigger voltage is 2/3 VREF
where VREF is either 5V or 3.3V. This is to preserve joystick compatibility by maintaining the RC time
constant reset trigger voltage of 3.3V (nominal) with VREF=5V (nominal), if required.
SMSC LPC47B27x
- 125 -
DATASHEET
Rev. 04-17-07
ISA IRQ TO SERIAL IRQ CONVERSION CAPABILITY
Pins 92, and 94-100 have the ISA IRQs muxed onto the GPIO pins as inputs. If the IRQ function is
chosen for these pins via the GPIO registers, then the associated IRQ input will appear in the serial IRQ
stream if the IRQ is not used by an internal device. The ISA IRQs that are supported for this
functionality are IRQ3, IRQ4, IRQ5, IRQ7, IRQ9, IRQ10, IRQ11, IRQ15. See the GPIO section for
configuration information.
The internal IRQs that are used for the devices in the part are given precedence over the IRQs on the
GPIO pins. That is, if the IRQx is selected for an activated logical device in the part through register
0x70, and it is enabled for use (see description below), then if the same IRQx is programmed on its
associated GPIO pin, the external IRQx will be blocked from the serial IRQ frame. If however the IRQx
is selected for an activated logical device in the part through register 0x70, and it is NOT enabled for
use, then if the same IRQx is programmed on its associated GPIO pin, this external IRQ will go onto the
serial IRQ frame. If the logical device is not activated then the IRQx is not considered enabled.
Therefore, if an IRQ is selected for the logical device through register 0x70 and the logical device is
activated, then the enable bit for the device, if present, is used to control whether the internal IRQ or the
external IRQ on a GPIO is placed onto the serial stream. The following devices have an enable bit:
FDC, UART 1, UART2, UART3 and the parallel port. See “Note A. Logical Device IRQ and DMA
Operation” in the “Configuration” section.
The following devices do not have an enable bit: keyboard, mouse, WDT and MPU-401. For these
devices, the interrupt is enabled as follows: programming an IRQ in register 0x70 of logical device 7
enables the keyboard interrupt, programming an IRQ in register 0x72 of logical device 7 enables the
mouse interrupt and programming an interrupt in the WDT_CFG register enables the WDT interrupt and
programming an IRQ in register 0x70 of logical device B enables the MPU-401 interrupt. Note that the
logical device must also be activated for the interrupt to be enabled.
User Note: In order to use the ISA IRQs muxed onto the GPIO pins, the corresponding IRQ must not be
used for any of the devices in the LPC47B27x.
SMSC LPC47B27x
- 126 -
DATASHEET
Rev. 04-17-07
RUNTIME REGISTERS
The following registers are runtime registers in the LPC47B27x. They are located at the address
programmed in the Base I/O Address in Logical Device A at the offset shown. These registers are
powered by VTR.
Table 59 - Runtime Register Block Summary
REGISTER
OFFSET
(hex)
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
20
21
22
23
24
25
26
27
28
29
2A
SMSC LPC47B27x
TYPE
R/W
R
R/W
R
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R
R/W
R
R/W
R
R
R
R/WNote 3
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
HARD
RESET
-
VCC
POR
-
(Note 6)
(Note 6)
0x03
-
0x03
-
VTR POR
0x00
0x00
0x00
0x00
0x00
0x00(Note 7)
0x00(Note 7)
0x00
0x00
0x00
0x00
0x00
0x02(Note 6)
0x00
0x00
0x00(Note 7)
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x03
-
-
-
0x00
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
SOFT
RESET
-
- 127 -
DATASHEET
(Note 6)
-
REGISTER
PME_STS
Reserved – reads return 0
PME_EN
Reserved – reads return 0
PME_STS1
PME_STS2
PME_STS3
PME_STS4
PME_STS5
Reserved – reads return 0
PME_EN1
PME_EN2
PME_EN3
PME_EN4
PME_EN5
Reserved – reads return 0
SMI_STS 1
SMI_STS 2
SMI_STS3
SMI_STS4
SMI_STS5
Reserved – reads return 0
SMI_EN1
SMI_EN2
SMI_EN3
SMI_EN4
SMI_EN5
Reserved – reads return 0
MSC_STS
Reserved – reads return 0
Force Disk Change
Floppy Data Rate Select
Shadow
UART1 FIFO Control Shadow
UART2 FIFO Control Shadow
Device Disable Register
GP10
GP11
GP12
GP13
GP14
GP15
GP16
GP17
Rev. 04-17-07
REGISTER
OFFSET
(hex)
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
4D
4E
4F
50
51
52
53
54
55
56
57
58
59
5A
5B
SMSC LPC47B27x
TYPE
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
HARD
RESET
0x00
0x00
0x04
- Note 4
0x00
- Note 4
- Note 5
0x00
0x00
0x00
0x00
Note 1
Note 2
R/W
R/W
R/W
R
R
R/W
-
VCC
POR
0x00
0x00
0x04
- Note 4
0x00
- Note 4
- Note 5
0x00
0x00
0x00
0x00
VTR POR
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x05
0x04
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x01
0x00
0x01
0x01
0x01
0x01
0x01
0x01
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
0x00
SOFT
RESET
-
REGISTER
GP20
GP21
GP22
Reserved – reads return 0
GP24
GP25
GP26
GP27
GP30
GP31
GP32
GP33
GP34
GP35
GP36
GP37
GP40
GP41
GP42
GP43
GP50
GP51
GP52
GP53
GP54
GP55
GP56
GP57
GP60
GP61
Reserved – reads return 0
Reserved – reads return 0
GP1
GP2
GP3
GP4
GP5
GP6
Reserved – reads return 0
WDT_TIME_OUT
WDT_VAL
WDT_CFG
WDT_CTRL
-
0x00
0x00
0x50
0x00
0x00
0x00
-
FAN1
FAN2
Fan Control
Fan1 Tachometer Register
Fan2 Tachometer Register
Fan1 Preload Register
- 128 -
DATASHEET
Rev. 04-17-07
REGISTER
OFFSET
(hex)
5C
5D
5E
5F
60-7F
Note 1:
Note 2:
Note 3:
Note 4:
Note 5:
Note 6:
Note 7:
TYPE
R/W
R/W
R/W
R/W
R
HARD
RESET
-
VCC
POR
-
VTR POR
0x00
0x00
0x00
0x00
-
SOFT
RESET
REGISTER
Fan2 Preload Register
LED1
LED2
Keyboard Scan Code
Reserved – reads return 0
This register contains some bits that are read or write only.
Bit 0 is not cleared by HARD RESET.
This register is read-only when GP43 register bit [3:2] = 01 and the GP43 pin is high.
Bits [3:2] of this register are reset (cleared) on VCC POR and Hard Reset (and VTR POR).
Bit 3 of this register is reset (cleared) on VCC POR and Hard Reset (and VTR POR).
The parallel port interrupt defaults to 1 when the parallel port activate bit is cleared.
Bits 2 and 3 of the PME_STS4 and SMI_STS4 registers, and bit 3 of the PME_STS5 register
may be set on a VCC POR. If GP32, GP33 and GP53 are configured as input, then their
corresponding PME and SMI status bits will be set on a VCC POR. These GPIOs cannot be
used for PME wakeup when the part is under VTR power (VCC=0).
The following registers are located at an offset from (PME_BLK) the address programmed into the base
I/O address register for Logical Device A.
NAME
PME_STS
Default = 0x00
on VTR POR
N/A
PME_EN
Default = 0x00
on VTR POR
N/A
SMSC LPC47B27x
Table 60 - Runtime Register Description
REG OFFSET
(hex)
DESCRIPTION
00
Bit[0] PME_Status
= 0 (default)
(R/W)
= 1 Set when LPC47B27x would normally assert the
nIO_PME signal, independent of the state of the
PME_En bit.
Bit[7:1] Reserved
PME_Status is not affected by Vcc POR, SOFT RESET or
HARD RESET.
Writing a “1” to PME_Status will clear it and cause the
LPC47B27x to stop asserting nIO_PME, in enabled.
Writing a “0” to PME_Status has no effect.
01
Reserved – reads return 0
(R)
02
Bit[0] PME_En
= 0 nIO_PME signal assertion is disabled (default)
(R/W)
= 1 Enables LPC47B27x to assert nIO_PME signal
Bit[7:1] Reserved
PME_En is not affected by Vcc POR, SOFT RESET or
HARD RESET
03
Reserved – reads return 0
(R)
- 129 -
DATASHEET
Rev. 04-17-07
NAME
PME_STS1
Default = 0x00
on VTR POR
PME_STS2
Default = 0x00
on VTR POR
PME_STS3
Default = 0x00
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
04
(R/W)
05
(R/W)
06
(R/W)
DESCRIPTION
PME Wake Status Register 1
This register indicates the state of the individual PME wake
sources, independent of the individual source enables or
the PME_En bit.
If the wake source has asserted a wake event, the
associated PME Wake Status bit will be a “1”.
Bit[0] CIR
Bit[1] RI2
Bit[2] RI1
Bit[3] KBD
Bit[4] MOUSE
Bit[5] SPEKEY (Wake on specific key)
Bit[6] FAN_TACH1
Bit[7] FAN_TACH2
The PME Wake Status register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Writing a “1” to Bit[7:0] will clear it. Writing a “0” to any bit
in PME Wake Status Register has no effect.
PME Wake Status Register 2
This register indicates the state of the individual PME wake
sources, independent of the individual source enables or
the PME_En bit.
If the wake source has asserted a wake event, the
associated PME Wake Status bit will be a “1”.
Bit[0] GP10
Bit[1] GP11
Bit[2] GP12
Bit[3] GP13
Bit[4] GP14
Bit[5] GP15
Bit[6] GP16
Bit[7] GP17
The PME Wake Status register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Writing a “1” to Bit[7:0] will clear it. Writing a “0” to any bit
in PME Wake Status Register has no effect.
PME Wake Status Register 3
This register indicates the state of the individual PME wake
sources, independent of the individual source enables or
the PME_En bit.
If the wake source has asserted a wake event, the
associated PME Wake Status bit will be a “1”.
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] DEVINT_STS (status of group SMI signal for PME)
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP27
The PME Wake Status register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Writing a “1” to Bit[7:0] will clear it. Writing a “0” to any bit
in PME Wake Status Register has no effect.
- 130 -
DATASHEET
Rev. 04-17-07
NAME
PME_STS4
Default = 0x00
on VTR POR
(Note 7)
PME_STS5
Default = 0x00
on VTR POR
(Note 7)
N/A
PME_EN1
Default = 0x00
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
07
(R/W)
08
(R/W)
09
(R)
0A
(R/W)
DESCRIPTION
PME Wake Status Register 4
This register indicates the state of the individual PME wake
sources, independent of the individual source enables or
the PME_En bit.
If the wake source has asserted a wake event, the
associated PME Wake Status bit will be a “1”.
Bit[0] GP30
Bit[1] GP31
Bit[2] GP32
Bit[3] GP33
Bit[4] GP41
Bit[5] GP43
Bit[6] GP60
Bit[7] GP61
The PME Wake Status register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Writing a “1” to Bit[7:0] will clear it. Writing a “0” to any bit
in PME Wake Status Register has no effect.
PME Wake Status Register 5
This register indicates the state of the individual PME wake
sources, independent of the individual source enables or
the PME_En bit.
If the wake source has asserted a wake event, the
associated PME Wake Status bit will be a “1”.
Bit[0] GP50
Bit[1] GP51
Bit[2] GP52
Bit[3] GP53 (Note 8)
Bit[4] GP54
Bit[5] GP55
Bit[6] GP56
Bit[7] GP57
The PME Wake Status register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Writing a “1” to Bit[7:0] will clear it. Writing a “0” to any bit
in PME Wake Status Register has no effect.
Reserved – reads return 0
PME Wake Enable Register 1
This register is used to enable individual LPC47B27x PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] CIR
Bit[1] RI2
Bit[2] RI1
Bit[3] KBD
Bit[4] MOUSE
Bit[5] SPEKEY (Wake on specific key)
Bit[6] FAN_TACH1
Bit[7] FAN_TACH2
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
- 131 -
DATASHEET
Rev. 04-17-07
NAME
PME_EN2
Default = 0x00
on VTR POR
PME_EN3
Default = 0x00
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
0B
(R/W)
0C
(R/W)
DESCRIPTION
PME Wake Enable Register 2
This register is used to enable individual LPC47B27x PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP10
Bit[1] GP11
Bit[2] GP12
Bit[3] GP13
Bit[4] GP14
Bit[5] GP15
Bit[6] GP16
Bit[7] GP17
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
PME Wake Status Register 3
This register is used to enable individual LPC47B27x PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] DEVINT_EN (Enable bit for group SMI signal for PME)
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP27
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
- 132 -
DATASHEET
Rev. 04-17-07
NAME
PME_EN4
Default = 0x00
on VTR POR
PME_EN5
Default = 0x00
on VTR POR
N/A
SMI_STS1
Default = 0x02
on VTR POR
Bit 1 is set to ‘1’ on
VCC POR, VTR
POR, hard reset and
soft reset
SMSC LPC47B27x
REG OFFSET
(hex)
0D
(R/W)
0E
(R/W)
0F
(R)
10
(R/W)
DESCRIPTION
PME Wake Enable Register 4
This register is used to enable individual LPC47B27x PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP30
Bit[1] GP31
Bit[2] GP32
Bit[3] GP33
Bit[4] GP41
Bit[5] GP43
Bit[6] GP60
Bit[7] GP61
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
PME Wake Enable Register 5
This register is used to enable individual LPC47B27x PME
wake sources onto the nIO_PME wake bus.
When the PME Wake Enable register bit for a wake source
is active (“1”), if the source asserts a wake event so that
the associated status bit is “1” and the PME_En bit is “1”,
the source will assert the nIO_PME signal.
When the PME Wake Enable register bit for a wake source
is inactive (“0”), the PME Wake Status register will indicate
the state of the wake source but will not assert the
nIO_PME signal.
Bit[0] GP50
Bit[1] GP51
Bit[2] GP52
Bit[3] GP53
Bit[4] GP54
Bit[5] GP55
Bit[6] GP56
Bit[7] GP57
The PME Wake Enable register is not affected by Vcc
POR, SOFT RESET or HARD RESET.
Reserved – reads return 0
SMI Status Register 1
This register is used to read the status of the SMI inputs.
The following bits must be cleared at their source.
Bit[0] Reserved
Bit[1] PINT. The parallel port interrupt defaults to ‘1’ when
the parallel port activate bit is cleared. When the parallel
port is activated, PINT follows the nACK input.
Bit[2] U2INT
Bit[3] U1INT
Bit[4] FINT
Bit[5] MPU-401 INT
Bit[6] Reserved
Bit[7] WDT
- 133 -
DATASHEET
Rev. 04-17-07
NAME
SMI_STS2
Default = 0x00
on VTR POR
SMI_STS3
Default = 0x00
on VTR POR
SMI_STS4
Default = 0x00
on VTR POR
(Note 7)
SMI_STS5
Default = 0x00
on VTR POR
N/A
SMI_EN1
Default = 0x00
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
11
(R/W)
12
(R/W)
13
(R/W)
14
(R/W)
15
(R)
16
(R/W)
DESCRIPTION
SMI Status Register 2
This register is used to read the status of the SMI inputs.
Bit[0] MINT. Cleared at source.
Bit[1] KINT. Cleared at source.
Bit[2] IRINT. This bit is set by a transition on the IR pin
(RXD2 or IRRX2 as selected in CR L5-F1-B6 i.e., after the
MUX). Cleared by a read of this register.
Bit[3] Reserved
Bit[4] P12. Cleared at source.
Bit[7:5] Reserved
SMI Status Register 3
This register is used to read the status of the SMI inputs.
The following bits are cleared on a write of ‘1’.
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] Reserved
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP60
SMI Status Register 4
This register is used to read the status of the SMI inputs.
The following bits are cleared on a write of ‘1’.
Bit[0] GP30
Bit[1] GP31
Bit[2] GP32
Bit[3] GP33
Bit[4] GP41
Bit[5] GP42
Bit[6] GP43
Bit[7] GP61
SMI Status Register 5
This register is used to read the status of the SMI inputs.
The following bits are cleared on a write of ‘1’.
Bit[0] GP54
Bit[1] GP55
Bit[2] GP56
Bit[3] GP57
Bit[4] Reserved
Bit[5] Reserved
Bit[6] FAN_TACH1
Bit[7] FAN_TACH2
Reserved – reads return 0
SMI Enable Register 1
This register is used to enable the different interrupt sources
onto the group nSMI output.
1=Enable
0=Disable
Bit[0] Reserved
Bit[1] EN_PINT
Bit[2] EN_U2INT
Bit[3] EN_U1INT
Bit[4] EN_FINT
Bit[5] EN_MPU-401 INT
Bit[6] Reserved
Bit[7] EN_WDT
- 134 -
DATASHEET
Rev. 04-17-07
NAME
SMI_EN2
Default = 0x00
on VTR POR
SMI_EN3
Default = 0x00
on VTR POR
SMI_EN4
Default = 0x00
on VTR POR
SMI_EN5
Default = 0x00
on VTR POR
N/A
SMSC LPC47B27x
REG OFFSET
(hex)
17
(R/W)
18
(R/W)
19
(R/W)
1A
(R/W)
1B
(R)
DESCRIPTION
SMI Enable Register 2
This register is used to enable the different interrupt sources
onto the group nSMI output, and the group nSMI output onto
the nIO_SMI GPI/O pin, the serial IRQ stream or into the
PME Logic.
Unless otherwise noted,
1=Enable
0=Disable
Bit[0] EN_MINT
Bit[1] EN_KINT
Bit[2] EN_IRINT
Bit[3] Reserved
Bit[4] EN_P12
Bit[5] EN_SMI_PME (Enable group SMI into PME logic)
Bit[6] EN_SMI_S (Enable group SMI onto serial IRQ)
Bit[7] EN_SMI (Enable group SMI onto nIO_SMI pin)
SMI Enable Register 3
This register is used to enable the different interrupt sources
onto the group nSMI output.
1=Enable
0=Disable
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] Reserved
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP60
SMI Enable Register 4
This register is used to enable the different interrupt sources
onto the group nSMI output.
1=Enable
0=Disable
Bit[0] GP30
Bit[1] GP31
Bit[2] GP32
Bit[3] GP33
Bit[4] GP41
Bit[5] GP42
Bit[6] GP43
Bit[7] GP61
SMI Enable Register 5
This register is used to enable the different interrupt sources
onto the group nSMI output.
1=Enable
0=Disable
Bit[0] GP54
Bit[1] GP55
Bit[2] GP56
Bit[3] GP57
Bit[4] Reserved
Bit[5] Reserved
Bit[6] FAN_TACH1
Bit[7] FAN_TACH2
Reserved – reads return 0
- 135 -
DATASHEET
Rev. 04-17-07
NAME
MSC_STS
Default = 0x00
on VTR POR
N/A
Force Disk Change
Default = 0x03 on
VCC POR, Hard
Reset, and VTR
POR
REG OFFSET
(hex)
1C
(R/W)
1D
(R)
1E
(R/W)
DESCRIPTION
Miscellaneous Status Register
Bits[5:0] can be cleared by writing a 1 to their position
(writing a 0 has no effect).
Bit[0] Either Edge Triggered Interrupt Input 0 Status. This
bit is set when an edge occurs on the GP21 pin.
Bit[1] Either Edge Triggered Interrupt Input 1 Status. This
bit is set when an edge occurs on the GP22 pin.
Bit[2] Either Edge Triggered Interrupt Input 2 Status. This
bit is set when an edge occurs on the GP41 pin.
Bit[3] Either Edge Triggered Interrupt Input 3 Status. This
bit is set when an edge occurs on the GP43 pin.
Bit[4] Either Edge Triggered Interrupt Input 4 Status. This
bit is set when an edge occurs on the GP60 pin.
Bit[5] Either Edge Triggered Interrupt Input 5 Status. This
bit is set when an edge occurs on the GP61 pin.
Bit[7:6] Reserved. This bit always returns zero.
Reserved – reads return 0
Force Disk Change
Bit[0] Force Disk Change for FDC0
0=Inactive
1=Active
Bit[1] Force Disk Change for FDC1
0=Inactive
1=Active
Force Change 0 and 1 can be written to 1 but are not
clearable by software.
Force Change 0 is cleared on nSTEP and nDS0
Force Change 1 is cleared on nSTEP and nDS1
DSKCHG (FDC DIR Register, Bit 7) = (nDS0 AND Force
Change 0) OR (nDS1 AND Force Change 1) OR nDSKCHG
Setting either of the Force Disk Change bits active ‘1’ forces
the FDD nDSKCHG input active when the appropriate drive
has been selected.
Floppy Data Rate
Select Shadow
1F
(R)
UART1 FIFO
Control Shadow
20
(R)
SMSC LPC47B27x
Bit[7:2] Reserved
Floppy Data Rate Select Shadow
Bit[0] Data Rate Select 0
Bit[1] Data Rate Select 1
Bit[2] PRECOMP 0
Bit[3] PRECOMP 1
Bit[4] PRECOMP 2
Bit[5] Reserved
Bit[6] Power Down
Bit[7] Soft Reset
UART FIFO Control Shadow 1
Bit[0] FIFO Enable
Bit[1] RCVR FIFO Reset
Bit[2] XMIT FIFO Reset
Bit[3] DMA Mode Select
Bit[5:4] Reserved
Bit[6] RCVR Trigger (LSB)
Bit[7] RCVR Trigger (MSB)
- 136 -
DATASHEET
Rev. 04-17-07
NAME
UART2 FIFO Control
Shadow
REG OFFSET
(hex)
21
(R)
Device Disable
Register
Default = 0x00
VTR POR
22
Read/Write when
GP43 register
bits[3:2] = 01
AND
GP43 pin = 0
OR
GP43 register
bits[3:2] ≠ 01
READ-ONLY
When GP43
register bits[3:2]
=01 AND GP43
pin = 1
GP10
Default = 0x01
on VTR POR
SMSC LPC47B27x
23
(R/W)
DESCRIPTION
UART FIFO Control Shadow 2
Bit[0] FIFO Enable
Bit[1] RCVR FIFO Reset
Bit[2] XMIT FIFO Reset
Bit[3] DMA Mode Select
Bit[5:4] Reserved
Bit[6] RCVR Trigger (LSB)
Bit[7] RCVR Trigger (MSB)
If “0” (enabled), bits[7:3] have no effect on the devices;
devices are controlled by their respective activate bits. If
“1” (disabled), bits[7:3] override the activate bits in the
configuration registers for each logical block.
Bit[0]: Floppy Write Protect.
0= no effect: floppy write protection is controlled by the
write protect pin or the forced write protect bit (bit 0 of
register 0xF1 in Logical Device 0);
1= Write Protected.
If set to 1, this bit overrides the write protect pin on the part
and the forced write protect bit.
nWRTPRT (to the FDC Core) = (nDS0 AND Force Write
Protect) OR (nDS1 AND Force Write Protect)OR
nWRTPRT (from the FDD Interface) OR Floppy Write
Protect
Note: The Force Write Protect bit is in the FDD Option
configuration register.
Bits[2:1]: Reserved. Return 0 on read.
Bit[3]: Floppy Enable.
0=No effect: FDC controlled by its activate bit;
1=Floppy Disabled
Bit[4]: MPU-401 Serial Port Enable.
0=No effect: MPU-401 UART controlled by its activate bit;
1=MPU-401 UART Disabled
Bit[5]: Serial Port 2 Enable.
0=No effect: UART2 controlled by its activate bit;
1=UART2 Disabled
Bit[6]: Serial Port 1 Enable.
0=No effect: UART1 controlled by its activate bit;
1=UART1 Disabled
Bit[7]: Parallel Port Enable.
0=No effect: PP controled by its activate bit;
1=PP Disabled
General Purpose I/0 bit 1.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=J1B1 (Joystick 1, Button 1)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 137 -
DATASHEET
Rev. 04-17-07
NAME
GP11
Default = 0x01
on VTR POR
GP12
Default = 0x01
on VTR POR
GP13
Default = 0x01
on VTR POR
GP14
Default = 0x01
on VTR POR
GP15
Default = 0x01
on VTR POR
GP16
Default = 0x01
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
24
(R/W)
25
(R/W)
26
(R/W)
27
(R/W)
28
(R/W)
29
(R/W)
DESCRIPTION
General Purpose I/0 bit 1.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J1B2 (Joystick 1, Button 2)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 1.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity :=1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J2B1 (Joystick 2, Button 1)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 1.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J2B2 (Joystick 2, Button 2)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 1.4
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J1X (Joystick 1, X-Axis RC Constant)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 1.5
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J1Y (Joystick 1, Y-Axis RC Constant)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 1.6
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J2X (Joystick 2, X-Axis RC Constant)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 138 -
DATASHEET
Rev. 04-17-07
NAME
GP17
Default = 0x01
on VTR POR
GP20
Default = 0x01
on VTR POR
GP21
Default =0x01
on VTR POR
GP22
Default =0x01
on VTR POR
N/A
GP24
Default = 0x01
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
2A
(R/W)
2B
(R/W)
2C
(R/W)
2D
(R/W)
2E
(R)
2F
(R/W)
DESCRIPTION
General Purpose I/0 bit 1.7
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= J2Y (Joystick 2, Y-Axis RC Constant)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 2.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=8042 P17 function (User Note 3)
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 2.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11= nDS1 – Floppy Drive Select 1 (Note 5)
10=Either Edge Triggered Interrupt Input 0 (Note 1)
01=8042 P16 function (User Note 3)
00=Basic GPIO function
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 2.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11= nMTR1 – Floppy Motor Select 1 (Note 5)
10=Either Edge Triggered Interrupt Input 1 (Note 1)
01=8042 P12 function (User Note 3)
00=Basic GPIO function
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
Reserved – reads return 0
General Purpose I/0 bit 2.4
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Reserved
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 139 -
DATASHEET
Rev. 04-17-07
NAME
GP25
REG OFFSET
(hex)
30
(R/W)
Default = 0x01
on VTR POR
GP26
Default = 0x01
on VTR POR
GP27
Default = 0x01
on VTR POR
GP30
Default = 0x01
on VTR POR
GP31
Default = 0x01
on VTR POR
GP32
Default = 0x01
on VTR POR
Default = 0x00
on VCC POR
and Hard Reset
(Note 4)
SMSC LPC47B27x
31
(R/W)
32
(R/W)
33
(R/W)
34
(R/W)
35
(R/W)
DESCRIPTION
General Purpose I/0 bit 2.5
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=MIDI_IN
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 2.6
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=MIDI_OUT
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 2.7
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=nIO_SMI (Note 6)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity :=1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=FAN_TACH2
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=FAN_TACH1
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=FAN2
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 140 -
DATASHEET
Rev. 04-17-07
NAME
GP33
Default = 0x01
on VTR POR
Default = 0x00
on VCC POR
and Hard Reset
(Note 4)
GP34
Default = 0x05
on VTR POR
GP35
Default = 0x04
on VTR POR, VCC
POR and Hard
Reset
REG OFFSET
(hex)
36
(R/W)
37
(R/W)
38
(R/W)
(Note 4)
GP36
Default = 0x01
on VTR POR
GP37
Default = 0x01
on VTR POR
GP40
Default =0x01
on VTR POR
SMSC LPC47B27x
39
(R/W)
3A
(R/W)
3B
(R/W)
DESCRIPTION
General Purpose I/0 bit 3.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=FAN1
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.4
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=IRRX2
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.5
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=IRTX2 (Note 2)
0=GPIO
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.6
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1= nKBDRST
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 3.7
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=A20M
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 4.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=DRVDEN0 (Note 5)
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 141 -
DATASHEET
Rev. 04-17-07
NAME
GP41
Default =0x01
on VTR POR
GP42
Default =0x01
on VTR POR
GP43
Default = 0x01
on VTR POR
Bits[3:2] are reset
(cleared) on VCC
POR, VTR POR and
Hard Reset
SMSC LPC47B27x
REG OFFSET
(hex)
3C
(R/W)
3D
(R/W)
3E
(R/W)
DESCRIPTION
General Purpose I/0 bit 4.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=Either Edge Triggered Interrupt Input 2 (Note 1)
01=DRVDEN1 (Note 5)
00=Basic GPIO function
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 4.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[2] Alternate Function Select
1=nIO_PME
Note: Configuring this pin function as output with noninverted polarity will give an active low output signal. The
output type can be either open drain or push-pull.
0=Basic GPIO function
Bits[6:3] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 4.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Either Edge Triggered Interrupt Input 3 (Note 1), (Eng.
Note 3)
10=FDC_PP (Polarity controlled by polarity bit. If enabled
for PME or SMI, the interrupt is generated on either edge)
01=Device Disable Register Control. The GP43 pin is an
input, with non-inverted polarity. When bits[3:2]=01, they
cannot be changed by writing to these bits; they are cleared
by VCC POR, Hard Reset and VTR POR. That is, when the
DDRC function is selected for this pin, it cannot be changed,
except by a VCC POR, Hard Reset or VTR POR.
The Device Disable register is controlled by the value of the
GP43 pin as follows:
If the GP43 pin is high, the Device Disable Register is
Read-Only.
If the GP43 pin is low, the Device Disable Register is
Read/Write.
00=Basic GPIO function
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 142 -
DATASHEET
Rev. 04-17-07
NAME
GP50
Default = 0x01
on VTR POR
GP51
Default = 0x01
on VTR POR
GP52
Default = 0x01
on VTR POR
GP53
Default = 0x00
on VTR POR, VCC
POR and Hard
Reset
(Note 4)
GP54
Default = 0x01
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
3F
(R/W)
40
(R/W)
41
(R/W)
42
(R/W)
43
(R/W)
DESCRIPTION
General Purpose I/0 bit 5.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ3
01=nRI2 (User Note 1)
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ4
01=nDCD2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.2
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ5
01=RXD2 (User Note 2) (Note 3)
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.3
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11= Reserved
10=IRQ7
01=TXD2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.4
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ9
01=nDSR2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 143 -
DATASHEET
Rev. 04-17-07
NAME
GP55
Default = 0x01
on VTR POR
GP56
Default = 0x01
on VTR POR
GP57
Default = 0x01
on VTR POR
GP60
Default = 0x01
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
44
(R/W)
45
(R/W)
46
(R/W)
47
(R/W)
DESCRIPTION
General Purpose I/0 bit 5.5
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ10
01=nRTS2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.6
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ11
01=nCTS2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 5.7
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=IRQ15
01=nDTR2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
General Purpose I/0 bit 6.0
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=Either Edge Triggered Interrupt Input 4 (Note 1),
01=LED1
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
- 144 -
DATASHEET
Rev. 04-17-07
NAME
GP61
Default = 0x01
on VTR POR
N/A
N/A
GP1
REG OFFSET
(hex)
48
(R/W)
49
(R)
4A
(R)
4B
Default = 0x00
on VTR POR
(R/W)
GP2
Default = 0x00
on VTR POR
4C
GP3
Default = 0x00
on VTR POR
Bits 2 and 3 are
reset on VCC POR,
Hard Reset and VTR
POR
GP4
Default = 0x00
on VTR POR
GP5
Default = 0x00
on VTR POR
Bit 3 is reset on VCC
POR, Hard Reset
and VTR POR
SMSC LPC47B27x
(R/W)
4D
(R/W)
4E
(R/W)
4F
(R/W)
DESCRIPTION
General Purpose I/0 bit 6.1
Bit[0] In/Out : =1 Input, =0 Output
Bit[1] Polarity : =1 Invert, =0 No Invert
Bit[3:2] Alternate Function Select
11=Reserved
10=Either Edge Triggered Interrupt Input 5 (Note 1), (Eng.
Note 3)
01=LED2
00=GPIO
Bits[6:4] Reserved
Bit[7] Output Type Select
1=Open Drain
0=Push Pull
Reserved – reads return 0
Reserved – reads return 0
General Purpose I/0 Data Register 1
Bit[0] GP10
Bit[1] GP11
Bit[2] GP12
Bit[3] GP13
Bit[4] GP14
Bit[5] GP15
Bit[6] GP16
Bit[7] GP17
General Purpose I/0 Data Register 2
Bit[0] GP20
Bit[1] GP21
Bit[2] GP22
Bit[3] Reserved
Bit[4] GP24
Bit[5] GP25
Bit[6] GP26
Bit[7] GP27
General Purpose I/0 Data Register 3
Bit[0] GP30
Bit[1] GP31
Bit[2] GP32
Bit[3] GP33
Bit[4] GP34
Bit[5] GP35
Bit[6] GP36
Bit[7] GP37
General Purpose I/0 Data Register 4
Bit[0] GP40
Bit[1] GP41
Bit[2] GP42
Bit[3] GP43
Bit[7:4] Reserved
General Purpose I/0 Data Register 5
Bit[0] GP50
Bit[1] GP51
Bit[2] GP52
Bit[3] GP53
Bit[4] GP54
Bit[5] GP55
Bit[6] GP56
Bit[7] GP57
- 145 -
DATASHEET
Rev. 04-17-07
NAME
GP6
Default = 0x00
on VTR POR
N/A
WDT_TIME_OUT
Default = 0x00
on Vcc POR or
HARD RESET
WDT_VAL
Default = 0x00
on VCC POR or
HARD RESET
WDT_CFG
Default = 0x00
On VCC POR or
HARD RESET
SMSC LPC47B27x
REG OFFSET
(hex)
50
(R/W)
51
(R)
52
(R/W)
53
(R/W)
54
(R/W)
DESCRIPTION
General Purpose I/0 Data Register 6
Bit[0] GP60
Bit[1] GP61
Bit[7:2] Reserved
Reserved – reads return 0
Watch-dog Timeout
Bit[0] Reserved
Bit[1] Reserved
Bits[6:2] Reserved, = 00000
Bit[7] WDT Time-out Value Units Select
= 0 Minutes (default)
= 1 Seconds
Watch-dog Timer Time-out Value
Binary coded, units = minutes (default) or seconds,
selectable via Bit[7] of WDT TIME OUT register (0x52).
0x00 Time out disabled
0x01 Time-out = 1 minute (second)
.........
0xFF Time-out = 255 minutes (seconds)
Watch-dog timer Configuration
Bit[0] Joy-stick Enable
=1
WDT is reset upon an I/O read or write of Port
201h
=0
WDT is not affected by I/O reads or writes to Port
201h.
Bit[1] Keyboard Enable
=1
WDT is reset upon a Keyboard interrupt.
=0
WDT is not affected by Keyboard interrupts.
Bit[2] Mouse Enable
=1
WDT is reset upon a Mouse interrupt.
=0
WDT is not affected by Mouse interrupts.
Bit[3] Reserved
Bits[7:4] WDT Interrupt Mapping
1111 = IRQ15
.........
0011 = IRQ3
0010 = Invalid
0001 = IRQ1
0000 = Disable
- 146 -
DATASHEET
Rev. 04-17-07
NAME
WDT_CTRL
Default = 0x00
on VTR POR
FAN1
Default = 0x00
on VTR POR
FAN2
Default = 0x00
on VTR POR
SMSC LPC47B27x
REG OFFSET
(hex)
55
(R/W)
56
(R/W)
57
(R/W)
DESCRIPTION
Watch-dog timer Control
Bit[0] Watch-dog Status Bit, R/W
=1
WD timeout occurred
=0
WD timer counting
Bit[1] Reserved
Bit[2] Force Timeout, W
=1
Forces WD timeout event; this bit is self-clearing
Bit[3] P20 Force Timeout Enable, R/W
=1
Allows rising edge of P20, from the Keyboard
Controller, to force the WD timeout event. A WD timeout
event may still be forced by setting the Force Timeout Bit, bit
2.
=0
P20 activity does not generate the WD timeout
event.
Note: The P20 signal will remain high for a minimum of 1us
and can remain high indefinitely. Therefore, when P20
forced timeouts are enabled, a self-clearing edge-detect
circuit is used to generate a signal which is ORed with the
signal generated by the Force Timeout Bit.
Bit[7:4] Reserved. Set to 0
FAN Register 1
Bit[0] Fan Control
1=FAN1 pin is high
0=bits[6:1] control the duty cycle of the
FAN1 pin.
Bit[6:1] Duty Cycle Control for FAN1
Control the duty cycle of the FAN1 pin
000000 = pin is low
100000 = 50% duty cycle
111111 = pin is high for 63, low for 1
Bit[7] Fan 1 Clock Select
This bit is used with the Fan 1 Clock Source Select and the
Fan 1 Clock Multiplier bits in the Fan Control register
(0x58) to determine the fan speed FOUT. See “Different
Modes for Fan” table in “Fan Speed Control and
Monitoring” section.
The fan speed may be doubled through bit 2 of Fan
Control Register at 0x58.
FAN Register 2
Bit[0] Fan Control
1=FAN2 pin is high
0=bits[6:1] control the duty cycle of the
FAN2 pin.
Bit[6:1] Duty Cycle Control for FAN2
Control the duty cycle of the FAN2 pin
000000 = pin is low
100000 = 50% duty cycle
111111 = pin is high for 63, low for 1
Bit[7] Fan 2 Clock Select
This bit is used with the Fan 2 Clock Source Select and
the Fan 2 Clock Multiplier bits in the Fan Control register
(0x58) to determine the fan speed FOUT. See “Different
Modes for Fan” in “Fan Speed Control and Monitoring”
section.
The fan speed may be doubled through bit 3 of Fan
Control Register at 0x58.
- 147 -
DATASHEET
Rev. 04-17-07
NAME
Fan Control
Default = 0x50
on VTR POR
Fan1 Tachometer
Register
REG OFFSET
(hex)
58
(R/W)
59
(R)
Default = 0x00
on VTR POR
Fan2 Tachometer
Register
5A
(R)
Default = 0x00
on VTR POR
Fan1 Preload
Register
5B
(R/W)
Default = 0x00
on VTR POR
Fan2 Preload
Register
5C
(R/W)
Default = 0x00
on VTR POR
SMSC LPC47B27x
DESCRIPTION
Fan Control Register
Bit[0] Fan 1 Clock Source Select
This bit and the Fan 1 Clock Multiplier bit is used with The
Fan 1 Clock Select bit in the Fan 1 register (0x56) to
determine the fan speed FOUT. See “Different Modes for
Fan” table (Table 50) in “Fan Speed Control and
Monitoring” section.
Bit[1] Fan 2 Clock Source Select
This bit and the Fan 2 Clock Multiplier bit is used with The
Fan 2 Clock Select bit in the Fan 2 register (0x57) to
determine the fan speed FOUT. See “Different Modes for
Fan” table (Table 50) in “Fan Speed Control and
Monitoring” section.
Bit[2] Fan 1 Clock multiplier
0=No multiplier used
1=Double the fan speed selected by bit 0 of this
register and bit 7 of the FAN1
register
Bit[3] Fan 2 Clock multiplier
0=No multiplier used
1=Double the fan speed selected by bit 1 of this
register and bit 7 of the FAN2 register
Bit[5:4] The FAN1 count divisor. Clock scalar for adjusting
the tachometer count. Default = 2.
00: divisor = 1
01: divisor = 2
10: divisor = 4
11: divisor = 8
Bit[7:6] The FAN2 count divisor. Clock scalar for adjusting
the tachometer count. Default = 2.
00: divisor = 1
01: divisor = 2
10: divisor = 4
11: divisor = 8
Fan Tachometer Register 1
Bit]7:0] The 8-bit FAN1 tachometer count. The number of
counts of the internal clock per pulse of the fan. The count
value is computed from Equation 1. This value is the final
(maximum) count of the previous pulse (latched). The
value in this register may not be valid for up to 2 pulses
following a write to the preload register.
Fan Tachometer Register 2
Bit[7:0] The 8-bit FAN2 tachometer count. The number of
counts of the internal clock per pulse of the fan. The count
value is computed from Equation 1. This value is the final
(maximum) count of the previous pulse (latched). The
value in this register may not be valid for up to 2 pulses
following a write to the preload register.
Fan Preload Register 1
Bit[7:0] The FAN1 tachometer preload. This is the initial
value used in the computation of the FAN1 count. Writing
this register resets the tachometer count.
Fan Preload Register 2
Bit[7:0] The FAN2 tachometer preload. This is the initial
value used in the computation of the FAN2 count. Writing
this register resets the tachometer count.
- 148 -
DATASHEET
Rev. 04-17-07
NAME
LED1
Default = 0x00
on VTR POR
LED2
REG OFFSET
(hex)
5D
(R/W)
5E
Default = 0x00
on VTR POR
(R/W)
Keyboard Scan
Code
5F
(R/W)
Default = 0x00
on VTR POR
N/A
User Note:
User Note 1:
User Note 2:
User Note 3:
60-7F
(R)
DESCRIPTION
LED1
Bit[1:0] LED1 Control
00=off
01=blink at 1Hz rate with a 50% duty cycle (0.5 sec on, 0.5
sec off)
10=Blink at ½ HZ rate with a 25% duty cycle (0.5 sec on, 1.5
sec off)
11=on
Bits[7:2] Reserved
LED2
Bit[1:0] LED2 Control
00=off
01=blink at 1Hz rate with a 50% duty cycle (0.5 sec on, 0.5
sec off)
10=Blink at ½ HZ rate with a 25% duty cycle (0.5 sec on, 1.5
sec off)
11=on
Bits[7:2] Reserved
Keyboard Scan Code
Bit[0] LSB of Scan Code
...
...
...
Bit[7] MSB of Scan Code
Reserved – reads return 0
When selecting an alternate function for a GPIO pin, all bits in the GPIO register must
be properly programmed, including in/out, polarity and output type. The polarity bit
does not affect the DDRC function or the either edge triggered interrupt functions.
If this pin is used for Ring Indicator wakeup, either the nRI2 event can be enabled via
bit 1 in the PME_EN1 register or the GP50 PME event can be enabled via bit 0 in the
PME_EN5 register.
If CIR wakeup is to be used with this pin, enable CIR via bit 0 in the PME_EN1
register, do not enable the GP52 PME event via bit 2 in the PME_EN5 register.
In order to use the P12, P16 and P17 functions, the corresponding GPIO must be
programmed for output, non-invert, and push-pull output type.
Note 1: If the EETI function is selected for this GPIO then both a high-to-low and a low-to-high edge
will set the PME, SMI and MSC status bits
Note 2: The IRTX2 function can be used on this pin if the IR Location Mux bit in the Serial Port 2 IR
Option register is set
Note 3: The IR signal on RXD2 may affect both the GP52 PME status bit (bit 2 of PME_STS5) and the
CIR PME status bit (bit 0 of PME_STS1). These two events are enabled independently of
each other via their associated status bits
Note 4: These pins default to an output and LOW on VCC POR and Hard Reset.
Note 5: If the FDC function is selected on this pin (nMTR1, nDS1, DRVDEN0, DRVDEN1) then bit 6
of the FDD Mode Register (Configuration Register 0xF0 in Logical Device 0) will override bit 7
in the GPIO Control Register. Bit 7 of the FDD Mode Register will also affect the pin if the
FDC function is selected.
Note 6: The nIO_SMI pin is inactive when the internal group SMI signal is inactive and when the SMI
enable bit (EN_SMI, bit 7 of the SMI_EN2 register) is ‘0’. When the output buffer type is OD,
nIO_SMI pin is floating when inactive; when the output buffer type is push-pull, the nIO_SMI
pin is high when inactive.
Note 7: Bits 2 and 3 of the PME_STS4 and SMI_STS4 registers, and bit 3 of the PME_STS5 register
may be set on a VCC POR. If GP32, GP33 and GP53 are configured as input, then their
corresponding PME and SMI status bits will be set on a VCC POR. These GPIOs cannot be
used for PME wakeup when the part is under VTR power (VCC=0).
Note 8. This GPIO defaults to a push-pull output following a VTR POR.
SMSC LPC47B27x
- 149 -
DATASHEET
Rev. 04-17-07
CONFIGURATION
The Configuration of the LPC47B27x is very flexible and is based on the configuration architecture
implemented in typical Plug-and-Play components. The LPC47B27x is designed for motherboard
applications in which the resources required by their components are known. With its flexible resource
allocation architecture, the LPC47B27x allows the BIOS to assign resources at POST.
SYSTEM ELEMENTS
Primary Configuration Address Decoder
After a hard reset (nPCI_RESET pin asserted) or Vcc Power On Reset the LPC47B27x is in the Run
Mode with all logical devices disabled. The logical devices may be configured through two standard
Configuration I/O Ports (INDEX and DATA) by placing the LPC47B27x into Configuration Mode.
The BIOS uses these configuration ports to initialize the logical devices at POST. The INDEX and DATA
ports are only valid when the LPC47B27x is in Configuration Mode.
The SYSOPT pin is latched on the falling edge of the nPCI_RESET or on Vcc Power On Reset to
determine the configuration register's base address. The SYSOPT pin is used to select the CONFIG
PORT's I/O address at power-up. Once powered up the configuration port base address can be changed
through configuration registers CR26 and CR27. The SYSOPT pin is a hardware configuration pin
which is shared with the GP24 signal on pin 45.
Note. An external pull-down resistor is required for the base IO address to be 0x02E for configuration.
An external pull-up resistor is required to move the base IO address for configuration to 0x04E.
The INDEX and DATA ports are effective only when the chip is in the Configuration State.
PORT NAME
CONFIG PORT (Note)
INDEX PORT (Note)
DATA PORT
SYSOPT= 0
SYSOPT= 1
10k PULL-DOWN
10K PULL-UP
RESISTOR
RESISTOR
0x02E
0x04E
0x02E
0x04E
INDEX PORT + 1
TYPE
Write
Read/Write
Read/Write
Note : The configuration port base address can be relocated through CR26 and CR27.
Entering the Configuration State
The device enters the Configuration State when the following Config Key is successfully written to the
CONFIG PORT.
Config Key = <0x55>
Exiting the Configuration State
The device exits the Configuration State when the following Config Key is successfully written to the
CONFIG PORT.
Config Key = <0xAA>
CONFIGURATION SEQUENCE
To program the configuration registers, the following sequence must be followed:
1. Enter Configuration Mode
2. Configure the Configuration Registers
3. Exit Configuration Mode.
Enter Configuration Mode
To place the chip into the Configuration State the Config Key is sent to the chip's CONFIG PORT. The
config key consists of 0x55 written to the CONFIG PORT. Once the configuration key is received correctly
the chip enters into the Configuration State (The auto Config ports are enabled).
SMSC LPC47B27x
- 150 -
DATASHEET
Rev. 04-17-07
Configuration Mode
The system sets the logical device information and activates desired logical devices through the INDEX
and DATA ports. In configuration mode, the INDEX PORT is located at the CONFIG PORT address and
the DATA PORT is at INDEX PORT address + 1.
The desired configuration registers are accessed in two steps:
a. Write the index of the Logical Device Number Configuration Register (i.e., 0x07) to the INDEX PORT
and then write the number of the desired logical device to the DATA PORT
b. Write the address of the desired configuration register within the logical device to the INDEX PORT
and then write or read the configuration register through the DATA PORT.
Note: If accessing the Global Configuration Registers, step (a) is not required.
Exit Configuration Mode
To exit the Configuration State the system writes 0xAA to the CONFIG PORT. The chip returns to the
RUN State.
Note: Only two states are defined (Run and Configuration). In the Run State the chip will always be ready
to enter the Configuration State.
Programming Example
The following is an example of a configuration program in Intel 8086 assembly language.
;----------------------------.
; ENTER CONFIGURATION MODE
|
;----------------------------'
MOV
DX,02EH
MOV
AX,055H
OUT
DX,AL
;----------------------------.
; CONFIGURE REGISTER CRE0,
|
; LOGICAL DEVICE 8
|
;----------------------------'
MOV
DX,02EH
MOV
AL,07H
OUT
DX,AL ;Point to LD# Config Reg
MOV
DX,02FH
MOV
AL, 08H
OUT
DX,AL;Point to Logical Device 8
;
MOV
DX,02EH
MOV
AL,E0H
OUT
DX,AL ; Point to CRE0
MOV
DX,02fH
MOV
AL,02H
OUT
DX,AL ; Update CRE0
;-----------------------------.
; EXIT CONFIGURATION MODE
|
;-----------------------------'
MOV
DX,02EH
MOV
AX,0AAH
OUT
DX,AL
Notes: HARD RESET: nPCI_RESET pin asserted
SOFT RESET: Bit 0 of Configuration Control register set to one
All host accesses are blocked for 500µs after Vcc POR (see Power-up Timing Diagram)
INDEX
TYPE
0x02
0x03
W
R
0x07
R/W
SMSC LPC47B27x
Table 62 – LPC47B27x Configuration Registers Summary
CONFIGURATION
HARD
VCC POR
TR POR
SOFT
REGISTER
RESET
RESET
GLOBAL CONFIGURATION REGISTERS
0x00
0x00
0x00
Config Control
Reserved – reads
return 0
0x00
0x00
0x00
0x00
Logical Device
Number
- 151 -
DATASHEET
Rev. 04-17-07
INDEX
TYPE
0x20
0x21
R
R
0x22
0x23
0x24
0x26
0x27
0x28
0x2A
0x2B
0x2C
0x2D
0x2E
0x2F
0x30
0x60,
0x61
0x70
0x74
0xF0
0xF1
0xF2
0xF4
0xF5
0x30
0x60,
0x61
0x70
0x74
0xF0
0xF1
0x30
0x60,
0x61
0x70
0xF0
0x30
HARD
RESET
0x51
VCC POR
TR POR
0x51
0x51
Current Revision
SOFT
RESET
0x51
CONFIGURATION
REGISTER
Device ID - hard wired
Device Rev - hard
wired
Power Control
Power Mgmt
OSC
Configuration Port
Address Byte 0
(Low Byte)
0x00(Note 1)
0x00(Note 1)
0x00(Note 1)
0x00(Note 1)
0x00
0x00
0x00
0x04
0x04
0x04
Sysopt=0:
Sysopt=0:
0x2E
0x2E
Sysopt=1:
Sysopt=1:
0x4E
0x4E
R/W
Sysopt=0:
Sysopt=0:
Configuration Port
0x00
0x00
Address Byte 1
Sysopt=1:
Sysopt=1:
(High Byte)
0x00
0x00
R
Reserved
R/W
0x00
0x00
TEST 6
R/W
0x00
0x00
TEST 4
R/W
0x00
0x00
TEST 5
R/W
0x00
0x00
TEST 1
R/W
0x00
0x00
TEST 2
R/W
0x00
0x00
TEST 3
LOGICAL DEVICE 0 CONFIGURATION REGISTERS (FDD)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x03,
0x03,
0x03,
0x03,
Primary Base I/O
0xF0
0xF0
0xF0
0xF0
Address
R/W
0x06
0x06
0x06
0x06
Primary Interrupt
Select
R/W
0x02
0x02
0x02
0x02
DMA Channel Select
R/W
0x0E
0x0E
0x0E
FDD Mode Register
R/W
0x00
0x00
0x00
FDD Option Register
R/W
0xFF
0xFF
0xFF
FDD Type Register
R/W
0x00
0x00
0x00
FDD0
R/W
0x00
0x00
0x00
FDD1
LOGICAL DEVICE 1 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 2 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 3 CONFIGURATION REGISTERS (Parallel Port)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x00,
0x00,
0x00,
0x00,
Primary Base I/O
0x00
0x00
0x00
0x00
Address
R/W
0x00
0x00
0x00
0x00
Primary Interrupt
Select
R/W
0x04
0x04
0x04
0x04
DMA Channel Select
R/W
0x3C
0x3C
0x3C
Parallel Port Mode
Register
R/W
0x00
0x00
0x00
Parallel Port Mode
Register 2
LOGICAL DEVICE 4 CONFIGURATION REGISTERS (Serial Port 1)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x00,
0x00,
0x00,
0x00,
Primary Base I/O
0x00
0x00
0x00
0x00
Address
R/W
0x00
0x00
0x00
0x00
Primary Interrupt
Select
R/W
0x00
0x00
0x00
Serial Port 1 Mode
Register
LOGICAL DEVICE 5 CONFIGURATION REGISTERS (Serial Port 2)
R/W
0x00
Activate
R/W
R/W
R/W
R/W
SMSC LPC47B27x
- 152 -
DATASHEET
Rev. 04-17-07
INDEX
TYPE
0x60,
0x61
0x62,
0x63
0x70
R/W
0x74
0xF0
0xF1
0xF2
0x30
0x70
0x72
0xF0
0x30
0x60,
0x61
0x30
0x60,
0x61
0XF0
0xF1
0x30
0x60,
0x61
0x70
HARD
RESET
0x00,
0x00
0x00,
0x00
0x00
VCC POR
TR POR
0x00,
0x00
0x00,
0x00
0x00
0x00,
0x00
0x00,
0x00
0x00
SOFT
RESET
0x00,
0x00
0x00,
0x00
0x00
CONFIGURATION
REGISTER
Primary Base I/O
Address
R/W
CIrCC Base I/O
Address
R/W
Primary Interrupt
Select
R/W
0x04
0x04
0x04
0x04
DMA Channel Select
R/W
0x00
0x00
0x00
Serial Port 2 Mode
Register
R/W
0x02
0x02
0x02
IR Options Register
R/W
0x03
0x03
0x03
IR Half Duplex
Timeout
LOGICAL DEVICE 6 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 7 CONFIGURATION REGISTERS (Keyboard)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x00
0x00
0x00
0x00
Primary Interrupt
Select (Keyboard)
R/W
0x00
0x00
0x00
0x00
Secondary Interrupt
Select (Mouse)
R/W
0x00
0x00
0x00
KRESET and GateA20
(Note 2)
(Note 2)
Select
LOGICAL DEVICE 8 CONFIGURATION REGISTERS (Reserved)
LOGICAL DEVICE 9 CONFIGURATION REGISTERS (Game Port)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x00,
0x00,
0x00,
0x00,
Primary Base I/O
0x00
0x00
0x00
0x00
Address,
GAME_PORT
LOGICAL DEVICE A CONFIGURATION REGISTERS (Runtime Registers)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x00,
0x00,
0x00,
0x00,
Primary Base I/O
0x00
0x00
0x00
0x00
Address PME_BLK
R/W
0X00
CLOCKI32
R/W
0x00
FDC_PP
LOGICAL DEVICE B CONFIGURATION REGISTERS (MPU-401)
R/W
0x00
0x00
0x00
0x00
Activate
R/W
0x03
0x03
0x03
0x03
MPU-401 Primary
Base I/O Address High
Byte
R/W
0x30
0x30
0x30
0x30
MPU-401 Primary
Base I/O Address Low
Byte
R/W
0x05
0x05
0x05
0x05
Primary Interrupt
Select
Note:
Reserved registers are read-only, reads return 0.
Note 1: CR22 bit 5 and bit 7 are reset on VTR only.
Note 2. Bits[6:5] reset on VTR POR only.
Chip Level (Global) Control/Configuration Registers[0x00-0x2F]
The chip-level (global) registers lie in the address range [0x00-0x2F]. The design MUST use all 8 bits of
the ADDRESS Port for register selection. All unimplemented registers and bits ignore writes and return
zero when read.
The INDEX PORT is used to select a configuration register in the chip. The DATA PORT is then used to
access the selected register. These registers are accessible only in the Configuration Mode.
SMSC LPC47B27x
- 153 -
DATASHEET
Rev. 04-17-07
REGISTER
Config Control
ADDRESS
0x00 0x01
0x02 W
Table 63 - Chip Level Registers
DESCRIPTION
Chip (Global) Control Registers
Reserved - Writes are ignored, reads return 0.
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
0x03 - 0x06
Logical Device #
Default = 0x00
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
Card Level Reserved
Device ID Hard wired
A write to this register selects the current logical
device. This allows access to the control and
configuration registers for each logical device. Note:
The Activate command operates only on the selected
logical device.
0x08 - 0x1F
Reserved - Writes are ignored, reads return 0.
Chip Level, SMSC Defined
A read only register which provides device
identification. Bits[7:0] = 0x51 when read.
0x20 R
0x21 R
Hard wired
= Current Revision
PowerControl
0x22 R/W
C
Reserved - Writes are ignored, reads return 0.
0x07 R/W
Default = 0x51
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
Device Rev
Default = 0x00
on VCC POR,
VTR POR,
SOFT RESET and
HARD RESET
The hardware automatically clears this bit after the
write, there is no need for software to clear the bits.
Bit 0 = 1: Soft Reset. Refer to the "Configuration
Registers" table for the soft reset value for each
register.
STATE
C
C
A read only register which provides device revision
information. Bits[7:0] = current revision when read.
C
Bit[0] FDC Power
Bit[1] Reserved
Bit[2] Game Port Power
Bit[3] Parallel Port Power
Bit[4] Serial Port 1 Power
Bit[5] Serial Port 2 Power (Note 1)
Bit[6] MPU-401 Power
For each bit above (except Reserved)
=0
Power Off or Disabled
=1
Power On or Enabled
C
Bit[7] PME Power (Note 1)
=0
Trickle Clock Inactive (default)
=1
Trickle Clock Running. PLL selected by
internal PWRGOOD signal.
SMSC LPC47B27x
- 154 -
DATASHEET
Rev. 04-17-07
REGISTER
Power Mgmt
ADDRESS
0x23 R/W
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
DESCRIPTION
Bit[0] FDC (see not in the “FDC Power Management”
section)
Bit[1] Reserved
Bit[2] Reserved
Bit[3] Parallel Port
Bit[4] Serial Port 1
Bit[5] Serial Port 2
Bit[6] MPU-401
Bit[7] Reserved (read as 0)
STATE
C
For each bit above (except Reserved)
=0
Intelligent Pwr Mgmt off
=1
Intelligent Pwr Mgmt on
Note 1:
CR22 Bit 5 and Bit 7 are reset by VTR POR only.
REGISTER
OSC
Default = 0x04, on
on VCC POR,
VTR POR and
HARD RESET
Chip Level
Vendor Defined
Configuration
Address Byte 0
Default
=0x2E (Sysopt=0)
=0x4E (Sysopt=1)
on VCC POR and
HARD RESET
Configuration
Address Byte 1
Default = 0x00
on VCC POR and
HARD RESET
Default = 0x00
on VCC POR,
SOFT RESET and
HARD RESET
Chip Level
Vendor Defined
SMSC LPC47B27x
Table 63 – Chip Level Registers (cont’d)
ADDRESS
DESCRIPTION
0x24 R/W Bit[0] Reserved
Bit [1] PLL Control
=0
PLL is on (backward Compatible)
=1
PLL is off
Bits[3:2] OSC
= 01
Osc is on, BRG clock is on.
= 10
Same as above (01) case.
= 00
Osc is on, BRG Clock Enabled.
= 11
Osc is off, BRG clock is disabled.
0x25
STATE
C
Bit [5:4] Reserved, set to zero
Bit [6] 16-Bit Address Qualification
=0
12-Bit Address Qualification
=1
16-Bit Address Qualification
Note: For normal operation, bit 6 should be set.
Bit[7] Reserved
Reserved - Writes are ignored, reads return 0.
0x26
Bit[7:1] Configuration Address Bits [7:1]
Bit[0] = 0
See Note 1
C
0x27
Bit[7:0] Configuration Address Bits [15:8]
See Note 1
C
0x28
Bits[7:0] Reserved - Writes are ignored, reads return
0.
0x29
Reserved - Writes are ignored, reads return 0.
- 155 -
DATASHEET
Rev. 04-17-07
REGISTER
TEST 6
Table 63 – Chip Level Registers (cont’d)
ADDRESS
DESCRIPTION
0x2A R/W Test Modes: Reserved for SMSC. Users should not
write to this register, may produce undesired results.
STATE
Default = 0x00, on
VCC POR and
VTR POR
TEST 4
0x2B R/W
Test Modes: Reserved for SMSC. Users should not
write to this register, may produce undesired results.
C
Default = 0x00, on
VCC POR and
VTR POR
TEST 5
0x2C R/W
Bit[7] Test Mode: Reserved for SMSC. Users
should not write to this bit, may produce undesired
results.
Bit[6] 8042 Reset:
1 = Put the 8042 into reset
0 = Take the 8042 out of reset
Bits[5:0] Test Mode: Reserved for SMSC. Users
should not write to this bit, may produce undesired
results.
Test Modes: Reserved for SMSC. Users should not
write to this register, may produce undesired results.
C
Default = 0x00 on
VCC POR and
VTR POR
TEST 1
0x2D R/W
C
Default = 0x00, on
VCC POR and
VTR POR
TEST 2
0x2E R/W
Test Modes: Reserved for SMSC. Users should not
write to this register, may produce undesired results.
C
Default = 0x00, on
VCC POR and
VTR POR
TEST 3
0x2F R/W
Test Modes: Reserved for SMSC. Users should not
write to this register, may produce undesired results.
C
Default = 0x00, on
VCC POR and
VTR POR
Note 1: To allow the selection of the configuration address to a user defined location, these Configuration
Address Bytes are used. There is no restriction on the address chosen, except that A0 is 0, that
is, the address must be on an even byte boundary. As soon as both bytes are changed, the
configuration space is moved to the specified location with no delay (Note: Write byte 0, then byte
1; writing CR27 changes the base address).
The configuration address is only reset to its default address upon a Hard Reset or Vcc POR.
Note: The default configuration address is either 02E or 04E, as specified by the SYSOPT pin.
Logical Device Configuration/Control Registers [0x30-0xFF]
Used to access the registers that are assigned to each logical unit. This chip supports eight logical units
and has eight sets of logical device registers. The eight logical devices are Floppy, Parallel, Serial 1,
Serial 2, Keyboard Controller, game port, Runtime Registers and MPU-401. A separate set (bank) of
control and configuration registers exists for each logical device and is selected with the Logical Device #
Register (0x07).
The INDEX PORT is used to select a specific logical device register. These registers are then accessed
through the DATA PORT.
The Logical Device registers are accessible only when the device is in the Configuration State. The logical
register addresses are shown in the table below.
SMSC LPC47B27x
- 156 -
DATASHEET
Rev. 04-17-07
Table 64 – Logical Device Registers
LOGICAL DEVICE
REGISTER
ActivateNote1, Note 3
ADDRESS
(0x30)
DESCRIPTION
Bits[7:1] Reserved, set to zero.
Bit[0]
=1
Activates the logical device currently
selected through the Logical Device #
register.
=0
Logical device currently selected is
inactive
Reserved – Writes are ignored, reads return 0.
Vendor Defined - Reserved - Writes are
ignored, reads return 0.
Reserved – Writes are ignored, reads return 0.
Registers 0x60 and 0x61 set the base address
for the device. If more than one base address
is required, the second base address is set by
registers 0x62 and 0x63.
Refer to Table 58 for the number of base
address registers used by each device.
Unused registers will ignore writes and return
zero when read.
STATE
C
(0x70,0x72)
0x70 is implemented for each logical device.
Refer to Interrupt Configuration Register
description. Only the keyboard controller uses
Interrupt Select register 0x72. Unused register
(0x72) will ignore writes and return zero when
read. Interrupts default to edge high (ISA
compatible).
C
(0x71,0x73)
Reserved - not implemented. These register
locations ignore writes and return zero when
read.
Only 0x74 is implemented for FDC, Serial Port
2 and Parallel port. 0x75 is not implemented
and ignores writes and returns zero when read.
Refer to DMA Channel Configuration.
Default = 0x00
on VCC POR, VTR POR,
HARD RESET and
SOFT RESET
Logical Device Control
Logical Device Control
(0x31-0x37)
(0x38-0x3f)
Memory Base Address
I/O Base Address Note 2
(0x40-0x5F)
(0x60-0x6F)
(see Device Base I/O
Address Table)
0x60,2,... =
addr[15:8]
Default = 0x00
on VCC POR, VTR POR,
HARD RESET and
SOFT RESET
Interrupt Select
0x61,3,... =
addr[7:0]
Defaults :
0x70 = 0x00 or 0x06
(Note 4)
on VCC POR, VTR POR,
HARD RESET and
SOFT RESET
C
C
C
C
0x72 = 0x00,
on VCC POR, VTR POR,
HARD RESET and
SOFT RESET
DMA Channel Select
Default = 0x02 or 0x04
(Note 5)
on VCC POR, VTR POR,
HARD RESET and
SOFT RESET
32-Bit Memory Space
Configuration
(0x74,0x75)
(0x76-0xA8)
Logical Device
(0xA9-0xDF)
Logical Device
Configuration
(0xE0-0xFE)
Reserved
0xFF
Reserved - not implemented. These register
locations ignore writes and return zero when
read.
Reserved - not implemented. These register
locations ignore writes and return zero when
read.
Reserved – Vendor Defined (see SMSC
defined
Logical
Device
Configuration
Registers).
Reserved
C
C
C
C
Note 1: A logical device will be active and powered up according to the following equation:
DEVICE ON (ACTIVE) = (Activate Bit SET or Pwr/Control Bit SET).
SMSC LPC47B27x
- 157 -
DATASHEET
Rev. 04-17-07
Note 2:
Note 3:
Note 4:
Note 5:
The Logical device's Activate Bit and its Pwr/Control Bit are linked such that setting or clearing
one sets or clears the other.
If the I/O Base Addr of the logical device is not within the Base I/O range as shown in the Logical
Device I/O map, then read or write is not valid and is ignored.
The Activate Register for Logical Device 5 (Serial Port 2) is reset by VTR POR only.
The default value of the Primary Interrupt Select register for logical device 0 is 0x06.
The default value of the DMA Channel Select register for logical device 0 (FDD) is 0x02 and for
logical device 3 and 5 is 0x04.
LOGICAL
DEVICE
NUMBER
0x00
0x01
0x02
0x03
0x04
0x05
0x06
Table 65 - I/O Base Address Configuration Register Description
BASE I/O
LOGICAL
REGISTER
RANGE
FIXED
DEVICE
INDEX
(NOTE 1)
BASE OFFSETS
FDC
0x60,0x61
[0x0100:0x0FF8]
+0 : SRA
+1 : SRB
ON 8 BYTE BOUNDARIES +2 : DOR
+3 : TDR
+4 : MSR/DSR
+5 : FIFO
+7 : DIR/CCR
Reserved
n/a
n/a
n/a
Reserved
n/a
n/a
n/a
+0 : Data/ecpAfifo
Parallel
0x60,0x61
[0x0100:0x0FFC]
Port
ON 4 BYTE BOUNDARIES +1 : Status
+2 : Control
(EPP Not supported)
+400h :
or
cfifo/ecpDfifo/tfifo/cnfgA
[0x0100:0x0FF8]
ON 8 BYTE BOUNDARIES +401h : cnfgB
+402h : ecr
+3 : EPP Address
(all modes supported,
EPP is only available when +4 : EPP Data 0
the base address is on an 8- +5 : EPP Data 1
+6 : EPP Data 2
byte boundary)
+7 : EPP Data 3
Serial Port 1
0x60,0x61
[0x0100:0x0FF8]
+0 : RB/TB/LSB div
+1 : IER/MSB div
ON 8 BYTE BOUNDARIES +2 : IIR/FCR
+3 : LCR
+4 : MSR
+5 : LSR
+6 : MSR
+7 : SCR
+0 : RB/TB/LSB div
Serial Port 2
0x60,0x61
[0x0100:0x0FF8]
+1 : IER/MSB div
ON 8 BYTE BOUNDARIES +2 : IIR/FCR
+3 : LCR
+4 : MSR
+5 : LSR
+6 : MSR
+7 : SCR
0x62,0x63
[0x0100:0x0FF8]
+0 : CIrCC SCE Registers
ON 8 BYTE BOUNDARIES +1 : CIrCC SCE Registers
+2 : CIrCC SCE Registers
+3 : CIrCC SCE Registers
+4 : CirCC SCE Registers
+5 : CirCC SCE Registers
+6 : CirCC SCE Registers
+7 : CIrCC SCE Registers
Reserved
n/a
n/a
n/a
SMSC LPC47B27x
- 158 -
DATASHEET
Rev. 04-17-07
LOGICAL
DEVICE
NUMBER
0x07
0x08
0x09
0x0A
0x0B
Config.
Port
Table 65 - I/O Base Address Configuration Register Description
BASE I/O
LOGICAL
REGISTER
RANGE
FIXED
DEVICE
INDEX
(NOTE 1)
BASE OFFSETS
KYBD
n/a
Not Relocatable
+0 : Data Register
Fixed Base Address: 60,64 +4 : Command/Status
Reg.
Reserved
n/a
n/a
n/a
Game Port
0x60,0x61
[0x0100:0x0FFF]
+00: Game Port Register
on 1 byte boundaries
PME
0x60,0x61
[0x0000:0x0F7F]
+00 : PME Status
on 128-byte boundaries
.
.
.
+5F : Keyboard Scan
Code
(See Table in “Runtime
Registers” section for Full
List)
MPU-401
0x60,0x61
[0x0100:0x0FFE]
+0: MIDI DATA
on 2-byte boundaries
+1: STATUS/COMMAND
Config. Port
0x26, 0x27
0x0000:0x0FFE
See Configuration
(Note 2)
On 2 byte boundaries
Registers in Table 54.
Accessed through the
index and DATA ports
located at the
Configuration Port
address and the
Configuration Port
address +1 respectively.
Note 1: This chip uses address bits [A11:A0] to decode the base address of each of its logical devices.
Bit 6 of the OSC Global Configuration Register (CR24) must be set to ‘1’ and Address Bits
[A15:A12] must be ‘0’ for 16 bit address qualification.
Note 2: The Configuration Port is at either 0x02E or 0x04E (for SYSOPT=0 or SYSOPT=1) at power up
and can be relocated via the global configuration registers at 0x26 and 0x27.
NAME
Primary Interrupt
Select
Default=0x00 or
0x06 (Note 1)
on VCC POR,
VTR POR,
HARD RESET
and
SOFT RESET
SMSC LPC47B27x
Table 66 - Interrupt Select Configuration Register Description
REG INDEX
DEFINITION
0x70 (R/W)
Bits[3:0] selects which interrupt is used for the primary
Interrupt.
0x00= no interrupt selected
0x01= IRQ1
0x02= IRQ2/nSMI
0x03= IRQ3
0x04= IRQ4
0x05= IRQ5
0x06= IRQ6
0x07= IRQ7
0x08= IRQ8
0x09= IRQ9
0x0A= IRQ10
0x0B= IRQ11
0x0C= IRQ12
0x0D= IRQ13
0x0E= IRQ14
0x0F= IRQ15
Note: All interrupts are edge high (except ECP/EPP)
Note: nSMI is active low
- 159 -
DATASHEET
STATE
C
Rev. 04-17-07
Note:
An Interrupt is activated by setting the Interrupt Request Level Select 0 register to a non-zero
value AND :
For the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register.
For the PP logical device by setting IRQE, bit D4 of the Control Port and in addition
For the PP logical device in ECP mode by clearing serviceIntr, bit D2 of the ecr.
For the Serial Port logical device by setting any combination of bits D0-D3 in the IER
and by setting the OUT2 bit in the UART's Modem Control (MCR) Register.
For the KYBD by (refer to the KYBD controller section of this spec).
For MPU-401 logical device (refer to the MPU-401 section of this spec).
Note:
IRQs are disabled if not used/selected by any Logical Device. Refer to Note A.
Note: nSMI must be disabled to use IRQ2.
Note:
All IRQ’s are available in Serial IRQ mode.
Note 1: The default value of the Primary Interrupt Select register for logical device 0 is 0x06.
Table 67 - DMA Channel Select Configuration Register Description
REG INDEX
DEFINITION
0x74 (R/W)
Bits[2:0] select the DMA Channel.
0x00= Reserved
0x01= DMA1
0x02= DMA2
Default=0x02 or
0x03= DMA3
0x04 (Note 1)
0x04-0x07= No DMA active
on VCC POR,
VTR POR,
HARD RESET
and
SOFT RESET
NAME
DMA Channel
Select
STATE
C
A DMA channel is activated by setting the DMA Channel Select register to [0x01-0x03] AND :
For the FDC logical device by setting DMAEN, bit D3 of the Digital Output Register.
For the PP logical device in ECP mode by setting dmaEn, bit D3 of the ecr.
For the UART 2 logical device, by setting the DMA Enable bit. Refer to the IrCC specification.
Note:
DMA channels are disabled if not used/selected by any Logical Device. Refer to Note A.
Note 1: The default value of the DMA Channel Select register for logical device 0 (FDD) is 0x02 and for
logical device 3 and 5 is 0x04.
Note:
Note A. Logical Device IRQ and DMA Operation
1.
IRQ and DMA Enable and Disable: Any time the IRQ or DMA channel for a logical block is
disabled by a register bit in that logical block, the IRQ and/or DMA channel must be disabled. This is in
addition to the IRQ and DMA channel disabled by the Configuration Registers (active bit or address not
valid).
a.
FDC: For the following cases, the IRQ and DMA channel used by the FDC are disabled.
Digital Output Register (Base+2) bit D3 (DMAEN) set to "0".
The FDC is in power down (disabled).
b.
Serial Ports:
Modem Control Register (MCR) Bit D2 (OUT2) - When OUT2 is a logic "0", the serial port
interrupt is disabled.
Disabling DMA Enable bit, disables DMA for UART2. Refer to the IrCC specification.
c.
Parallel Port:
I.
SPP and EPP modes: Control Port (Base+2) bit D4 (IRQE) set to "0", IRQ is
disabled.
ii.
ECP Mode:
(1)
(DMA) dmaEn from ecr register. See table.
(2)
IRQ - See table.
MODE
(FROM ECR REGISTER)
000
PRINTER
001
SPP
SMSC LPC47B27x
IRQ
CONTROLLED BY
IRQE
IRQE
- 160 -
DATASHEET
DMA
CONTROLLED BY
dmaEn
dmaEn
Rev. 04-17-07
MODE
(FROM ECR REGISTER)
010
FIFO
011
ECP
100
EPP
101
RES
110
TEST
111
CONFIG
IRQ
CONTROLLED BY
(on)
(on)
IRQE
IRQE
(on)
IRQE
d.
Keyboard Controller: Refer to the KBD section of this spec.
e.
MPU-401: Refer to the MPU-401 section of this spec.
DMA
CONTROLLED BY
dmaEn
dmaEn
dmaEn
dmaEn
dmaEn
dmaEn
SMSC Defined Logical Device Configuration Registers
The SMSC Specific Logical Device Configuration Registers reset to their default values only on hard
resets generated by Vcc or VTR POR (as shown) or the nPCI_RESET signal. These registers are
not affected by soft resets.
Table 68 - Floppy Disk Controller, Logical Device 0 [Logical Device Number = 0x00]
NAME
REG INDEX
DEFINITION
STATE
C
FDD Mode Register
0xF0 R/W Bit[0] Floppy Mode
=0
Normal Floppy Mode (default)
Default = 0x0E
=1
Enhanced Floppy Mode 2 (OS2)
on VCC POR,
Bit[1] FDC DMA Mode
VTR POR and
=0
Burst Mode is enabled
HARD RESET
=1
Non-Burst Mode (default)
Bit[3:2] Interface Mode
= 11
AT Mode (default)
= 10
(Reserved)
= 01
PS/2
= 00
Model 30
Bit[4] FDC_SWAP
0 = Do Not Swap (default)
1 = Swap Drive 0 (nDS, nMTR pins) with Drive 1 (nDS
, nMTR pins)
Bit[5] Reserved, set to zero
Bit[6] FDC Output Type Control
=0
FDC outputs are OD12 open drain (default)
=1
FDC outputs are O12 push-pull
Bit[7] FDC Output Control
=0
FDC outputs active (default)
=1
FDC outputs tri-stated
Note: Bits 6 & 7 do not affect the parallel port FDC
pins.
SMSC LPC47B27x
- 161 -
DATASHEET
Rev. 04-17-07
Table 68 - Floppy Disk Controller, Logical Device 0 [Logical Device Number = 0x00]
NAME
REG INDEX
DEFINITION
STATE
C
FDD Option Register
0xF1 R/W Bit[0] Forced Write Protect
= 0 Inactive (default)
Default = 0x00
= 1 FDD nWRTPRT input is forced active when
on VCC POR,
either of the drives has been selected.
VTR POR and
HARD RESET
nWRTPRT (to the FDC Core) = WP (FDC SRA
register, bit 1) = (nDS0 AND Forced Write Protect)
OR (nDS1 AND Forced Write Protect) OR nWRTPRT
(from the FDD Interface) OR Floppy Write Protect
Note: The Floppy Write Protect bit is in the Device
Disable register.
Note: Boot floppy is always drive 0.
Note: the Force Write Protect bit also applies to the
Parallel Port FDC.
FDD Type Register
0xF2 R/W
Default = 0xFF
on VCC POR,
VTR POR and
HARD RESET
FDD0
0xF3 R
0xF4 R/W
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
FDD1
SMSC LPC47B27x
0xF5 R/W
Bit[1] Reserved
Bits[3:2] Density Select
= 00
Normal (default)
= 01
Normal (reserved for users)
= 10
1 (forced to logic "1")
= 11
0 (forced to logic "0")
Bit[7:4] Reserved.
Bits[1:0] Floppy Drive A Type
Bits[3:2] Floppy Drive B Type
Bits[5:4] Reserved (could be used to store Floppy
Drive C type)
Bits[7:6] Reserved (could be used to store Floppy
Drive D type)
Note: The LPC47B27x supports two floppy drives
Reserved, Read as 0 (read only)
Bits[1:0] Drive Type Select: DT1, DT0
Bits[2] Read as 0 (read only)
Bits[4:3] Data Rate Table Select: DRT1, DRT0
Bits[5] Read as 0 (read only)
Bits[6] Precompensation Disable PTS
=0 Use Precompensation
=1 No Precompensation
Bits[7] Read as 0 (read only)
Refer to definition and default for 0xF4
- 162 -
DATASHEET
C
C
C
C
Rev. 04-17-07
Table 69 - Parallel Port, Logical Device 3 [Logical Device Number = 0x03]
NAME
REG INDEX
DEFINITION
PP Mode Register
0xF0 R/W Bits[2:0] Parallel Port Mode
= 100
Printer Mode (default)
Default = 0x3C
= 000
Standard and Bi-directional (SPP) Mode
on VCC POR,
= 001
EPP-1.9 and SPP Mode
VTR POR and
= 101
EPP-1.7 and SPP Mode
HARD RESET
= 010
ECP Mode
= 011
ECP and EPP-1.9 Mode
= 111
ECP and EPP-1.7 Mode
STATE
C
Bit[6:3] ECP FIFO Threshold
0111b (default)
Bit[7] PP Interupt Type
Not valid when the parallel port is in the Printer
Mode (100) or the Standard & Bi-directional Mode
(000).
=1
Pulsed Low, released to high-Z.
=0
IRQ follows nACK when parallel port in EPP
Mode or [Printer,SPP, EPP] under ECP.
PP Mode Register 2
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
0xF1 R/W
IRQ level type when the parallel port is in ECP, TEST,
or Centronics FIFO Mode.
Bits[1:0] PPFDC - muxed PP/FDC control
= 00 Normal Parallel Port Mode
= 01 PPFD1: Drive 0 is on the FDC pins
Drive 1 is on the Parallel port pins
= 10 PPFD2: Drive 0 is on the Parallel port pins
Drive 1 is on the Parallel port pins
Bits[7:2] Reserved. Set to zero.
NAME
Serial Port 1
Mode Register
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Table 70 - Serial Port 1, Logical Device 4 [Logical Device Number = 0x04]
REG INDEX
DEFINITION
STATE
C
0xF0 R/W Bit[0] MIDI Mode
=0
MIDI support disabled (default)
=1
MIDI support enabled
Bit[1] High Speed
=0
High Speed Disabled(default)
=1
High Speed Enabled
Bit[6:2] Reserved, set to zero
Bit[7]: Share IRQ
=0 UARTS use different IRQs
=1 UARTS share a common IRQ
See Note 1 below.
Note 1: To properly share and IRQ,
1. Configure UART1 (or UART2) to use the desired IRQ.
2. Configure UART2 (or UART1) to use No IRQ selected.
3. Set the share IRQ bit.
Note: If both UARTs are configured to use different IRQs and the share IRQ bit is set, then both of the
UART IRQs will assert when either UART generates an interrupt.
SMSC LPC47B27x
- 163 -
DATASHEET
Rev. 04-17-07
UART Interrupt Operation
Table 71 - Serial Port 2, Logical Device 5 [Logical Device Number = 0x05]
NAME
REG INDEX
DEFINITION
0xF0 R/W Bit[0] MIDI Mode
Serial Port 2
=0
MIDI support disabled (default)
Mode Register
=1
MIDI support enabled
Bit[1] High Speed
Default = 0x00
=0
High Speed disabled(default)
on VCC POR,
=1
High Speed enabled
VTR POR and
Bit[7:2] Reserved, set to zero
HARD RESET
0xF1 R/W Bit[0] Receive Polarity
IR Option Register
=0
Active High (Default)
=1
Active Low
Default = 0x02
Bit[1] Transmit Polarity
on VCC POR,
=0
Active High
VTR POR and
=1
Active Low (Default)
HARD RESET
Bit[2] Duplex Select
=0
Full Duplex (Default)
=1
Half Duplex
Bits[5:3] IR Mode
= 000
Standard COM Functionality (Default)
= 001
IrDA
= 010
ASK-IR
= 011
Reserved
= 1xx
Reserved
Bit[6] IR Location Mux
=0
Use Serial port TXD2 and RXD2 (Default)
=1
Use alternate IRRX2 (pin 61) and IRTX2 (pin
62)
Bit[7] Reserved, write 0.
0xF2
Bits [7:0]
IR Half Duplex
These bits set the half duplex time-out for the IR port.
Timeout
This value is 0 to 10msec in 100usec increments.
0= blank during transmit/receive
Default = 0x03
1= blank during transmit/receive + 100usec
on VCC POR,
...
VTR POR and
HARD RESET
Note:
STATE
C
C
Serial Port 2 (CIrCC) is reset by nPCI_RESET.
NAME
KRST_GA20
Default = 0x00
on VCC POR,
VTR POR and
HARD RESET
Bits[6:5] reset on
VTR POR only
SMSC LPC47B27x
Table 72 - KYBD, Logical Device 7 [Logical Device Number = 0x07]
REG INDEX
DEFINITION
0xF0
KRESET and GateA20 Select
R/W
Bit[7] Polarity Select for P12
STATE
= 0 P12 active low (default)
= 1 P12 active high
Bit[6] M_ISO. Enables/disables isolation of mouse
signals into 8042. Does not affect MDAT signal to mouse
wakeup (PME) logic.
1=block mouse clock and data signals into 8042
0= do not block mouse clock and data signals into 8042
Bit[5] K_ISO. Enables/disables isolation of keyboard
signals into 8042. Does not affect KDAT signal to
keyboard wakeup (PME) logic.
1=block keyboard clock and data signals into 8042
0= do not block keyboard clock and data signals into
8042
Bit[4] MLATCH
= 0 MINT is the 8042 MINT ANDed with Latched MINT
(default)
- 164 -
DATASHEET
Rev. 04-17-07
NAME
Table 72 - KYBD, Logical Device 7 [Logical Device Number = 0x07]
REG INDEX
DEFINITION
= 1 MINT is the latched 8042 MINT
Bit[3] KLATCH
= 0 KINT is the 8042 KINT ANDed with Latched KINT
(default)
= 1 KINT is the latched 8042 KINT
Bit[2] Port 92 Select
= 0 Port 92 Disabled
= 1 Port 92 Enabled
Bit[1] Reserved
Bit[0] Reserved
0xF1 - 0xFF
NAME
CLOCKI32
Default = 0x00
on VTR POR
FDC_PP
Default = 0x00
on VTR POR
NAME
MPU-401 Primary
Base I/O Address
High Byte
Default = 0x03
on HARD RESET,
SOFT RESET, VCC
POR and VTR POR
MPU-401 Primary
Base I/O Address
Low Byte
Default = 0x30
on HARD RESET,
SMSC LPC47B27x
STATE
Reserved - read as ‘0’
Table 73 - PME, Logical Device A
REG INDEX
DEFINITION
Bit[0] (CLK32_PRSN)
0xF0
0=32kHz clock is connected to the CLKI32
(R/W)
pin (default)
1=32kHz clock is not connected to the CLKI32
pin (pin is grounded)
Bit[1] SPEKEY_EN. This bit is used to turn the logic
for the “wake on specific key” feature on and off. It will
disable the 32kHz clock input to the logic when turned
off. The logic will draw no power when disabled.
0= “Wake on specific key” logic is
on (default)
1= “Wake on specific key” logic is off
Bits[7:2] are reserved
Bit[1:0]
0xF1
00 = Bits in PP mode Register control the FDC on the
parallel port, the FDC_PP pin function is not used.
(R/W)
01 = The FDC_PP pin controls the FDC on the PP as
follows: (non-inverted polarity) when the pin is low, the
parallel port pins are used for a floppy disk controller:
drive 0 is on FDC pins, drive 1 is on parallel port pins
10 = The FDC_PP pin controls the FDC on the PP as
follows: (non-inverted polarity) when the pin is low, the
parallel port pins are used for a floppy disk controller:
drive 0 is on parallel port pins and drive 1 is on parallel
port pins
11 = Reserved
Bits[7:2] Reserved
Table 74 – MPU-401 [Logical Device Number = 0x0B]
REG INDEX
DEFINITION
0x60 R/W Bit[0] A8
Bit[1] A9
Bit[2] A10
Bit[3] A11
Bit[4] “0”
Bit[5] “0”
Bit[6] “0”
Bit[7] “0”
0x61 R/W Bit[0] “0”
Bit[1] A1
Bit[2] A2
Bit[3] A3
Bit[4] A4
Bit[5] A5
- 165 -
DATASHEET
STATE
C
C
STATE
C
C
Rev. 04-17-07
NAME
SOFT RESET, VCC
POR and VTR POR
SMSC LPC47B27x
Table 74 – MPU-401 [Logical Device Number = 0x0B]
REG INDEX
DEFINITION
Bit[6] A6
Bit[7] A7
Note Bit[0] must be “0”.
- 166 -
DATASHEET
STATE
Rev. 04-17-07
OPERATIONAL DESCRIPTION
MAXIMUM GUARANTEED RATINGS*
Operating Temperature Range.....................................................................................................0oC to +70oC
Storage Temperature Range..................................................................................................... -55o to +150oC
Lead Temperature Range ..........................................................................Refer to JEDEC Spec. J-STD-020
Positive Voltage on any pin, with respect to Ground.......................................................................... Vcc+0.3V
Negative Voltage on any pin, with respect to Ground .............................................................................. -0.3V
Maximum Vcc ............................................................................................................................................... +7V
*Stresses above those listed above could cause permanent damage to the device. This is a stress rating
only and functional operation of the device at any other condition above those indicated in the operation
sections of this specification is not implied.
Note: When powering this device from laboratory or system power supplies, it is important that the
Absolute Maximum Ratings not be exceeded or device failure can result. Some power supplies exhibit
voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on
the AC power line may appear on the DC output. If this possibility exists, it is suggested that a clamp
circuit be used.
DC ELECTRICAL CHARACTERISTICS
(TA = 0°C - 70°C, Vcc = +3.3 V ± 10%)
PARAMETER
SYMBOL
I Type Input Buffer
Low Input Level
VILI
High Input Level
IS Type Input Buffer
VIHI
Low Input Level
VILIS
High Input Level
VIHIS
Schmitt Trigger Hysteresis
Input Leakage, I and IS
Buffers
VHYS
MIN
TYP MAX UNITS
0.8
V
COMMENTS
TTL Levels
V
2.0
0.8
2.2
V
Schmitt Trigger
V
Schmitt Trigger
mV
100
Low Input Leakage
IIL
-10
+10
µA
VIN = 0
High Input Leakage
IO6 Type Buffer
IIH
-10
+10
µA
VIN = VCC
0.4
V
IOL = 6mA
V
IOH = -3mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
V
IOL = 6mA
+10
µA
VIN = 0 to VCC
0.4
V
IOL = 6mA
V
IOH = -3mA
Low Output Level
VOL
High Output Level
VOH
2.4
Output Leakage
IOL
-10
OD6 Type Buffer
Low Output Level
VOL
Output Leakage
O6 Type Buffer
IOL
Low Output Level
VOL
High Output Level
VOH
SMSC LPC47B27x
-10
2.4
- 167 -
DATASHEET
Rev. 04-17-07
PARAMETER
IO8 Type Buffer
SYMBOL
MIN
TYP MAX UNITS
V
IOL = 8mA
V
IOH = -4mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
V
IOL = 8mA
V
IOH = -4mA
V
IOL = 12mA
V
IOH = -6mA
V
IOL = 12mA
V
IOH = -6mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
V
IOL = 12mA
+10
µA
VIN = 0 to VCC
0.4
V
IOL = 14mA
+10
µA
VIN = 0 to VCC
0.4
V
IOL = 14mA
V
IOH = -14mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
V
IOL = 14mA
V
IOH = -14mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
V
IOL = 16mA
+10
µA
VIN = 0 to VCC
(Note 1)
0.4
Low Output Level
VOL
High Output Level
VOH
2.4
Output Leakage
IOL
-10
COMMENTS
O8 Type Buffer
Low Output Level
VOL
High Output Level
VOH
2.4
O12 Type Buffer
Low Output Level
VOL
High Output Level
VOH
0.4
2.4
IO12 Type Buffer
0.4
Low Output Level
VOL
High Output Level
VOH
2.4
Output Leakage
IOL
-10
OD12 Type Buffer
Low Output Level
VOL
Output Leakage
OD14 Type Buffer
IOL
Low Output Level
VOL
Output Leakage
OP14 Type Buffer
IOL
Low Output Level
VOL
High Output Level
VOH
2.4
Output Leakage
IOL
-10
-10
-10
IOP14 Type Buffer
Low Output Level
VOL
High Output Level
VOH
2.4
Output Leakage
IOL
-10
IOD16 Type Buffer
Low Output Level
VOL
Output Leakage
IOL
SMSC LPC47B27x
-10
- 168 -
DATASHEET
Rev. 04-17-07
PARAMETER
Backdrive
Protect/ChiProtect
(All pins excluding LAD[3:0],
nLDRQ, nLPCPD, nLFRAME)
5V Tolerant Pins
(All pins excluding LAD[3:0],
nLDRQ, nLPCPD, nLFRAME)
Inputs and Outputs in High
Impedance State
LPC Bus Pins
(LAD[3:0], nLDRQ, nLPCPD,
nLFRAME)
VCC Supply Current Active
SYMBOL
IIL
MIN
TYP MAX UNITS
COMMENTS
± 10
µA
VCC = 0V
VIN = 5.5V Max
IIL
± 10
µA
VCC = 3.3V
VIN = 5.5V Max
IIL
± 10
µA
ICCI
152
mA
VCC
max
V
VCC = 0V and
VCC = 3.3V
VIN = 3.6V Max
All outputs open, all inputs
transitioning from/to 0V
to/from 3.3V
VCC must not be greater
than .5V above VTR
102,3
5.5
mA
V
12
mA
Trickle Supply Voltage
VTR
VTR Supply Current Active
Reference Voltage
ITRI
VREF
VREF Supply Current Active
IRFI
VCC
min
-.5V5
0.252,3,4
All outputs open
VREF can be either 3.3V
(nominal) or 5V (nominal)
Note 1: All output leakage’s are measured with the current pins in high impedance
Note 2: These values are estimated. They will be updated after characterization. Contact SMSC for the
latest values.
Note 3: Max ITRI with VCC = 3.3V (nominal) and CIR ‘on’ is 10 mA.
Min ITRI with VCC = 0 and CIR ‘off’ is 250 µA.
Note 4: The minimum value given for VTR applies when VCC is active. When VCC is 0V, the minimum VTR
is 0V.
CAPACITANCE TA = 25°C; fc = 1MHz; VCC = 3.3V ±10%
LIMITS
PARAMETER
SYMBOL
MIN
TYP
Clock Input Capacitance
CIN
Input Capacitance
CIN
Output Capacitance
COUT
SMSC LPC47B27x
- 169 -
DATASHEET
MAX
20
10
20
UNIT
pF
pF
pF
TEST CONDITION
All pins except pin
under test tied to
AC ground
Rev. 04-17-07
TIMING DIAGRAMS
For the Timing Diagrams shown, the following capacitive loads are used on outputs.
CAPACITANCE
TOTAL (pF)
50
50
50
240
240
240
240
240
240
50
50
240
240
240
240
50
50
50
50
50
NAME
SER_IRQ
nLAD[3:0]
nLDRQ
nDIR
nSTEP
nDS0-1
PD[0:7]
nSTROBE
nALF
J1X-Y
J2X-Y
KDAT
KCLK
MDAT
MCLK
MIDI_Tx
FANx
LEDx
TXD1
TXD2
t1
t2
V cc
t3
A ll H o s t
A ccesses
FIGURE 8 - POWER-UP TIMING
NAME
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
Vcc Slew from 2.7V to 0V
300
µs
t2
Vcc Slew from 0V to 2.7V
100
µs
t3
All Host Accesses After Powerup (Note 1)
125
500
µs
Note 1: Internal write-protection period after Vcc passes 2.7 volts on power-up
SMSC LPC47B27x
- 170 -
DATASHEET
Rev. 04-17-07
t1
t2
t2
CLOCKI
FIGURE 9A - INPUT CLOCK TIMING
NAME
t1
t2
t1
t2
DESCRIPTION
Clock Cycle Time for 14.318MHz
Clock High Time/Low Time for 14.318MHz
Clock Cycle Time for 32kHz
Clock High Time/Low Time for 32kHz
Clock Rise Time/Fall Time (not shown)
P C I_ C L K
MIN
20
MAX
5
t1
t5
TYP
69.84
35
31.25
16.53
t3
UNITS
ns
ns
µs
µs
ns
t4
t2
FIGURE 9B – PCI CLOCK TIMING
NAME
t1
t2
t3
t4
t5
DESCRIPTION
MIN
30
12
12
Period
High Time
Low Time
Rise Time
Fall Time
TYP
MAX
33.3
3
3
UNITS
nsec
nsec
nsec
nsec
nsec
t4
nPCI_RESET
FIGURE 9C - RESET TIMING
NAME
t4
DESCRIPTION
MIN
1
nPCI_RESET width
SMSC LPC47B27x
- 171 -
DATASHEET
TYP
MAX
UNITS
ms
Rev. 04-17-07
CLK
t1
Output Delay
t2
t3
Tri-State Output
FIGURE 10 – OUPUT TIMING MEASUREMENT CONDITIONS, LPC SIGNALS
NAME
DESCRIPTION
t1
CLK to Signal Valid Delay – Bused Signals
t2
Float to Active Delay
t3
Active to Float Delay
MIN
2
2
t1
TYP
MAX
11
11
28
UNITS
ns
ns
ns
t2
CLK
Inputs Valid
Input
FIGURE 11 – INPUT TIMING MEASUREMENT CONDITIONS, LPC SIGNALS
NAME
DESCRIPTION
t1
Input Set Up Time to CLK – Bused Signals
t2
Input Hold Time from CLK
SMSC LPC47B27x
- 172 -
DATASHEET
MIN
7
0
TYP
MAX
UNITS
ns
ns
Rev. 04-17-07
PCI_CLK
nLFRAME
nLAD[3:0]
L1
L2
Address
Data
TAR
Sync=0110
L3
TAR
FIGURE 12 – I/O WRITE
Note: L1=Start; L2=CYCTYP+DIR; L3=Sync of 0000
PCI_CLK
nLFRAME
nLAD[3:0]
L1
L2
Address
TAR
Sync=0110
L3
Data
TAR
FIGURE 13 – I/O READ
Note: L1=Start; L2=CYCTYP+DIR; L3=Sync of 0000
SMSC LPC47B27x
- 173 -
DATASHEET
Rev. 04-17-07
PCI_CLK
nLDRQ
Start
MSB
LSB
ACT
FIGURE 14 – DMA REQUEST ASSERTION THROUGH nLDRQ
PCI_CLK
nLFRAME
nLAD[3:0]
Start C+D CHL Size
TAR
Sync=0101
L1
Data
TAR
FIGURE 15 – DMA WRITE (FIRST BYTE)
Note: L1=Sync of 0000
PCI_CLK
nLFRAME
nLAD[3:0]
Start C+D
CHL Size
Data
TAR
Sync=0101
L1
TAR
FIGURE 16 – DMA READ (FIRST BYTE)
Note: L1= Sync of 0000
SMSC LPC47B27x
- 174 -
DATASHEET
Rev. 04-17-07
nDIR
t3
t4
nSTEP
t1
t2
t9
t5
nDS0-1
nINDEX
t6
nRDATA
t7
nWDATA
t8
FIGURE 17 – FLOPPY DISK DRIVE TIMING (AT MODE ONLY)
NAME
DESCRIPTION
MIN
t1
nDIR Set Up to STEP Low
t2
nSTEP Active Time Low
t3
nDIR Hold Time after nSTEP
t4
nSTEP Cycle Time
t5
nDS0-1 Hold Time from nSTEP Low (Note)
t6
nINDEX Pulse Width
t7
nRDATA Active Time Low
t8
nWDATA Write Data Width Low
t9
nDS0-1, Setup Time nDIR Low (Note)
0
*X specifies one MCLK period and Y specifies one WCLK period.
MCLK = 16 x Data Rate (at 500 kb/s MCLK = 8 MHz)
WCLK = 2 x Data Rate (at 500 kb/s WCLK = 1 MHz)
Note: The nDS0-1 setup and hold times must be met by software.
SMSC LPC47B27x
- 175 -
DATASHEET
TYP
4
24
96
132
20
2
40
.5
MAX
UNITS
X*
X*
X*
X*
X*
X*
ns
Y*
ns
Rev. 04-17-07
t1
t2
nWRITE
t3
PD<7:0>
t4
t5
nDATASTB
t6
t7
nADDRSTB
t8
t9
nWAIT
FIGURE 18 – EPP 1.9 DATA OR ADDRESS WRITE CYCLE
NAME
t1
t2
t3
t4
t5
t6
t7
t8
t9
DESCRIPTION
nWAIT Asserted to nWRITE Asserted (Note 1)
nWAIT Asserted to nWRITE Change (Note 1)
nWAIT Asserted to PDATA Invalid (Note 1)
PDATA Valid to Command Asserted
nWRITE to Command Asserted
nWAIT Asserted to Command Asserted (Note 1)
nWAIT Deasserted to Command Deasserted
(Note 1)
Command Asserted to nWAIT Deasserted
Command Deasserted to nWAIT Asserted
MIN
60
60
0
10
5
60
60
0
0
TYP
MAX
185
185
35
210
190
10
Note 1: nWAIT must be filtered to compensate for ringing on the parallel bus cable.
considered to have settled after it does not transition for a minimum of 50 nsec.
SMSC LPC47B27x
- 176 -
DATASHEET
UNITS
ns
ns
ns
ns
ns
ns
ns
µs
ns
WAIT is
Rev. 04-17-07
t1
t2
nWRITE
t3
t4
t5
t6
PD<7:0>
t7
t8
t9
t10
DATASTB
ADDRSTB
t11
t12
nWAIT
FIGURE 19 – EPP 1.9 DATA OR ADDRESS READ CYCLE
NAME
t1
t2
t3
t4
t5
t6
t7
t8
t9
t10
t11
t12
DESCRIPTION
nWAIT Asserted to nWRITE Deasserted
nWAIT Asserted to nWRITE Modified (Notes 1,2)
nWAIT Asserted to PDATA Hi-Z (Note 1)
Command Asserted to PDATA Valid
Command Deasserted to PDATA Hi-Z
nWAIT Asserted to PDATA Driven (Note 1)
PDATA Hi-Z to Command Asserted
nWRITE Deasserted to Command
nWAIT Asserted to Command Asserted
nWAIT Deasserted to Command Deasserted
(Note 1)
PDATA Valid to nWAIT Deasserted
PDATA Hi-Z to nWAIT Asserted
MIN
0
60
60
0
0
60
0
1
0
60
TYP
MAX
185
190
180
190
30
195
180
0
0
UNITS
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
µs
Note 1: nWAIT is considered to have settled after it does not transition for a minimum of 50 ns.
Note 2: When not executing a write cycle, EPP nWRITE is inactive high.
SMSC LPC47B27x
- 177 -
DATASHEET
Rev. 04-17-07
t1
nWRITE
t2
PD<7:0>
nDATASTB
t3
t4
nADDRSTB
t5
nWAIT
FIGURE 20 – EPP 1.7 DATA OR ADDRESS WRITE CYCLE
NAME
t1
t2
t3
t4
t5
DESCRIPTION
Command Deasserted to nWRITE Change
Command Deasserted to PDATA Invalid
PDATA Valid to Command Asserted
nWRITE to Command
Command Deasserted to nWAIT Deasserted
SMSC LPC47B27x
- 178 -
DATASHEET
MIN
0
50
10
5
0
TYP
MAX
40
35
35
UNITS
ns
ns
ns
ns
ns
Rev. 04-17-07
nWRITE
t1
t2
PD<7:0>
nDATASTB
nADDRSTB
t3
nWAIT
FIGURE 21 – EPP 1.7 DATA OR ADDRESS READ CYCLE
NAME
DESCRIPTION
t1
Command Asserted to PDATA Valid
t2
Command Deasserted to PDATA Hi-Z
t3
Command Deasserted to nWAIT Deasserted
SMSC LPC47B27x
- 179 -
DATASHEET
MIN
0
0
0
TYP
MAX
UNITS
ns
ns
ns
Rev. 04-17-07
ECP PARALLEL PORT TIMING
Parallel Port FIFO (Mode 101)
The standard parallel port is run at or near the peak 500KBytes/sec allowed in the forward direction using
DMA. The state machine does not examine nACK and begins the next transfer based on Busy. Refer to
Figure 22.
ECP Parallel Port Timing
The timing is designed to allow operation at approximately 2.0 Mbytes/sec over a 15ft cable. If a shorter
cable is used then the bandwidth will increase.
Forward-Idle
When the host has no data to send it keeps HostClk (nStrobe) high and the peripheral will leave PeriphClk
(Busy) low.
Forward Data Transfer Phase
The interface transfers data and commands from the host to the peripheral using an interlocked PeriphAck
and HostClk. The peripheral may indicate its desire to send data to the host by asserting nPeriphRequest.
The Forward Data Transfer Phase may be entered from the Forward-Idle Phase. While in the Forward
Phase the peripheral may asynchronously assert the nPeriphRequest (nFault) to request that the channel
be reversed. When the peripheral is not busy it sets PeriphAck (Busy) low. The host then sets HostClk
(nStrobe) low when it is prepared to send data. The data must be stable for the specified setup time prior
to the falling edge of HostClk. The peripheral then sets PeriphAck (Busy) high to acknowledge the
handshake. The host then sets HostClk (nStrobe) high. The peripheral then accepts the data and sets
PeriphAck (Busy) low, completing the transfer. This sequence is shown in Figure 23.
The timing is designed to provide 3 cable round-trip times for data setup if Data is driven simultaneously
with HostClk (nStrobe).
Reverse-Idle Phase
The peripheral has no data to send and keeps PeriphClk high. The host is idle and keeps HostAck low.
Reverse Data Transfer Phase
The interface transfers data and commands from the peripheral to the host using an interlocked HostAck
and PeriphClk.
The Reverse Data Transfer Phase may be entered from the Reverse-Idle Phase. After the previous byte
has beed accepted the host sets HostAck (nALF) low. The peripheral then sets PeriphClk (nACK) low
when it has data to send. The data must be stable for the specified setup time prior to the falling edge of
PeriphClk. When the host is ready to accept a byte it sets HostAck (nALF) high to acknowledge the
handshake. The peripheral then sets PeriphClk (nACK) high. After the host has accepted the data it sets
HostAck (nALF) low, completing the transfer. This sequence is shown in Figure 24.
Output Drivers
To facilitate higher performance data transfer, the use of balanced CMOS active drivers for critical
signals (Data, HostAck, HostClk, PeriphAck, PeriphClk) are used in ECP Mode. Because the use of
active drivers can present compatibility problems in Compatible Mode (the control signals, by tradition,
are specified as open-drain), the drivers are dynamically changed from open-drain to push-pull. The
timing for the dynamic driver change is specified in then IEEE 1284 Extended Capabilities Port Protocol
and ISA Interface Standard, Rev. 1.14, July 14, 1993, available from Microsoft. The dynamic driver
change must be implemented properly to prevent glitching the outputs.
SMSC LPC47B27x
- 180 -
DATASHEET
Rev. 04-17-07
t6
t3
PD<7:0>
nSTROBE
t1
t2
t5
t4
BUSY
FIGURE 22 - PARALLEL PORT FIFO TIMING
NAME
t1
t2
t3
t4
t5
t6
DESCRIPTION
PDATA Valid to nSTROBE Active
nSTROBE Active Pulse Width
PDATA Hold from nSTROBE Inactive (Note 1)
nSTROBE Active to BUSY Active
BUSY Inactive to nSTROBE Active
BUSY Inactive to PDATA Invalid (Note 1)
MIN
600
600
450
TYP
MAX
500
680
80
UNITS
ns
ns
ns
ns
ns
ns
Note 1: The data is held until BUSY goes inactive or for time t3, whichever is longer. This only applies if
another data transfer is pending. If no other data transfer is pending, the data is held indefinitely.
SMSC LPC47B27x
- 181 -
DATASHEET
Rev. 04-17-07
t3
nALF
t4
PD<7:0>
t2
t1
t7
t8
nSTROBE
BUSY
t6
t5
t6
FIGURE 23 - ECP PARALLEL PORT FORWARD TIMING
NAME
DESCRIPTION
t1
nALF Valid to nSTROBE Asserted
t2
PDATA Valid to nSTROBE Asserted
t3
BUSY Deasserted to nALF Changed
(Notes 1,2)
t4
BUSY Deasserted to PDATA Changed (Notes 1,2)
t5
nSTROBE Asserted to Busy Asserted
t6
nSTROBE Deasserted to Busy Deasserted
t7
BUSY Deasserted to nSTROBE Asserted (Notes 1,2)
t8
BUSY Asserted to nSTROBE Deasserted (Note 2)
MIN
0
0
80
80
0
0
80
80
TYP
MAX
60
60
180
UNITS
ns
ns
ns
180
ns
ns
ns
ns
ns
200
180
Note 1: Maximum value only applies if there is data in the FIFO waiting to be written out.
Note 2: BUSY is not considered asserted or deasserted until it is stable for a minimum of 75 to 130 ns.
SMSC LPC47B27x
- 182 -
DATASHEET
Rev. 04-17-07
t2
PD<7:0>
t1
t5
t6
nACK
t4
t3
t4
nALF
FIGURE 24 - ECP PARALLEL PORT REVERSE TIMING
NAME
DESCRIPTION
t1
PDATA Valid to nACK Asserted
t2
nALF Asserted to PDATA Changed
t3
nACK Asserted to nALF Deasserted
(Notes 1,2)
t4
nACK Deasserted to nALF Asserted (Note 2)
t5
nALF Asserted to nACK Asserted
t6
nALF Deasserted to nACK Deasserted
MIN
0
0
80
80
0
0
TYP
MAX
200
200
UNITS
ns
ns
ns
ns
ns
ns
Note 1: Maximum value only applies if there is room in the FIFO and terminal count has not been
received. ECP can stall by keeping nALF low.
Note 2: nACK is not considered asserted or deasserted until it is stable for a minimum of 75 to 130 ns.
SMSC LPC47B27x
- 183 -
DATASHEET
Rev. 04-17-07
DATA
0
1
0
1
0
0
1
1
0
1
1
t2
t1
t2
t1
IRRX
n IRRX
Pa rame ter
t1
t1
t1
t1
t1
t1
t1
t2
t2
t2
t2
t2
t2
t2
Pulse Width at 1 15kba ud
Pul se Wid th at 57.6kba ud
Pul se Wid th at 38.4kba ud
Pul se Wid th at 19.2kba ud
Pu lse Wi dth a t 9.6kba ud
Pu lse Wi dth a t 4.8kba ud
Pu lse Wi dth a t 2.4kba ud
Bit Time at 1 15kba ud
Bit Time at 57.6kba ud
Bit Time at 38.4kba ud
Bit Time at 19.2kba ud
Bi t Ti me a t 9.6kba ud
Bi t Ti me a t 4.8kba ud
Bi t Ti me a t 2.4kba ud
min
ty p
m ax
units
1.4
1.4
1.4
1.4
1.4
1.4
1.4
1.6
3.22
4.8
9.7
19.5
39
78
8.68
17.4
26
52
1 04
2 08
4 16
2.71
3.69
5.53
1 1.07
2 2.13
4 4.27
8 8.55
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
No te s:
1. Recei ve Pu lse Detection C ri te ria: A re ceived p ulse is consi dered d etecte d if the
receive d p ulse is a mini mum o f 1.41µ s.
2. IR RX: L5, CRF1 Bit 0 = 1
nIRRX: L5, CRF1 Bi t 0 = 0 (defaul t)
FIGURE 25 - IrDA RECEIVE TIMING
SMSC LPC47B27x
- 184 -
DATASHEET
Rev. 04-17-07
DAT A
0
1
0
t2
t1
t2
t1
1
0
0
1
1
1
0
1
IRT X
n IRT X
Parameter
t1
t1
t1
t1
t1
t1
t1
t2
t2
t2
t2
t2
t2
t2
Pulse Width at 115kbaud
Pulse Width at 57.6kbaud
Pulse Width at 38.4kbaud
Pulse Width at 19.2kbaud
Pulse Width at 9.6kbaud
Pulse Width at 4.8kbaud
Pulse Width at 2.4kbaud
Bit T ime at 115kbaud
Bit Time at 57.6kbaud
Bit Time at 38.4kbaud
Bit Time at 19.2kbaud
Bit Tim e at 9.6kbaud
Bit Tim e at 4.8kbaud
Bit Tim e at 2.4kbaud
min
typ
max
1.41
1.41
1.41
1.41
1.41
1.41
1.41
1.6
3.22
4.8
9.7
19.5
39
78
8.68
17.4
26
52
104
208
416
2.71
3.69
5.53
11.07
22.13
44.27
88.55
u nits
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
µs
Notes:
1. IrDA @ 115k i s HPSIR compati ble. IrDA @ 2400 wi ll al low compatibility with HP95LX
and 48SX.
2. IRT X: L5, CRF 1 Bit 1 = 1 (default)
nIRT X: L5, CRF1 Bit 1 = 0
FIGURE 26 - IrDA TRANSMIT TIMING
SMSC LPC47B27x
- 185 -
DATASHEET
Rev. 04-17-07
DAT A
0
1
t1
0
1
0
0
1
1
0
1
1
t2
IRRX
n IRRX
t3
t4
t5
t6
M IRRX
nM IRRX
Pa ramet er
min
typ
max
un its
t1
M odu lated Out put Bit T ime
t2
Off Bit T ime
t3
M odu lated Outp ut " On"
0.8
1
1.2
µs
t4
M odu lated Out put " Off"
0.8
1
1.2
µs
t5
M odu lated Outp ut " On"
0.8
1
1.2
µs
t6
M odu lated Out put " Off"
0.8
1
1.2
µs
µs
µs
Note s:
1 . IRRX: L 5, CRF 1 Bit 0 = 1
n IRRX: L5 , CRF 1 Bit 0 = 0 (de fault)
M IRRX, nMI RRX are the mod ulate d ou tpu ts
FIGURE 27 - AMPLITUDE SHIFT KEYED IR RECEIVE TIMING
SMSC LPC47B27x
- 186 -
DATASHEET
Rev. 04-17-07
DATA
0
1
t1
0
1
0
0
1
1
0
1
1
t2
IRTX
n IRT X
t3
t4
t5
t6
MIRTX
n MIRT X
Pa ramet er
min
t yp
max
units
t1
M odu lated Out put Bit T ime
t2
Off Bit T ime
µs
t3
M odu lated Outp ut " On"
0.8
1
1.2
µs
t4
M odu lated Outp ut " Off"
0.8
1
1.2
µs
t5
M odu lated Outp ut " On"
0.8
1
1.2
µs
t6
M odu lated Outp ut " Off"
0.8
1
1.2
µs
µs
Note s:
1 . IRTX:
L5 , CRF 1 Bit 1 = 1 (def ault)
nI RTX: L 5, CRF1 Bit 1 = 0
MIRTX, nM IRTX a re the mod ulate d ou tpu ts
FIGURE 28 - AMPLITUDE SHIFT KEYED IR TRANSMIT TIMING
SMSC LPC47B27x
- 187 -
DATASHEET
Rev. 04-17-07
PCI_CLK
t1
t2
SER_IRQ
FIGURE 29 – SETUP AND HOLD TIME
NAME
t1
t2
DESCRIPTION
SER_IRQ Setup Time to PCI_CLK Rising
SER_IRQ Hold Time to PCI_CLK Rising
MIN
7
0
TYP
MAX
UNITS
nsec
nsec
Data
Start
TXD1, 2
Data (5-8 Bits)
t1
Parity
Stop (1-2 Bits)
FIGURE 30 – SERIAL PORT DATA
NAME
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
Serial Port Data Bit Time
tBR1
nsec
Note 1: tBR is 1/Baud Rate. The Baud Rate is programmed through the divisor latch registers. Baud
Rates have percentage errors indicated in the “Baud Rate” table in the “Serial Port” section.
SMSC LPC47B27x
- 188 -
DATASHEET
Rev. 04-17-07
VREF
2
VREF +/- 5%
3
J1X, J1Y,
J2X, J2Y
t1
FIGURE 31 – JOYSTICK POSITION SIGNAL
NAME
t1
DESCRIPTION
Rise Time to 2/3 VREF
J1B1, J1B2,
J2B1, J2B2
MIN
20
90%
10%
TYP
MAX
UNITS
µsec
MAX
10
UNITS
µsec
90%
10%
t1
t2
FIGURE 32 – JOYSTICK BUTTON SIGNAL
NAME
t1, t2
DESCRIPTION
Button Fall/Rise Time
SMSC LPC47B27x
MIN
- 189 -
DATASHEET
TYP
Rev. 04-17-07
CLK
CLK
1
2
t3 t4
KCLK/
MCLK
t1
CLK
9
CLK
10
CLK
11
t5
t2
t6
KDAT/ Start Bit
MDAT
Bit 0
Bit 7
Parity Bit
Stop Bit
FIGURE 33 – KEYBOARD/MOUSE RECEIVE/SEND DATA TIMING
NAME
t1
t2
t3
t4
t5
t6
DESCRIPTION
Time from DATA transition to falling edge of CLOCK
(Receive)
Time from rising edge of CLOCK to DATA transition
(Receive)
Duration of CLOCK inactive (Receive/Send)
Duration of CLOCK active (Receive/Send)
Time to keyboard inhibit after clock 11 to ensure the
keyboard does not start another transmission (Receive)
Time from inactive to active CLOCK transition, used to
time when the auxiliary device samples DATA (Send)
SMSC LPC47B27x
- 190 -
DATASHEET
MIN
5
TYP
MAX
25
UNITS
µsec
5
T4-5
µsec
30
30
>0
50
50
50
µsec
µsec
µsec
5
25
µsec
Rev. 04-17-07
Idle (No Data)
Idle (No Data)
Data
Start Bit
Stop Bit
t1
Data
MIDI_Tx
FIGURE 34 – MIDI DATA BYTE
NAME
DESCRIPTION
t1
MIDI Data Bit Time
Note: The MIDI bit clock is 31.25kHz +/- 1%
MIN
31.7
TYP
32
MAX
32.3
UNITS
µsec
t1
FANx
t2
FIGURE 35 – FAN OUTPUT TIMING
NAME
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
PWM Period (Note 1)
0.021
25.5
msec
t2
PWM High Time (Note 2)
0.00033
25.1
msec
Note 1: The period is 1/fout,where fout is programmed through the FANx and Fan Control registers. The
tolerance on fout is +/- 2%.
Note 2: When Bit 0 of the FANx registers is 0, then the duty cycle is programmed through Bits[6:1] of
these registers. If Bits[6:1] = “000000” then the FANx pin is low. The duty cycle is
programmable through Bits[6:1] to be between 1.56% and 98.44%. When Bit 0 is 1, the FANx
pin is high.
SMSC LPC47B27x
- 191 -
DATASHEET
Rev. 04-17-07
t1
t2
t3
FAN_TACHx
FIGURE 36 – FAN TACHOMETER INPUT TIMING
NAME
DESCRIPTION
t1
Pulse Time (1/2 Revolution Time=30/RPM)
t2
Pulse High Time
t3
Pulse Low Time
Note 1: tTACH is the clock used for the tachometer counter.
(DVSR) is programmed in the Fan Control register.
MIN
TYP
MAX
UNITS
4tTACH1
µsec
3tTACH1
µsec
tTACH
µsec
It is 30.52 * DVSR, where the divisor
t1
t2
LEDx
FIGURE 37 – LED OUTPUT TIMING
NAME
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
Period
1
2
sec
t2
Blink ON Time
0
0.51
sec
Note 1: The blink rate is programmed through Bits[1:0] in LEDx register. When Bits[1:0]=00, LED is
OFF. Bits[1:0]=01 indicates LED blink at 1Hz rate with a 50% duty cycle (0.5 sec ON, 0.5 sec
OFF). Bits[1:0]=10 indicates LED blink at ½ Hz rate with a 25% duty cycle (0.5 sec ON, 1.5
sec OFF). When Bits[1:0]=11, LED is ON.
SMSC LPC47B27x
- 192 -
DATASHEET
Rev. 04-17-07
PACKAGE OUTLINE
FIGURE 38 - 100 PIN QFP PACKAGE OUTLINE
Min
~
0.05
2.55
23.65
19.90
17.65
13.90
0.11
0.73
~
A
A1
A2
D
D1
E
E1
H
L
L1
e
θ
W
R1
R2
ccc
0o
0.20
0.10
0.15
~
Nominal
~
~
~
~
~
~
~
~
0.88
1.95
0.65 Basic
~
~
~
~
~
Max
3.4
0.5
3.05
24.15
20.10
18.15
14.10
0.23
1.03
~
Remarks
Overall Package Height
Standoff
Body Thickness
X Span
X body Size
Y Span
Y body Size
Lead Frame Thickness
Lead Foot Length
Lead Length
Lead Pitch
Lead Foot Angle
Lead Width
Lead Shoulder Radius
Lead Foot Radius
Coplanarity
7o
0.40
0.25
0.40
0.10
Notes:
1
Controlling Unit: millimeter.
Tolerance on the true position of the leads is ± 0.065 mm maximum
3
Package body dimensions D1 and E1 do not include the mold protrusion.
Maximum mold protrusion is 0.25 mm.
4
Dimension for foot length L measured at the gauge plane 0.25 mm above the seating plane.
5
Details of pin 1 identifier are optional but must be located within the zone indicated.
2
SMSC LPC47B27x
- 193 -
DATASHEET
Rev. 04-17-07
APPENDIX - TEST MODE
Board Test Mode
Board test mode can be entered as follows:
On the rising (deasserting) edge of nPCI_RESET, drive nLFRAME low and drive LAD[0] low.
Exit board test mode as follows:
On the rising (deasserting) edge of nPCI_RESET, drive either nLFRAME or LAD[0] high.
See the “XNOR-Chain Test Mode” section below for a description of this board test mode.
XNOR-CHAIN TEST MODE
XNOR-Chain test structure allows users to confirm that all pins are in contact with the motherboard
during assembly and test operations. See Figure 39 below.
The XNOR-Chain test structure must be activated to perform these tests. When the XNOR-Chain is
activated, the LPC47B27x pin functions are disconnected from the device pins, which all become input
pins except for one output pin at the end of XNOR-Chain.
The tests that are performed when the XNOR-Chain test structure is activated require the board-level
test hardware to control the device pins and observe the results at the XNOR-Chain output pin.
The XNOR-Chain output pin is pin 52, GP31/FAN_TACH1. The nPCI_RESET pin and the power and
ground pins are not included in the XNOR-Chain. See the following subsections for more details.
I/O#1
I/O#2
I/O#3
I/O#n
XNor
Out
FIGURE 39 - XNOR-CHAIN TEST STRUCTURE
Introduction
The LPC47B27x provides board test capability through the XNOR chain. When the chip is in the XNOR
chain test mode, setting the state of any of the input pins to the opposite of its current state will cause
the output of the chain to toggle.
All pins on the chip are inputs to the XNOR chain, with the exception of the following:
1. VCC (pins 53, 65 & 93), VTR (pin 18), and VREF (pin 44).
2. VSS (pins 7, 31, 60, & 76) and AVSS (pin 40).
3. FAN_TACH1 (pin 52). This is the chain output.
4. nPCI_RESET (pin 26).
To put the chip in the XNOR chain test mode, tie LAD0 (pin 20) and nLFRAME (pin 24) low. Then
toggle nPCI_RESET (pin 26) from a low to a high state. Once the chip is put into XNOR chain test
mode, LAD0 (pin 20) and nLFRAME (pin 24) become part of the chain.
To exit the XNOR chain test mode tie LAD0 (pin 20) or nLFRAME (pin 24) high. Then toggle
nPCI_RESET (pin 26) from a low to a high state. A VCC POR will also cause the XNOR chain test
mode to be exited. To verify the test mode has been exited, observe the output at FAN_TACH1 (pin
52). Toggling any of the input pins should not cause its state to change.
SMSC LPC47B27x
- 194 -
DATASHEET
Rev. 04-17-07
Setup
Warning:
1.
2.
3.
4.
Ensure power supply is off during setup.
Connect VSS (pins 7, 31, 60, & 76) and AVSS (pin 40) to ground.
Connect VCC (pins 53, 65 & 93), VTR (pin 18), and VREF (pin 44) to VCC (3.3V).
Connect an oscilloscope or voltmeter to FAN_TACH1 (pin 52).
All other pins should be tied to ground.
Testing
1. Turn power on.
2. With LAD0 (pin 20) and nLFRAME (pin 24) low, bring nPCI_RESET (pin 26) high. The chip is
now in XNOR chain test mode. At this point, all inputs to the XNOR chain are low. The output,
on FAN_TACH1 (pin 52), should also be low. Refer to INITIAL CONFIG on Truth Table 1.
3. Bring pin 100 high. The output on FAN_TACH1 (pin 52) should go high. Refer to STEP ONE
on Truth Table 1.
4. In descending pin order, bring each input high. The output should switch states each time an
input is toggled. Continue until all inputs are high. The output on FAN_TACH1 should now
be low. Refer to END CONFIG on Truth Table 1.
5. The current state of the chip is now represented by INITIAL CONFIG in Truth Table 2.
6. Each input should now be brought low, starting at pin one and continuing in ascending order.
Continue until all inputs are low. The output on FAN_TACH1 should now be low. Refer to
Truth Table 2.
7. To exit test mode, tie LAD0 (pin 20) OR nLFRAME (pin 24) high, and toggle nPCI_RESET
from a low to a high state.
INITIAL CONFIG
TRUTH TABLE 1 - Toggling Inputs In Descending Order
PIN
PIN
PIN
PIN
PIN
PIN
100
99
98
97
96
...
PIN 1
L
L
L
L
L
L
L
OUTPUT
PIN 52
L
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
…
STEP N
H
H
H
H
H
…
H
L
H
H
H
H
…
H
L
L
H
H
H
…
H
L
L
L
H
H
…
H
L
L
L
L
H
…
H
L
L
L
L
L
…
H
L
L
L
L
L
…
L
H
L
H
L
H
…
H
END CONFIG
H
H
H
H
H
H
H
L
TRUTH TABLE 2 - Toggling Inputs In Ascending Order
PIN 1
H
PIN 2
H
PIN 3
H
PIN 4
H
PIN 5
H
PIN ...
H
PIN 100
H
OUTPUT
PIN 52
L
STEP N
L
L
L
L
L
…
L
H
L
L
L
L
…
L
H
H
L
L
L
…
L
H
H
H
L
L
…
L
H
H
H
H
L
…
L
H
H
H
H
H
…
L
H
H
H
H
H
…
H
H
L
H
L
H
…
H
END CONFIG
L
L
L
L
L
L
L
L
INITIAL CONFIG
STEP 1
STEP 2
STEP 3
STEP 4
STEP 5
SMSC LPC47B27x
- 195 -
DATASHEET
Rev. 04-17-07