LVL1 LXP600A Low-jitter clock adapters(clads) Datasheet

'$7$ 6+((7
$35,/ ìääç
5HYLVLRQ íïí
/;3çíí$ñ /;3çíë DQG /;3çíé
ì
/RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
)HDWXUHV
*HQHUDO 'HVFULSWLRQ
7KH /;3çíí$ñ /;3çíë DQG /;3çíé &ORFN $GDSWHUV
õ&/$'Vô LQFRUSRUDWH /HYHO 2QH©V SDWHQWHG IUHTXHQF\ FRQð
YHUVLRQ FLUFXLWU\ï 7KH /;3çíí$ DQG /;3çíë FRQYHUW D
ìïèéé 0+] LQSXW FORFN WR D ëïíéå 0+] RXWSXW FORFNñ RU
YLFH YHUVDï 7KH /;3çíé FRQYHUWV EHWZHHQ ìïèéé 0+] DQG
éïíäç 0+]ï (DFK &/$' SURGXFHV WZR GLIIHUHQW KLJK IUHð
TXHQF\ RXWSXW õ+)2ô FORFNV IRU DSSOLFDWLRQV ZKLFK UHTXLUH
D KLJKHUðWKDQðEDXG UDWH EDFNSODQH RU V\VWHP FORFNï
/HYHO 2QH©V SDWHQWHG ORFNLQJ PHWKRG HQDEOHV WKH &/$' WR
SHUIRUP IUHTXHQF\ FRQYHUVLRQ ZLWK QR H[WHUQDO FRPSRð
QHQWVñ ZKLOH JHQHUDWLQJ YHU\ OLWWOH MLWWHU RQ WKH RXWSXW FORFNï
7KH FRQYHUVLRQ LV GLJLWDOO\ FRQWUROOHG VR WKH RXWSXW FORFN
õ&/.2ô LV DV DFFXUDWH DV WKH LQSXW FORFN õ&/.,ôñ DQG WKH
WZR FORFNV DUH IUHTXHQF\ðORFNHG WRJHWKHUï :KHQ DQ LQSXW
IUDPH V\QF SXOVH õ)6,ô LV SURYLGHGñ WKH &/$' DOVR SKDVHð
ORFNV &/., DQG &/.2 WRJHWKHUñ DQG ORFNV WKH RXWSXW
IUDPH V\QF SXOVH õFSOô WR çííï
‡ *HQHUDWHV D ìïèéé 0+] FORFN DQG LWV IUDPH V\QF IURP D
ëïíéå 0+] RU éïíäç 0+] FORFN DQG LWV IUDPH V\QFñ RU
YLFH YHUVD
/;3çíë
/;3çíé
&/.,
ìïèéé
ëïíéå
ìïèéé
ëïíéå
ìïèéé
éïíäç
&/.2
ëïíéå
ìïèéé
ëïíéå
ìïèéé
éïíäç
ìïèéé
é
‡ 'LJLWDO FRQWURO RI IUHTXHQF\ FRQYHUVLRQ SURFHVV
è
‡ 1R H[WHUQDO FRPSRQHQWV
ç
‡ $YDLODEOH LQ åðSLQ SODVWLF ',3
‡ 3LQðVHOHFWDEOH RSHUDWLRQ PRGH
‡ $GYDQFHG &026 GHYLFH UHTXLUHV RQO\ D VLQJOH òè 9
SRZHU VXSSO\
‡
‡
‡
,QWHUQDO WLPLQJ V\VWHP IRU &KDQQHO %DQNVñ 'LJLWDO
/RRS &DUULHUVñ 0XOWLSOH[HUVñ ,QWHUQDO 7LPLQJ *HQHUDð
WRUVñ 3%;ñ HWFï
&RQYHUVLRQ EHWZHHQ ëïíéå 0+] RU éïíäç 0+] EDFNð
SODQH UDWHV DQG ìïèéé 0+] 7ì FORFN UDWH
&RQYHUVLRQ EHWZHHQ 1RUWK $PHULFDQ DQG ,QWHUQDWLRQð
DO VWDQGDUGV õ7ìî(ì &RQYHUWHUô
/;7çíí %ORFN 'LDJUDP
CLKI
SEL
ìí
ìì
ìê
HFO
Frequency
Converter
Output Divider
ìé
CLKO
ìè
Frame Sync
Generator
FSO
FSI
L1
ä
ìë
Analog
Phase-Locked
Loop
Feedback
Divider
æ
å
$SSOLFDWLRQV
+)2
çïìéé
çïìæå
åïìäë
çïìæç
åïìäë
çïìæç
ê
‡ /RZ RXWSXW MLWWHU PHHWV $7÷7 3XEOLFDWLRQ çëéìì IRU
ìïèéé 0+]ñ DQG ,78 5HFRPPHQGDWLRQ *ïåëê IRU ëïíéå
0+]
)UHTXHQF\ &RQYHUVLRQ
&/$'
/;3çíí$
ë
çðì
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
)LJXUH ìã /;7çíí 3LQ $VVLJQPHQWV
FSO
+)2
&/.,
&/.2
ì
ë
ê
é
å
æ
ç
è
9&&
FSI
6(/
*1'
/;3çíí$1(ñ
/;3çíë1(ñ
/;3çíé1(
7DEOH ìã 3LQ 'HVFULSWLRQV
3LQ ú
6\P
,î2
ì
)62
2
Frame Sync Output. Frame synchronization output at 8 kHz. FSO is synced to CLKO
and to FSI (if FSI is provided).
ë
+)2
2
High Frequency Outputï HFO is used to derive CLKO. HFO can also clock external
devices. HFO is always a multiple of CLKO (CLKO x2, x3, or x4).
Actual frequencies are determined by device, CLKI and CLKO frequencies and Mode
Select (SEL) input, as listed in Table 2.
ê
&/.,
,
Clock Inputï Input clock (1.544, 2.048 or 4.096 MHz) to be converted.
é
&/.2
2
Clock Outputï Output clock (1.544, 2.048 or 4.096 MHz) derived from CLKI.
è
*1'
¤
Groundï
ç
6(/
,
Mode Select. controls frequency conversion as listed in Table 2.
When SEL = High, higher frequency CLKI (2.048 for LXP600A and LXP602, or 4.096
MHz for LXP604) is converted to 1.544 MHz CLKO.
When SEL = Low, 1.544 MHz CLKI is converted to higher frequency CLKO (2.048 for
LXP600A and LXP602, or 4.096 MHz for LXP604).
æ
FSI
,
Frame Sync Inputï 8 kHz frame synchronization pulse. Tie High or Low if not used.
å
9&&
¤
Power Supplyï +5 V power supply input.
çðë
'HVFULSWLRQ
L1
)XQFWLRQDO 'HVFULSWLRQ
)81&7,21$/ '(6&5,37,21
7KH &/$'V FRQYHUW DQ LQSXW FORFN õ&/.,ô DW D SDUWLFXODU
IUHTXHQF\ WR DQ RXWSXW FORFN õ&/.2ô DW D GLIIHUHQW IUHð
TXHQF\ï 7KH\ DOVR SURGXFH D IUDPH V\QF RXWSXW õFSOô DQG
D KLJK IUHTXHQF\ RXWSXW õ+)2ô FORFNï 7KH +)2 LV D PXOð
WLSOH õë[ñ ê[ñ RU é[ô RI &/.2ï 7KH +)2 DQG &/.,î&/.2
FRQYHUVLRQ IUHTXHQFLHV DUH GLIIHUHQW IRU HDFK GHYLFHñ DQG
FRQWUROOHG E\ WKH 0RGH 6HOHFW LQSXW DV OLVWHG LQ 7DEOH ëï
7KH /;3çíí$ DQG /;3çíë FRQYHUW EHWZHHQ ìïèéé 0+]
DQG ëïíéå 0+]ï :KHQ FRQYHUWLQJ IURP ëïíéå 0+] WR
ìïèéé 0+]ñ ERWK &/$'V SURGXFH D çïìæç 0+] +)2ï
+RZHYHUñ ZKHQ FRQYHUWLQJ IURP ìïèéé 0+] WR ëïíéå
0+]ñ WKH /;3çíí$ SURGXFHV D çïìéé 0+] +)2 DQG WKH
/;3çíë SURGXFHV DQ åïìäë 0+] +)2ï
7KH /;3çíé FRQYHUWV EHWZHHQ ìïèéé 0+] DQG éïíäç
0+]ï :KHQ FRQYHUWLQJ IURP éïíäç WR ìïèéé 0+] WKH
/;3çíé +)2 LV çïìæçï :KHQ FRQYHUWLQJ IURP ìïèéé 0+]
WR éïíäç 0+]ñ WKH /;3çíé SURGXFHV DQ åïìäë 0+] +)2ï
0RGH 6HOHFW
7KH 0RGH 6HOHFW õ6(/ô LQSXW FRQWUROV ZKHWKHU WKH GHYLFH
FRQYHUWV WR D KLJKHU RU ORZHU IUHTXHQF\ DV GHVFULEHG EHORZã
‡
ëïíé å RU éïíä ç WR ìïèé é 0+] ã 7R S UR GXFH D
ìïèéé 0+] RXWSXW FORFN IURP D ëïíéå 0+] RU
éïíäç 0+] LQSXW FORFNñ 6(/ PXVW EH VHW +LJKï ,Q WKLV
PRGH +)2 çïìæç 0+] IRU DOO &/$'Vï
‡
ìïèéé WR ëïíéå 0+] RU éïíäç 0+]ã 7R SURGXFH D
ëïíéå 0+] RU éïíäç 0+] RXWSXW FORFN IURP D ìïèéé
0+] LQSXW FORFNñ 6(/ PXVW EH VHW /RZï ,Q WKLV PRGH
WKH /;3çíí$ +)2 çïìéé 0+]ñ DQG WKH /;3çíë
DQG /;3çíé +)2 åïìäë 0+]ï
,Q ERWK IUHTXHQF\ PRGHVñ &/.2 LV IUHTXHQF\ðORFNHG WR
&/.,ï :KHQ FSI LV DSSOLHGñ &/.2 DQG &/., DUH DOVR
SKDVHð ORFNHG ZLWK FSO DQG FSI V\QFKURQL]HGï 5HIHU WR
7HVW 6SHFLILFDWLRQV IRU GHWDLOHG WLPLQJï
:KHQ FSI LV ILUVW DVVHUWHGñ WKH &/., DQG &/.2 ULVLQJ
HGJHV ZLOO EH DOLJQHG ZLWKLQ D PD[LPXP RI èíí PVï
,I FSI LV QRW SURYLGHGñ SLQ æ VKRXOG EH WLHG +LJK RU /RZï
&/.2 DQG FSO DUH VWLOO JHQHUDWHG ZLWK WKH &/.2 IUHð
TXHQF\ðORFNHG WR &/.,ï
L1
2XWSXW -LWWHU
ëïíéå 0+] RU éïíäç 0+] WR ìïèéé
0+]
,Q WKLV PRGH RI RSHUDWLRQñ WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI $7÷7 3XEOLFDWLRQ çëéììï :KHQ WKHUH LV
QR MLWWHU RQ LQSXW FORFN &/.,ñ WKH PD[LPXP MLWWHU RQ
&/.2 LV íïíëí 8, SS ZLWK QR EDQGOLPLWLQJñ íïíìí 8, SS
RYHU WKH UDQJH RI ìí +] WR éí N+]ñ DQG íïíìë 8, SS LQ WKH
å ð éí N+] EDQGï
ìïèéé 0+] WR ëïíéå 0+] RU éïíäç
0+]
,Q WKLV PRGH RI RSHUDWLRQñ WKH &/$'V PHHW WKH RXWSXW MLWWHU
UHTXLUHPHQWV RI &&,77 5HFRPPHQGDWLRQ *ïåëêï :KHQ
WKHUH LV QR MLWWHU RQ LQSXW FORFN &/.,ñ WKH PD[LPXP MLWWHU
RQ &/.2 LV íïíêè 8, SS RYHU WKH UDQJH RI ëí +] WR
ìíí N+]ñ DQG íïíëè 8, SS LQ WKH ìå ð ìíí N+] EDQGï
-LWWHU 7UDQVIHU
7KH &/$'V DUH VHQVLWLYH WR MLWWHU RQ WKH LQSXW FORFN LQ FHUð
WDLQ IUHTXHQF\ EDQGVï 7KH MLWWHU WUDQVIHU FXUYH LV GHWHUð
PLQHG E\ WKH IUHTXHQF\ DQG DPSOLWXGH RI WKH LQSXW MLWWHUï
7HVW 6SHFLILFDWLRQ )LJXUHV é DQG è VKRZ QRPLQDO MLWWHU
WUDQVIHU PHDVXUHG LQ QDQRVHFRQGVï 7KHVH ILJXUHV JUDSK
RXWSXW MLWWHU õOHVV LQWULQVLF MLWWHUô GLYLGHG E\ LQSXW MLWWHU
õíïëè 8,ôï -LWWHU WUDQVIHU IURP D ëïíéå 0+] &/., WR D
ìïèéé 0+] &/.2 LV VKRZQ LQ )LJXUH éï ,Q WKLV PRGHñ MLWWHU
LQ WKH FULWLFDO å N+] EDQG LV VOLJKWO\ DWWHQXDWHG ZKLOH MLWWHU
LQ WKH ìå ð æí N+] EDQG LV WUDQVIHUUHG ZLWK D VPDOO QHW JDLQï
-LWWHU WUDQVIHU IURP D ìïèéé 0+] &/., WR D ëïíéå 0+]
&/.2 LV VKRZQ LQ )LJXUH èï ,Q ERWK PRGHVñ ZLWK DQ LQSXW
MLWWHU OHYHO RI íïëè 8,ñ MLWWHU WUDQVIHU LV KHOG EHORZ D QHW JDLQ
RI ìïììíï
õ-LWWHU WUDQVIHU YDULHV ZLWK LQSXW MLWWHUï 3HUIRUPDQFH LQ D
VSHFLILF DSSOLFDWLRQ VKRXOG EH YHULILHG LQ WKH DFWXDO FLUð
FXLWïô
7DEOH ëã &/$' )UHTXHQF\ &RQYHUVLRQV
&/$'
&/.,
&/.2
+)2
6(/
/;3çíí$
ìïèéé
ëïíéå
ëïíéå
ìïèéé
çïìéé
çïìæå
í
ì
/;3çíë
ìïèéé
ëïíéå
ëïíéå
ìïèéé
åïìäë
çïìæç
í
ì
/;3çíé
ìïèéé
éïíäç
éïíäç
ìïèéé
åïìäë
çïìæç
í
ì
çðê
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
$33/,&$7,21 ,1)250$7,21
3RZHUðXS
Standard CMOS device precautions apply to the CLAD.
Inputs must be applied either simultaneously with or after
the power supply VCC. CLAD input signals include
CLKI, FSI and SEL. 7KH &/$' LQWHUQDO FLUFXLWU\ WDNHV D
PD[LPXP RI ëíí PV WR VWDELOL]Hï 7KHUH LV DQ DGGLWLRQDO
GHOD\ RI èíí PV PD[LPXP IRU &/.2 WR EH SKDVHðORFNHG WR
WKH LQFRPLQJ FORFN &/., GXULQJ IUDPH V\QFKURQL]DWLRQ
)6,ï
)LJXUH ëã Typical TP to Coax Adapter Application Circuit
)URP )6, *HQHUDWRU &LUFXLW
õ6HH )LJXUH êô
å N+]
å N+]
%$&.3/$1(
7Rî)URP çïìæç 0+]
6\VWHP
%DFNSODQH ëïíéå RU
éïíäç 0+]
)62
9&&
+)2
6(/
&/.,
&/.2
íïì µ)
òè9
/;7êíé$
75$16&(,9(5
ìïèéé 0+]
7&/.
7&/.
7326
7326
71(*
71(*
7ì î (6)
)5$0(5
ëïíéå RU
éïíäç 0+]
7Rî)URP
6\VWHP
%DFNSODQH
çïìéé RU
åïìäë 0+]
å N+]
)URP )6, å N+]
*HQHUDWRU
&LUFXLW
õ6HH )LJXUH êô
çðé
/;3çí[
&/$'
*1'
)6,
51(*
51(*
5326
5326
5&/.
5&/.
/;3çí[
&/$'
&/.,
&/.2
+)2
9&&
)62
*1'
)6,
6(/
ìïèéé
0+]
íïì µ)
òè9
L1
$SSOLFDWLRQ ,QIRUPDWLRQ
3RZHU 6XSSO\ 'HFRXSOLQJ DQG
)LOWHULQJ
7KH &/$'V DUH GHVLJQHG WR PHHW $7÷7 3XEOLFDWLRQ
çëéìì VSHFLILFDWLRQV IRU MLWWHU LQ WKH UDQJH IURP ìí +] WR
ìíí N+]ï 3URSHU SRZHU VXSSO\ GHFRXSOLQJ LV FULWLFDO IRU
PHHWLQJ WKHVH VSHFLILFDWLRQVï $V VKRZQ LQ )LJXUH ëñ D W\Sð
LFDO DSSOLFDWLRQ ZLWK D SDLU RI &/$'V IRU EDFNSODQH IUHð
TXHQF\ FRQYHUVLRQñ D VWDQGDUG íïì “) E\SDVV FDSDFLWRU LV
UHFRPPHQGHGï
7KH &/$'V DUH PRQROLWKLF VLOLFRQ GHYLFHV ZKLFK LQFRUSRð
UDWH ERWK DQDORJ DQG GLJLWDO FLUFXLWVï &/$' DSSOLFDWLRQ FLUð
FXLW GHVLJQ PD\ UHTXLUH FORVHU DWWHQWLRQ WR SRZHU VXSSO\
ILOWHULQJ DQG E\SDVVLQJ WKDQ UHTXLUHG IRU VWULFWO\ GLJLWDO
GHYLFHVï
6ZLWFKLQJ SRZHU VXSSOLHV ZKLFK RSHUDWH EHORZ ìíí N+]
PD\ SURGXFH QRLVH VSLNHV ZKLFK FDQ DIIHFW WKH DQDORJ VHFð
WLRQV RI WKH &/$'ï 7KHVH VSLNHV VKRXOG EH ILOWHUHG ZLWK
DQ 5& QHWZRUN DW WKH &/$' 9&& SLQï
)UDPH 6\QF *HQHUDWLRQ
$ IUDPH V\QF SXOVH LV UHTXLUHG WR V\QFKURQL]H WKH LQSXW DQG
RXWSXW FORFNVï ,I D IUDPH V\QF SXOVH LV QRW SURYLGHG RQ WKH
EDFNSODQHñ RQH FDQ EH JHQHUDWHG IURP WKH H[LVWLQJ ëïíéå
0+] EDFNSODQH FORFNï $ W\SLFDO )6, JHQHUDWLRQ FLUFXLW LV
VKRZQ LQ )LJXUH êï
)LJXUH êã Frame Sync (FSI) Generation Circuit
+5V
2.048 MHz
System
Clock
L1
/6ìçê
%LQDU\ &WU
/6ìçê
%LQDU\ &WU
'ê
'ë
'ì
'í
'ê
'ë
'ì
'í
4ê
4ë
4ì
4í
&/.
7 5LSSOH
3 &DUU\
LD CL
4ê
4ë
4ì
4í
&/.
7 5LSSOH
3 &DUU\
LD CL
LS74
PR
Q
D
CLK Q
CL
System Frame
Sync Output
FSI to CLAD
çðè
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
7(67 63(&,),&$7,216
127(
7KH PLQLPXP DQG PD[LPXP YDOXHV LQ 7DEOHV ê WKURXJK å DQG )LJXUHV é WKURXJK ìì UHSUHVHQW WKH SHUIRUPDQFH VSHFLILFDð
WLRQV RI WKH /;7çíí DQG DUH JXDUDQWHHG E\ WHVWñ H[FHSW ZKHUH QRWHG E\ GHVLJQï
7DEOH êã $EVROXWH 0D[LPXP 9DOXHV
3DUDPHWHU
6XSSO\ YROWDJH
9ROWDJHñ DQ\ ,î2 SLQ
&XUUHQWñ DQ\ ,î2 SLQì
6WRUDJH WHPSHUDWXUH
3RZHU GLVVLSDWLRQ
6\PERO
0LQ
0D[
8QLWV
59òñ 79ò
9,2
,,2
767*
3'
ðíïê
*1' ð íïê
ðìí
ðçè
¤
æïí
9&& ò íïê
ìí
òìèí
êéí
9
9
P$
•&
P:
&$87,21
([FHHGLQJ WKHVH YDOXHV PD\ FDXVH SHUPDQHQW GDPDJHï )XQFWLRQDO RSHUDWLRQ XQGHU WKHVH FRQGLWLRQV LV QRW LPSOLHGï
([SRVXUH WR PD[LPXP UDWLQJ FRQGLWLRQV IRU H[WHQGHG SHULRGV PD\ DIIHFW GHYLFH UHOLDELOLW\ï
1. Transient currents of up to 100 mA will not cause SCR latch-up.
7DEOH éã 5HFRPPHQGHG 2SHUDWLQJ &RQGLWLRQV
3DUDPHWHU
6XSSO\ YROWDJHì
6XSSO\ FXUUHQW
2SHUDWLQJ WHPSHUDWXUH
6\PERO
0LQ
7\S
0D[
8QLWV
9&&
,&&
,&&
723
éïæè
¤
¤
ðéí
èïí
¤
¤
¤
èïëè
å
ìé
åè
9
P$
P$
•&
7HVW &RQGLWLRQV
1R 77/ ORDGLQJ
)XOO 77/ ORDGLQJ
ìï 9ROWDJHV ZLWK UHVSHFW WR JURXQG XQOHVV RWKHUZLVH VSHFLILHGï
7DEOH èã 'LJLWDO (OHFWULFDO &KDUDFWHULVWLFV õ2YHU 5HFRPPHQGHG 5DQJHô
3DUDPHWHU
,QSXW /RZ YROWDJH
,QSXW +LJK YROWDJH
2XWSXW /RZ YROWDJH õ,2/ òìïç P$ô
2XWSXW /RZ YROWDJH õ,2/ á òìí“$ô
2XWSXW +LJK YROWDJH õ,2+ ðíïé P$ô
2XWSXW +LJK YROWDJH õ,2+ á ðìí“$ô
,QSXW OHDNDJH FXUUHQW
çðç
6\P
0LQ
0D[
8QLWV
9,/
9,+
92/
92/
92+
92+
,//
¤
ëïí
¤
¤
ëïé
éïè
ðìí
íïå
¤
íïé
íïë
¤
¤
ìí
9
9
9
9
9
9
“$
L1
7HVW 6SHFLILFDWLRQV
7DEOH çã
2XWSXW -LWWHU 6SHFLILFDWLRQV
3DUDPHWHU
6\P
)UHTXHQF\
6SHFì
7\Së
0D[
8QLWV
7HVW &RQGLWLRQV
7-ì
1R %DQGOLPLWLQJ
ìí +] WR éí N+]
å N+] WR éí N+]
íïíèí
íïíëè
íïíëè
ëí +] WR ìíí N+]
ìïèíí
íïëíí
íïíìí
íïííè
íïííç
íïíëè
íïëí
íïíìí
íïíìë
íïíêè
8, SS
8, SS
8, SS
UI pp
íïíìè
íïíëè
8, SS
&/., ëïíéå RU éïíäç 0+]
-, í
FSI DSSOLHG
&/., ìïèéé 0+]ñ
-, í
FSI DSSOLHG
2XWSXW -LWWHU RQ &/.2
&/.2 ìïèéé 0+]
õ$OO &/$'6ô
2XWSXW -LWWHU RQ &/.2
&/.2 ëïíéå 0K]
õ/;3çíí$ DQG çíë RQO\ô
7-ë
ìå N+] WR ìíí N+]
1. Specifications from AT&T Publication 62411 and ITU Recommendations G.823 (for 1.544 MHz and 2.048 MHz, respectively).
ëï 7\SLFDO YDOXHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
)LJXUH éã
Nominal Jitter Transfer - 2.048 MHz CLKI to 1.544 MHz CLKO (Input Jitter = 0.25 UI)
Net Gain
ns
ns
1.150
1.100
1.050
1.000
0.950
0.900
0
20 kHz
40 kHz
60 kHz
80 kHz
Jitter Frequency
)LJXUH èã Nominal Jitter Transfer - 1.544 MHz CLKI to 2.048 MHz CLKO (Input Jitter = 0.25 UI)
Net Gain
ns
ns
1.150
1.100
1.050
1.000
0.950
0.900
0.850
0
20 kHz
40 kHz
60 kHz
80 kHz
Jitter Frequency
L1
çðæ
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
7DEOH æã 7LPLQJ 9DOXHV õVHH )LJXUH çô
3DUDPHWHU
6\P
0LQLPXP
0D[LPXP
8QLWV
&DSWXUH UDQJH RQ &/.,
¤
‘ìíííí
¤
SSP
/RFN UDQJH RQ &/.,
¤
‘ìíííí
¤
SSP
,QSXW FORFN GXW\ F\FOH
¤
êè
çè
ø
5LVHîIDOO WLPH RQ &/.,ñ FSI
7UI
¤
éí
QV
5LVHîIDOO WLPH RQ &/.2ñ FSOñ +)2 ZLWK D ëè S) ORDG
7UI
¤
éí
QV
)LJXUH çã Rise and Fall Times
7UI
7UI
9,+î92+
9,/î92/
7DEOH åã 7LPLQJ 9DOXHV õVHH )LJXUHV æ WKURXJK ììô
6\P
0LQLPXP
7\Sì
0D[LPXP
8QLWV
FSI setup time from CLKI rising
7VXL
éç
¤
¤
ns
FSI/CKLI hold time
7KL
êí
¤
¤
ns
FSI pulse width (low)
7ZL
æç
¤
7&/.,
CLKO delay from CLKI
7G&
ðìè
í
òìè
ns
CLKO duty cycle
&GF
éä
¤
èì
%
FSO delay from HFO
7G)
ðè
¤
êí
ns
FSO pulse width (low)
7:2
¤
¤
7&/.2
CLKO delay from HFO
7G+
ðìè
¤
òìè
3DUDPHWHU
ë
ê
ns
ns
ns
ìï 7\SLFDO ILJXUHV DUH DW ëè ƒ& DQG DUH IRU GHVLJQ DLG RQO\â QRW JXDUDQWHHG DQG QRW VXEMHFW WR SURGXFWLRQ WHVWLQJï
ëï 7&/., LV WKH SHULRG RI &/.,ï
êï 7&/.2 LV WKH SHULRG RI &/.2ï
çðå
L1
7HVW 6SHFLILFDWLRQV
)LJXUH æã LXP600A and LXP602 High to Low Frequency Conversion Frame Sync Alignment)
&/.,
õëïíéå 0+]ô
FSI
7VXL
7KL
7ZL
7G&
&/.2
õìïèéé 0+]ô
7G+
FSO
7G)
+)2
õçïìæç 0+]ô
)LJXUH åã LXP604 High to Low Frequency Conversion Frame Sync Alignment)
&/.,
õéïíäç 0+]ô
FSI
7VXL 7KL
7ZL
7G&
&/.2
õìïèéé 0+]ô
7G+
FSO
7G)
+)2
õçïìæç 0+]ô
L1
çðä
/;3çíí$ñ /;3çíë DQG /;3çíé /RZð-LWWHU &ORFN $GDSWHUV õ&/$'Vô
)LJXUH äã LXP600A Low to High Frequency Conversion Frame Sync Alignment
&/.,
õìïèéé 0+]ô
7VXL
7ZL
FSI
7KL
7G&
7G+
&/.2
õëïíéå 0+]ô
7ZR
FSO
7G)
+)2
õçïìéé 0+]ô
)LJXUH ìíã LXP602 Low to High Frequency Conversion Frame Sync Alignment)
&/.,
õìïèéé 0+]ô
7VXL
FSI
7ZL
7KL
7G&
&/.2
õëïíéå 0+]ô
7ZR
FSO
7G+
7G)
+)2
õåïìäë 0+]ô
)LJXUH ììã LXP604 Low to High Frequency Conversion Frame Sync Alignment)
&/.,
õìïèéé 0+]ô
7VXL
FSI
7ZL
7KL
7G&
&/.2
õéïíäç 0+]ô
FSO
7G+
7ZR
7G)
+)2
õåïìäë 0+]ô
çðìí
L1
Similar pages