M61539FP
6ch Electronic Volume with Tone Control
REJ03F0112-0100Z
Rev.1.0
Apr.16.2004
Description
The M61539FP is 6ch electronic volume with tone control. M61539FP is easy to use more than M62446AFP.
Features
• 6ch Electronic volume
Volume level: 0 to-95dB(1dB/step)
• Tone control
Bass/Treble:-14dB to +14dB(2dB/step)
• Noise voltage: 1.5µVrms
• Bypass mode is high quality sound.
Recommended Operating Conditions
• Supply voltage range: 4.5 to ±7.5V (analog)
4.5 to 5.5V(digital)
• Rated supply voltage: ±7.0V(analog)
5.0V(digital)
(Single supply voltage 9 to 12V)
System Block Diagram
C in
SW in
SL in
SR in
Cout
SWout
SLout
SRout
volume
volume
volume
volume
L
R
L in
R in
Lout
m- com
interface
LATCH DATA CLK
Rev.1.0, Apr.16.2004, page 1 of 17
Rout
tone
volume
volume
M61539FP
GNDS
31
SRin
32
SLin
33
GNDC
34
Cin
35
GNDR
36
Rin
37
GNDL
38
Lin
39
SWin
AVDD
NC
NC
DVDD
CLK
DATA
LATCH
DGND
AGND
Pin Configuration and IC Internal Block Diagram
30
29
28
27
26
25
24
23
22
21
MCU I/F
volume
volume
volume
volume
volume
tone
tone
volume
1
2
3
4
5
6
7
8
9
10
LTRE
LBASS3
LBASS2
LBASS1
RBASS1
RBASS2
RBASS3
RTRE
CR2
40
BYPASSL
BYPASSR
Rev.1.0, Apr.16.2004, page 2 of 17
20
SWout
19
SRout
18
SLout
17
Cout
16
Rout
15
Lout
14
AVSS
13
CL1
12
CL2
11
CR1
M61539FP
Pin Description
Pin No.
29
Symbol
AVDD
36
GNDR
38
GNDL
30
SWin
32
SRin
33
SLin
35
Cin
20
SWout
19
SRout
18
SLout
17
Cout
37
Rin
39
Lin
40
BYPASSR
1
15
BYPASSL
Lout
16
Rout
2
LTRE
9
RTRE
GND
Connect to analog GND
Volume INPUT
30, 32, 33, 35
18 ∼ 22KΩ
( TYP)
Volume OUTPUT
37, 39
Tone INPUT
L, R Volume INPUT
in BYPASS mode
20, 19, 18, 17
70 k Ω
( TYP)
40, 1
70 k Ω
( TYP)
L OUTPUT
R OUTPUT
18 ∼ 22 k Ω
( TYP)
+
GNDC
+7 V
+
GNDS
34
Circuit
Analog positive
Power supply
+
31
Function
15, 16
Tone Treble cycle
control
2, 9
3
LBASS3
8
RBASS3
4
LBASS2
7
RBASS2
2.3 k Ω
(TYP)
Tone Bass cycle
control
LBASS1
6
RBASS1
10
CR2
12
CL2
Tone OUTPUT
11
CR1
13
CL1
L, R
Volume INPUT
15
Lout
L OUTPUT
16
Rout
R OUTPUT
14
AVSS
Analog negative
Power Supply
21
AGND
Analog GND
22
DGND
Digital GND
3, 8
4, 7
+
Rev.1.0, Apr.16.2004, page 3 of 17
5, 6
10, 12
11, 13
70kΩ
( TYP)
18 ∼ 22 k Ω
( TYP)
−7 V
+
5
15, 16
M61539FP
Pin No.
Symbol
Function
Circuit
23
LATCH
Latch INPUT
24
DATA
Data INPUT
25
CLK
Clock INPUT
Forward data
26
DVDD
Digital Power supply
S
23, 24, 25
INPUT: Schmitt trigger type
+5 V
Absolute Maximum Ratings
Parameter
Symbol
Ratings
Unit
Condition
Supply Voltage
Vsupply
16
V
AVDD-AVSS
7
DVDD-DGND
Power dissipation
Thermal derating
Pd
Kθ
1460
11.7
mW
mW/°C
Operating temperature
Storage temperature
Topr
Tstg
-20 to +75
-40 to +125
°C
°C
Ta≤25°C
Ta>25°C
THERMAL DERATINGS (MAXIMUM RATING)
POWER DISSIPATION pd [ W ]
2.0
1.46 W
1.5
1.0
0.88
0.5
0
0
25
50
75
100
125
AMBIENT TEMPERATURE Ta [ °C ]
Rev.1.0, Apr.16.2004, page 4 of 17
150
M61539FP
Recommended DC Operating Conditions
(Ta=25°C, unless otherwise noted.)
Parameter
Symbol
Min
Typ
Max
Unit
Analog positive Supply Voltage
Analog negative Supply Voltage
AVDD
AVSS
4.5
−7.5
7.0
−7.0
7.5
−4.5
V
V
Digital Supply Voltage
High-level Input Voltage
DVDD
VIH
4.5
DVDD×0.7
5.0
5.5
DVDD
V
V
Low-level Input Voltage
VIL
DGND
DVDD×0.3
V
Note:
Condition
1. AVSS≤DGND<DVDD≤AVDD
2. Apply AVDD, AVEE and DVDD at the same time.
Relationship between Data and clock and Latch
H
DATA
D0
L
D1
DE
DF
H
CLOCK
L
H
LATCH
L
Note: 1. Make LATCH ”L” when CLOCK and DATA is inputted.
2. Make LATCH ”H” when Reading in DATA.
3. CLOCK function at raising edges of pulse.
Rev.1.0, Apr.16.2004, page 5 of 17
D0
M61539FP
Data Timing (Recommended conditions)
t cr
75%
CLOCK
25%
tf
tf
t WHC
t WLC
75%
DATA
25%
LATCH
tf
tr
t SC
t SD
t HD
t WHL
tr
tf
t SL
75%
25%
25%
Digital Block Timing Regulation
Limits
Parameter
Symbol
Min
Min
Max
CLOCK cycle time
tcr
8
CLOCK pulse width ("H" level)
CLOCK pulse width ("L" level)
tWHC
tWLC
3.2
3.2
CLOCK, DATA, LATCH rise time
CLOCK, DATA, LATCH fall time
tr
tf
0.8
0.8
DATA setup time
DATA hold time
tSD
tHD
1.6
1.6
LATCH setup time
LATCH pulse width
tSL
tWHL
2
3.2
CLOCK start time after LATCH
tSC
3.2
Rev.1.0, Apr.16.2004, page 6 of 17
Unit
µsec
M61539FP
Digital Control Specification
Four kinds of input format options are available by changing slot settings of DE and DF.
(When the IC is powered up, the internal settings are not fixed.)
(1)
D01
D11
D21
D31
TONE CONT
TLEBLE
(2)
D02
D12
D22
D32
D41
D51
D61
D71
0
0
0
0
D42
D52
D62
D72
D81
TONE CONT
BASS
D82
VOLUME Lch
(3)
D03
D13
D23
D33
D43
D04
D14
D24
D34
D44
VOLUME SLch
Rev.1.0, Apr.16.2004, page 7 of 17
0
TONE
:0
BYPASS
:1
D92 DA2 DB2 DC2 DD2
VOLUME Rch
D53
D63
D73
D83
VOLUME Cch
(4)
D91 DA1 DB1 DC1 DD1
D93 DA3 DB3 DC3 DD3
VOLUME SWch
D54
D64
D74
D84
D94 DA4 DB4 DC4 DD4
VOLUME SRch
DE
DF
0
0
DE
DF
0
1
DE
DF
1
0
DE
DF
1
1
M61539FP
Setting Code
(1) Tone control (bass / treble)
Treble
D01
D11
D21
D31
Bass
D81
D91
DA1
DB1
−14dB
−12dB
1
1
1
1
1
0
1
1
−10dB
−8dB
1
1
1
1
1
0
0
0
−6dB
−4dB
1
1
0
0
1
1
1
0
−2dB
+0dB
1
0
0
0
0
0
1
0
+2dB
+4dB
0
0
0
0
0
1
1
0
+6dB
+8dB
0
0
0
1
1
0
1
0
+10dB
+12dB
0
0
1
1
1
0
0
1
+14dB
0
1
1
1
ATT
(2) BYPASS control
DD1
BYPASS
1
TONE
0
Rev.1.0, Apr.16.2004, page 8 of 17
M61539FP
(3)-1 Volume (0 to −39dB)
ATT
D0X
D7X
D1X
D8X
D2X
D9X
D3X
DAX
D4X
DBX
D5X
DCX
D6X
DDX
0dB
−1dB
0
0
0
0
0
0
0
0
0
0
0
0
0
1
−2dB
−3dB
0
0
0
0
0
0
0
0
0
0
1
1
0
1
−4dB
−5dB
0
0
0
0
0
0
0
0
1
1
0
0
0
1
−6dB
−7dB
0
0
0
0
0
0
0
0
1
1
1
1
0
1
−8dB
−9dB
0
0
0
0
0
0
1
1
0
0
0
0
0
1
−10dB
−11dB
0
0
0
0
0
0
1
1
0
0
1
1
0
1
−12dB
−13dB
0
0
0
0
0
0
1
1
1
1
0
0
0
1
−14dB
−15dB
0
0
0
0
0
0
1
1
1
1
1
1
0
1
−16dB
−17dB
0
0
0
0
1
1
0
0
0
0
0
0
0
1
−18dB
−19dB
0
0
0
0
1
1
0
0
0
0
1
1
0
1
−20dB
−21dB
0
0
0
0
1
1
0
0
1
1
0
0
0
1
−22dB
−23dB
0
0
0
0
1
1
0
0
1
1
1
1
0
1
−24dB
−25dB
0
0
0
0
1
1
1
1
0
0
0
0
0
1
−26dB
−27dB
0
0
0
0
1
1
1
1
0
0
1
1
0
1
−28dB
−29dB
0
0
0
0
1
1
1
1
1
1
0
0
0
1
−30dB
−31dB
0
0
0
0
1
1
1
1
1
1
1
1
0
1
−32dB
−33dB
0
0
1
1
0
0
0
0
0
0
0
0
0
1
−34dB
−35dB
0
0
1
1
0
0
0
0
0
0
1
1
0
1
−36dB
−37dB
0
0
1
1
0
0
0
0
1
1
0
0
0
1
−38dB
−39dB
0
0
1
1
0
0
0
0
1
1
1
1
0
1
Volume
Note: Do not input other data than the above.
Rev.1.0, Apr.16.2004, page 9 of 17
M61539FP
(3)-2 Volume (−40 to −∞dB)
ATT
D0X
D7X
D1X
D8X
D2X
D9X
D3X
DAX
D4X
DBX
D5X
DCX
D6X
DDX
−40dB
0
1
0
1
0
0
0
−41dB
−42dB
0
0
1
1
0
0
1
1
0
0
0
1
1
0
−43dB
−44dB
0
0
1
1
0
0
1
1
0
1
1
0
1
0
−45dB
−46dB
0
0
1
1
0
0
1
1
1
1
0
1
1
0
−47dB
−48dB
0
0
1
1
0
1
1
0
1
0
1
0
1
0
−49dB
−50dB
0
0
1
1
1
1
0
0
0
0
0
1
1
0
−51dB
−52dB
0
0
1
1
1
1
0
0
0
1
1
0
1
0
−53dB
−54dB
0
0
1
1
1
1
0
0
1
1
0
1
1
0
−55dB
−56dB
0
0
1
1
1
1
0
1
1
0
1
0
1
0
−57dB
−58dB
0
0
1
1
1
1
1
1
0
0
0
1
1
0
−59dB
−60dB
0
0
1
1
1
1
1
1
0
1
1
0
1
0
−61dB
−62dB
0
0
1
1
1
1
1
1
1
1
0
1
1
0
−63dB
−64dB
0
1
1
0
1
0
1
0
1
0
1
0
1
0
−65dB
−66dB
1
1
0
0
0
0
0
0
0
0
0
1
1
0
−67dB
−68dB
1
1
0
0
0
0
0
0
0
1
1
0
1
0
−69dB
−70dB
1
1
0
0
0
0
0
0
1
1
0
1
1
0
−71dB
−72dB
1
1
0
0
0
0
0
1
1
0
1
0
1
0
−73dB
−74dB
1
1
0
0
0
0
1
1
0
0
0
1
1
0
−75dB
−76dB
1
1
0
0
0
0
1
1
0
1
1
0
1
0
−77dB
−78dB
1
1
0
0
0
0
1
1
1
1
0
1
1
0
−79dB
−∞dB
1
1
0
0
0
1
1
0
1
0
1
0
1
0
Volume
Note: Do not input other data than the above.
Rev.1.0, Apr.16.2004, page 10 of 17
M61539FP
−80 to −∞dB)
(3)-3 Volume (−
ATT
D0X
D7X
D1X
D8X
D2X
D9X
D3X
DAX
D4X
DBX
D5X
DCX
D6X
DDX
−∞dB
−∞dB
1
1
0
0
1
1
0
0
0
0
0
1
1
0
−∞dB
1
0
1
0
0
1
1
−∞dB
1
0
1
1
1
1
0
−∞dB
−80dB
1
1
0
1
1
0
1
0
1
0
1
0
1
0
−81dB
−82dB
1
1
1
1
0
0
0
0
0
0
0
1
1
0
−83dB
−84dB
1
1
1
1
0
0
0
0
0
1
1
0
1
0
−85dB
−86dB
1
1
1
1
0
0
0
0
1
1
0
1
1
0
−87dB
−88dB
1
1
1
1
0
0
0
1
1
0
1
0
1
0
−89dB
−90dB
1
1
1
1
0
0
1
1
0
0
0
1
1
0
−91dB
−92dB
1
1
1
1
0
0
1
1
0
1
1
0
1
0
−93dB
−94dB
1
1
1
1
0
0
1
1
1
1
0
1
1
0
−95dB
−∞dB
1
1
1
1
0
1
1
0
1
0
1
0
1
0
−∞dB
1
1
1
0
0
0
1
−∞dB
1
1
1
1
1
1
0
−∞dB
1
1
1
1
1
1
1
Volume
Rev.1.0, Apr.16.2004, page 11 of 17
M61539FP
Electrical Characteristics
(Ta = 25°C, AVDD/AVSS/DVDD = 7/−7/5V, f = 1kHz unless otherwise noted.
Rg = 1kΩ, RL = 10kΩ, TONE CONTROL•VOL are set to 0dB/FLAT.)
(1) Power supply characteristics
Limits
Parameter
Symbol
Min
typ
Max
Unit
Condition
Analog positive
circuit current
Aldd
22
35
mA
Current at pin29
No signal
Analog negative
circuit current
Alss
22
35
mA
Current at pin 14
No signal
Digital
circuit current
Dldd
0.5
2.0
mA
Current at pin 26
No signal
(2) Input / Output characteristics
Limits
Parameter
Symbol
Min
typ
Max
Unit
Condition
Input resistance
Ri
35
70
150
kΩ
30, 32, 33, 35, 37, 39 pin
Maximum output voltage
VOM
3.0
4.2
Vrms
30, 32, 33, 35, 37, 39 pin INPUT
15 to 20pin OUTPUT
THD = 1%
Pass gain
Gv
−2.0
0
2.0
dB
Distortion
THD
0.002
0.09
%
Vi = 0.2Vrms, FLAT
30, 32, 33, 35, 37, 39 pin INPUT
15 to 20pin OUTPUT
BW = 400 to 30 kHz,
Vi = 0.2 Vrms, RL = 10 kΩ
Output noise voltage
Vn (VOL)
1.5
6
µVrms
Vn (tone)
5
20
µVrms
Maximum attenuation
ATTmax
−100
−95
dB
Volume gain
between channels
Dvol
−1.5
0
1.5
dB
Cross talk between
channels
CT
−80
−65
dB
Rev.1.0, Apr.16.2004, page 12 of 17
15 to 20pin, Rg = 0kΩ,
IHF-A, VOL = 0dB
15, 16pin
IHF-A, VOL = 0dB
15 to 20pin
IHF-A, VOL = –∞dB
Vo = 0.5Vrms, RL=10kΩ, IHF-A
Rg = 1kΩ
M61539FP
(3) Tone control characteristics
Limits
Parameter
Tone control voltage gain
Balance between channel
Symbol
Min
typ
Max
Unit
Condition
T+14dB
T+12dB
12
10
14
12
16
14
T+14dB
T+12dB
T+10dB
T+8dB
8
6
10
8
12
10
T+10dB
T+8dB
Vo = 0.2 Vrms
TREBLE (f = 10 kHz),
BASS (f = 100 kHz)
T+6dB
T+4dB
4.5
2.5
6
4
7.5
5.5
T+6dB
T+4dB
T+2dB
T−2dB
1
−3
2
−2
3
−1
T+2dB
T−2dB
T−4dB
T−6dB
−5.5
−7.5
−4
−6
−2.5
−4.5
T−4dB
T−6dB
T−8dB
T−10dB
−10
−12
−8
−10
−6
−8
T−8dB
T−10dB
T−12dB
T−14dB
−14
−16
−12
−14
−10
−12
T−12dB
T−14dB
BALT
−1.5
0
+1.5
BALT
Rev.1.0, Apr.16.2004, page 13 of 17
Voltage gain
INPUT to pin 37, 39
OUTPUT from pin 16, 15
Input37, 39pin Vo=0.2Vrms
Output16, 15pin
M61539FP
Test Circuit
DVDD
< TYP +5V >
Vi30
(SW)
AVDD
< TYP +7V >
1K
22µ
CLK
DATA
LATCH
22µ
25
24
23
3.3 µ
30
29
28
27
26
22
21
< SW >
20
+
31
+
3.3µ
Vol19
10K
+
18 3.3 µ
-
33
Vol18
10K
< C>
1K
17
+
34
70K
3.3µ
S
35
Vol17
3.3µ
Vol16
10K
+
-
70K
36
16
<R>
T
1K
3.3µ
10K
15
70K
Vi35
(C)
3.3 µ
< SL >
1K
Vi33
(SL)
19
-
32
Vol20
10K
< SR >
3.3µ
Vi32
(SR)
3.3 µ
3.3µ
Vol15
10K
S
3.3µ
<L>
T
37
1K
22 µ
13
38
39
1K
Vi40
(BYPASSR)
3.3µ
Bass
+
-
3.3µ
Treble
+
-
<R>
+
-
Bass
12
Treble
+
+
-
70K
<L>
70K
3.3µ
Vi39
(L)
14
+
-
70K
Vi37
(R)
-
11
40
1K
1
2
3
8200p
3.3µ
1K
Vi1
(BYPASSL)
Rev.1.0, Apr.16.2004, page 14 of 17
4
0.015 µ
5
0.33 µ
6
7
0.33 µ
0.015 µ
8
9
8200p
10
3.3µ
AVSS
<TYP -7V>
M61539FP
Signal Processing Diagram
BYPASS
3.3 µ F
TONE in
VOLUME Lch,Rch(0 dB ∼ - ∞ dB)
TREBLE
BASS
+
-
-
+
+
3.3 µ F
70 k Ω
+
3.3 µ F 70k Ω
70 k Ω
TONE CONTROL
(+14dB ∼ - 14 dB )
-
3.3
µF
8200pF
0.015 µ F 0.33 µF
VOLUME in
3.3
µF
∼ - ∞ dB)
+
VOLUME Cch,SWch,SLch,SRch (0dB
-
3.3 µ F
Note: 1. The resistance value of Volume change about 18 to 22k Ω
by attenuated condition.
2. No built in a zero cross circuit.
3. When the mode changed(BYPASS/TONE), it is necessary the muting
function.
CLK,DATA,LATCH
S
INPUT: Schmitt trigger type
Rev.1.0, Apr.16.2004, page 15 of 17
M61539FP
Application Example
(When using Tone control and Bypass)
SWin
AVDD=5V
AVDD=7V
47 µ F
MCU
10 µ F
3.3 µ F
4700pF
R
C
0.001 µ F
DGND AGND
C
C
30
29
28
27
26
25
24
23
22
21
3.3 µ F
31
SWout
20
MCU I/F
3.3 µ F
SRin
SLin
3.3 µ F
3.3 µ F
32
SRout
19
volume
3.3 µ F
33
SLout
18
volume
3.3 µ F
34
Cin
3.3 µ F
17
volume
Cout
3.3 µ F
Rout
16
volume
35
15
36
3.3 µ F
Lout
AVSS = -7V
Rin
3.3 µ F
37
volume
tone
14
4700pF
13
38
Lin
3.3 µ F
3.3 µ F
12
39
tone
BYPASSRin
3.3 µF
volume
11
40
1
2
3
4
8200pF 0.015µ F
5
0.33µ F
6
7
0.33µ F
8
0.015µ F
9
10
3.3 µ F
8200pF
3.3 µF
BYPASSLin
Note: To connect capacitor to DATA, CLOCK pin is the incorrect operation
prevention by the noise.
(Recommendation value :47 to 100pF)
For the same reason, LATCH pin connect resistor and capacitor.
(about 1kΩ, 330pF)
Rev.1.0, Apr.16.2004, page 16 of 17
47 µ F
M61539FP
Package Dimensions
As of January, 2003
20
40
11
0.13
0.575
0.10
*Dimension including the plating thickness
Base material dimension
Rev.1.0, Apr.16.2004, page 17 of 17
M
*0.17 ± 0.05
0.15 ± 0.04
10
1.40
1.70 Max
1
*0.25 ± 0.05
0.22 ± 0.04
0.09
0.13+– 0.05
9.0 ± 0.2
31
0.65
Unit: mm
9.0 ± 0.2
7.0
30
21
1.0
0.575
0° – 8°
0.50 ± 0.10
Package Code
JEDEC
JEITA
Mass(reference value)
FP-40B
—
Conforms
0.2 g
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501
Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900
Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
© 2004. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .1.0