Intersil ISL23348TFRZ Quad, 128 tap, low voltage digitally controlled potentiometer (xdcpâ ¢) Datasheet

Quad, 128 Tap, Low Voltage Digitally Controlled
Potentiometer (XDCP™)
ISL23348
Features
The ISL23348 is a volatile, low voltage, low noise, low power,
128 tap, quad digitally controlled potentiometer (DCP) with an
I2C Bus™ interface. It integrates four DCP cores, wiper
switches and control logic on a monolithic CMOS integrated
circuit.
• Four potentiometers per package
Each digitally controlled potentiometer is implemented with a
combination of resistor elements and CMOS switches. The
position of the wipers are controlled by the user through the
I2C bus interface. Each potentiometer has an associated
volatile Wiper Register (WRi, i = 0, 1, 2, 3) that can be directly
written to and read by the user. The contents of the WRi
controls the position of the wiper. When powered on, the wiper
of each DCP will always commence at mid-scale (64 tap
position).
The low voltage, low power consumption, and small package
of the ISL23348 make it an ideal choice for use in battery
operated equipment. In addition, the ISL23348 has a VLOGIC
pin allowing down to 1.2V bus operation, independent from the
VCC value. This allows for low logic levels to be connected
directly to the ISL23348 without passing through a voltage
level shifter.
• 128 resistor taps
• 10kΩ, 50kΩ or 100kΩ total resistance
• I2C serial interface
- No additional level translator for low bus supply
- Three address pins allow up to eight devices per bus
• Maximum supply current without serial bus activity
(standby)
- 5µA @ VCC and VLOGIC = 5V
- 2µA @ VCC and VLOGIC = 1.7V
• Shutdown mode
- Forces the DCP into an end-to-end open circuit and RWi is
connected to RLi internally
- Reduces power consumption by disconnecting the DCP
resistor from the circuit
• Power supply
- VCC = 1.7V to 5.5V analog power supply
- VLOGIC = 1.2V to 5.5V I2C bus/logic power supply
• Wiper resistance: 70Ω typical @ VCC = 3.3V
The DCP can be used as a three-terminal potentiometer or as a
two-terminal variable resistor in a wide variety of applications
including control, parameter adjustments, and signal processing.
• Power-on preset to mid-scale (64 tap position)
Applications
• 20 Ld TSSOP or 20 QFN packages
• Power supply margining
• Pb-free (RoHS compliant)
• Extended industrial temperature range: -40°C to +125°C
• Trimming sensor circuits
• Gain adjustment in battery powered instruments
• RF power amplifier bias compensation
10000
VREF
RESISTANCE (Ω)
8000
RH1
6000
1 DCP
OF
ISL23348
4000
RW1
VREF_M
+
ISL28114
2000
RL1
0
0
32
64
TAP POSITION (DECIMAL)
96
128
FIGURE 1. FORWARD AND BACKWARD RESISTANCE vs TAP
POSITION, 10kΩ DCP
August 24, 2011
FN7903.1
1
FIGURE 2. VREF ADJUSTMENT
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Copyright Intersil Americas Inc. 2011. All Rights Reserved
Intersil (and design) and XDCP are trademarks owned by Intersil Corporation or one of its subsidiaries.
All other trademarks mentioned are the property of their respective owners
ISL23348
Block Diagram
VLOGIC
VCC
RH0
SCL
SDA
LEVEL
SHIFTER
I/O
BLOCK
A0
A1
A2
POWER UP
INTERFACE
CONTROL
AND
STATUS
LOGIC
WR0
VOLATILE
REGISTER
RW0
WR1
VOLATILE
REGISTER
RW1
WR2
VOLATILE
REGISTER
RW2
WR3
VOLATILE
REGISTER
RW3
RL0
RH1
RL1
RH2
RL2
RH3
RL3
GND
Pin Configurations
Pin Descriptions
ISL23348
(20 LD TSSOP)
TOP VIEW
RL0
1
20 RL3
RW0
2
19 RW3
TSSOP
QFN
SYMBOL
DESCRIPTION
1
19
RL0
DCP0 “low” terminal
2
20
RW0
DCP0 wiper terminal
3
1
VCC
Analog power supply.
Range 1.7V to 5.5V
VCC
3
18 RH3
RH0
4
17 RL2
4
2
RH0
DCP0 “high” terminal
RL1
5
16 RW2
5
3
RL1
DCP1 “low” terminal
RW1
6
15 RH2
6
4
RW1
DCP1 wiper terminal
RH1
7
14 SCL
GND
8
13 SDA
7
5
RH1
DCP1 “high” terminal
VLOGIC
9
12 A2
8
6
GND
Ground pin
A0 10
11 A1
9
7
VLOGIC
I2C bus /logic supply. Range 1.2V to 5.5V
10
8
A0
Logic Pin - Hardwire slave address pin for
I2C serial bus.
Range: VLOGIC or GND
11
9
A1
Logic Pin - Hardwire slave address pin for
I2C serial bus.
Range: VLOGIC or GND
12
10
A2
Logic Pin - Hardwire slave address pin for
I2C serial bus.
Range: VLOGIC or GND
13
11
SDA
Logic Pin - Serial bus data input/open
drain output
14
12
SCL
Logic Pin - Serial bus clock input
RL0
RL3
RW3
20
19
18
17
VCC
1
6
16
RH3
RH0
2
15
RL2
RL1
3
14
RW2
RW1
4
13
RH2
15
13
RH2
DCP2 “high” terminal
RH1
5
12
SCL
16
14
RW2
DCP2 wiper terminal
GND
6
11
SDA
17
15
RL2
DCP2 “low” terminal
10
18
16
RH3
DCP3 “high” terminal
A2
RW0
ISL23348
(20 LD QFN)
TOP VIEW
19
17
RW3
DCP3 wiper terminal
20
18
RL3
DCP3 “low” terminal
9
A1
8
A0
VLOGIC
7
2
FN7903.1
August 24, 2011
ISL23348
Ordering Information
PART NUMBER
(Notes 1, 2, 3)
PART MARKING
RESISTANCE
OPTION
(kΩ)
TEMP RANGE
(°C)
-40 to +125
PACKAGE
(Pb-free)
20 Ld TSSOP
PKG.
DWG. #
ISL23348TFVZ
23348 TFVZ
100
M20.173
ISL23348UFVZ
23348 UFVZ
50
-40 to +125
20 Ld TSSOP
M20.173
ISL23348WFVZ
23348 WFVZ
10
-40 to +125
20 Ld TSSOP
M20.173
ISL23348TFRZ
348T
100
-40 to +125
20 Ld 3x4 QFN
L20.3x4
ISL23348UFRZ
348U
50
-40 to +125
20 Ld 3x4 QFN
L20.3x4
ISL23348WFRZ
348W
10
-40 to +125
20 Ld 3x4 QFN
L20.3x4
NOTES:
1. Add “-TK” suffix for 1k unit or “-T7A” suffix for 250 unit Tape and Reel options. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin
plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free
products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL23348. For more information on MSL please see techbrief TB363.
3
FN7903.1
August 24, 2011
ISL23348
Absolute Maximum Ratings
Thermal Information
Supply Voltage Range
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
VLOGIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Voltage on Any DCP Terminal Pin . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Voltage on Any Digital Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.0V
Wiper Current IW (10s) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±6mA
ESD Rating
Human Body Model (Tested per JESD22-A114E) . . . . . . . . . . . . . . . . 6kV
CDM Model (Tested per JESD22-A114E) . . . . . . . . . . . . . . . . . . . . . . . 1kV
Machine Model (Tested per JESD22-A115-A) . . . . . . . . . . . . . . . . . 300V
Latch Up (Tested per JESD-78B; Class 2, Level A) . . . . 100mA @ +125°C
Thermal Resistance (Typical)
θJA (°C/W) θJC (°C/W)
20 Ld TSSOP Package (Notes 4, 6) . . . . . .
85
33
20 Ld QFN Package (Notes 5, 7) . . . . . . . .
40
4
Maximum Junction Temperature (Plastic Package) . . . . . . . . . . . .+150°C
Storage Temperature Range. . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C
Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Recommended Operating Conditions
Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .-40°C to +125°C
VCC Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.7V to 5.5V
VLOGIC Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.2V to 5.5V
DCP Terminal Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .0 to VCC
Max Wiper Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ±3mA
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product
reliability and result in failures not covered by warranty.
NOTES:
4. θJA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
5. θJA is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech
Brief TB379.
6. For θJC, the “case temp” location is taken at the package top center.
7. For θJC, the “case temp” location is the center of the exposed metal pad on the package underside.
Analog Specifications VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated.
Boldface limits apply over the operating temperature range, -40°C to +125°C.
SYMBOL
RTOTAL
PARAMETER
RH to RL Resistance
TEST CONDITIONS
VRH, VRL
U option
50
kΩ
T option
100
kΩ
-20
±2
+20
%
W option
125
ppm/°C
U option
65
ppm/°C
T option
45
ppm/°C
Wiper Resistance
RH - floating, VRL = 0V, force IW current to the
wiper, IW = (VCC - VRL)/RTOTAL, VCC = 2.7V to 5.5V
CH/CL/CW
Terminal Capacitance
See “DCP Macro Model” on page 9
ILkgDCP
Leakage on DCP Pins
Voltage at pin from GND to VCC
Noise
Resistor Noise Density
0
70
VCC = 1.7V
PSRR
UNITS
kΩ
VRH or VRL to GND
Feed Thru
MAX
(Note 20)
10
DCP Terminal Voltage
RW
TYP
(Note 8)
W option
RH to RL Resistance Tolerance
End-to-End Temperature Coefficient
MIN
(Note 20)
-0.4
VCC
V
200
Ω
580
Ω
32/32/32
pF
<0.1
0.4
µA
Wiper at middle point, W option
16
nV/√Hz
Wiper at middle point, U option
49
nV/√Hz
Wiper at middle point, T option
61
nV/√Hz
Digital Feed-through from Bus to Wiper Wiper at middle point
-65
dB
Power Supply Reject Ratio
-75
dB
4
Wiper output change if VCC change ±10%;
wiper at middle point
FN7903.1
August 24, 2011
ISL23348
Analog Specifications VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated.
Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)
SYMBOL
MIN
(Note 20)
TYP
(Note 8)
MAX
(Note 20)
W option
-0.5
±0.15
+0.5
LSB
(Note 9)
U, T option
-0.5
±0.15
+0.5
LSB
(Note 9)
W option
-0.5
±0.15
+0.5
LSB
(Note 9)
U, T option
-0.5
±0.15
+0.5
LSB
(Note 9)
-3
-1.5
0
LSB
(Note 9)
-1.5
-0.9
0
LSB
(Note 9)
W option
0
1.5
3
LSB
(Note 9)
U, T option
0
0.9
1.5
LSB
(Note 9)
-2
±0.5
2
LSB
(Note 9)
PARAMETER
TEST CONDITIONS
UNITS
VOLTAGE DIVIDER MODE (0V @ RL; VCC @ RH; measured at RW, unloaded)
INL
(Note 13)
DNL
(Note 12)
FSerror
(Note 11)
Integral Non-linearity, Guaranteed
Monotonic
Differential Non-linearity, Guaranteed
Monotonic
Full-scale Error
W option
U, T option
ZSerror
(Note 10)
Zero-scale Error
Vmatch
(Note 22)
DCP to DCP Matching
DCPs at same tap position, same voltage at all
RH terminals, and same voltage at all RL
terminals
TCV
(Notes 14)
Ratiometric Temperature Coefficient
W option, Wiper Register set to 40 hex
8
ppm/°C
U option, Wiper Register set to 40 hex
4
ppm/°C
T option, Wiper Register set to 40 hex
2.3
ppm/°C
Large Signal Wiper Settling Time
From code 0 to 7f hex, measured from 0 to 1
LSB settling of the wiper
300
ns
-3dB Cutoff Frequency
Wiper at middle point W option
1200
kHz
Wiper at middle point U option
250
kHz
Wiper at middle point T option
120
kHz
tLS_Settling
fcutoff
RHEOSTAT MODE (Measurements between RW and RL pins with RH not connected, or between RW and RH with RL not connected)
RINL
(Note 18)
Integral Non-linearity, Guaranteed
Monotonic
W option; VCC = 2.7V to 5.5V
-1.0
W option; VCC = 1.7V
U, T option; VCC = 2.7V to 5.5V
Differential Non-linearity, Guaranteed
Monotonic
W option; VCC = 2.7V to 5.5V
-0.5
U, T option; VCC = 1.7V
5
±0.15
-0.5
±0.15
+0.5
±0.15
±0.4
MI
(Note 15)
MI
(Note 15)
+0.5
±0.4
-0.5
MI
(Note 15)
MI
(Note 15)
1
W option; VCC = 1.7V
U, T option; VCC = 2.7V to 5.5V
+1.0
4
U, T option; VCC = 1.7V
RDNL
(Note 17)
±0.5
MI
(Note 15)
MI
(Note 15)
+0.5
MI
(Note 15)
MI
(Note 15)
FN7903.1
August 24, 2011
ISL23348
Analog Specifications VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated.
Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)
SYMBOL
PARAMETER
Roffset
(Note 16)
Offset, Wiper at 0 Position
TEST CONDITIONS
W option; VCC = 2.7V to 5.5V
MIN
(Note 20)
TYP
(Note 8)
MAX
(Note 20)
0
1.8
3
W option; VCC = 1.7V
U, T option; VCC = 2.7V to 5.5V
MI
(Note 15)
3
0
MI
(Note 15)
0.3
U, T option; VCC = 1.7V
UNITS
1
MI
(Note 15)
0.5
-2
MI
(Note 15)
Rmatch
(Note 23)
DCP to DCP Matching
Any two DCPs at the same tap position with
the same terminal voltages
2
LSB
(Note 9)
TCR
(Note 19)
Resistance Temperature Coefficient
W option; Wiper register set between 19 hex
and 7f hex
170
ppm/°C
U option; Wiper register set between 19 hex
and 7f hex
80
ppm/°C
T option; Wiper register set between 19 hex
and 7f hex
50
ppm/°C
Operating Specifications
VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated.
Boldface limits apply over the operating temperature range, -40°C to +125°C.
SYMBOL
ILOGIC
ICC
ILOGIC SB
PARAMETER
VLOGIC Supply Current (Write/Read)
VCC Supply Current (Write/Read)
VLOGIC Standby Current
TEST CONDITIONS
MIN
(Note 20)
TYP
(Note 8)
VLOGIC = 5.5V, VCC = 5.5V,
fSCL = 400 kHz (for I2C active read and write)
200
µA
VLOGIC = 1.2V, VCC = 1.7V,
fSCL = 400 kHz (for I2C active read and write)
5
µA
VLOGIC = 5.5V, VCC = 5.5V
18
µA
VLOGIC = 1.2V, VCC = 1.7V
10
µA
VLOGIC = VCC = 5.5V,
I2C interface in standby
2
µA
0.5
µA
3
µA
1.5
µA
2
µA
0.5
µA
3
µA
1.5
µA
0.4
µA
VLOGIC = 1.2V, VCC = 1.7V,
I2C interface in standby
ICC SB
VCC Standby Current
VLOGIC = VCC = 5.5V,
I2C interface in standby
VLOGIC = 1.2V, VCC = 1.7V,
I2C interface in standby
ILOGIC
VLOGIC Shutdown Current
SHDN
VLOGIC = VCC = 5.5V,
I2C interface in standby
VLOGIC = 1.2V, VCC = 1.7V,
I2C interface in standby
ICC SHDN
VCC Shutdown Current
VLOGIC = VCC = 5.5V,
I2C interface in standby
VLOGIC = 1.2V, VCC = 1.7V,
I2C interface in standby
ILkgDig
Leakage Current, at Pins A0, A1, A2,
SDA, SCL
6
MAX
(Note 20) UNITS
Voltage at pin from GND to VLOGIC
-0.4
<0.1
FN7903.1
August 24, 2011
ISL23348
Operating Specifications
VCC = 2.7V to 5.5V, VLOGIC = 1.2V to 5.5V over recommended operating conditions unless otherwise stated.
Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)
SYMBOL
tDCP
tShdnRec
PARAMETER
Wiper Response Time
DCP Recall Time from Shutdown Mode
VCC, VLOGIC VCC ,VLOGIC Ramp Rate
Ramp
(Note 21)
Serial Interface Specification
SYMBOL
MIN
(Note 20)
TEST CONDITIONS
TYP
(Note 8)
MAX
(Note 20) UNITS
W option; SCL rising edge at the acknowledge bit
after data byte to wiper new position from 10% to
90% of the final value.
0.4
µs
U option; SCL rising edge of the acknowledge bit
after data byte to wiper new position from 10% to
90% of the final value.
1.5
µs
T option; SCL rising edge of the acknowledge bit
after data byte to wiper new position from 10% to
90% of the final value.
3.5
µs
SCL rising edge of the acknowledge bit after ACR
data byte to wiper recalled position and RH
connection
1.5
µs
Ramp monotonic at any level
0.01
50
V/ms
For SCL, SDA, A0, A1, A2 unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
(Note 20)
TYP
(Note 8)
MAX
(Note 20)
UNITS
VIL
Input LOW Voltage
-0.3
0.3 x VLOGIC
V
VIH
Input HIGH Voltage
0.7 x VLOGIC
VLOGIC + 0.3
V
Hysteresis
VOL
SDA and SCL Input Buffer
Hysteresis
VLOGIC > 2V
0.05 x VLOGIC
V
VLOGIC < 2V
0.1 x VLOGIC
V
SDA Output Buffer LOW Voltage
IOL = 3mA, VLOGIC > 2V
0
IOL = 1.5mA, VLOGIC < 2V
Cpin
SDA, SCL Pin Capacitance
fSCL
SCL Frequency
tsp
Pulse Width Suppression Time at
SDA and SCL Inputs
tAA
0.4
V
0.2 x VLOGIC
V
10
pF
400
kHz
Any pulse narrower than the max spec is
suppressed
50
ns
SCL Falling Edge to SDA Output
Data Valid
SCL falling edge crossing 30% of VLOGIC, until
SDA exits the 30% to 70% of VLOGIC window
900
ns
tBUF
Time the Bus Must be Free Before
the Start of a New Transmission
SDA crossing 70% of VLOGIC during a STOP
condition, to SDA crossing 70% of VLOGIC during
the following START condition
1300
ns
tLOW
Clock LOW Time
Measured at the 30% of VLOGIC crossing
1300
ns
tHIGH
Clock HIGH Time
Measured at the 70% of VLOGIC crossing
600
ns
tSU:STA
START Condition Set-up Time
SCL rising edge to SDA falling edge; both crossing
70% of VLOGIC
600
ns
tHD:STA
START Condition Hold Time
From SDA falling edge crossing 30% of VLOGIC to
SCL falling edge crossing 70% of VLOGIC
600
ns
tSU:DAT
Input Data Set-up Time
From SDA exiting the 30% to 70% of VLOGIC
window, to SCL rising edge crossing 30% of
VLOGIC
100
ns
tHD:DAT
Input Data Hold Time
From SCL falling edge crossing 70% of VLOGIC to
SDA entering the 30% to 70% of VLOGIC window
0
ns
7
FN7903.1
August 24, 2011
ISL23348
Serial Interface Specification
SYMBOL
For SCL, SDA, A0, A1, A2 unless otherwise noted. (Continued)
PARAMETER
TEST CONDITIONS
tSU:STO
STOP Condition Set-up Time
From SCL rising edge crossing 70% of VLOGIC, to
SDA rising edge crossing 30% of VLOGIC
tHD:STO
STOP Condition Hold Time for Read From SDA rising edge to SCL falling edge; both
or Write
crossing 70% of VLOGIC
MIN
(Note 20)
TYP
(Note 8)
MAX
(Note 20)
UNITS
600
ns
1300
ns
0
ns
tDH
Output Data Hold Time
From SCL falling edge crossing 30% of VLOGIC,
until SDA enters the 30% to 70% of VLOGIC
window. IOL = 3mA, VLOGIC > 2V. IOL = 0.5mA,
VLOGIC < 2V
tR
SDA and SCL Rise Time
From 30% to 70% of VLOGIC
20 + 0.1 x Cb
250
ns
tF
SDA and SCL Fall Time
From 70% to 30% of VLOGIC
20 + 0.1 x Cb
250
ns
Cb
Capacitive Loading of SDA or SCL
Total on-chip and off-chip
10
400
pF
tSU:A
A1, A0, A2 Setup Time
Before START condition
600
ns
tHD:A
A1, A0, A2 Hold Time
After STOP condition
600
ns
NOTES:
8. Typical values are for TA = +25°C and 3.3V supply voltages.
9. LSB = [V(RW)127 – V(RW)0]/127. V(RW)127 and V(RW)0 are V(RW) for the DCP register set to 7f hex and 00 hex respectively. LSB is the incremental
voltage when changing from one tap to an adjacent tap.
10. ZS error = V(RW)0/LSB.
11. FS error = [V(RW)127 – VCC]/LSB.
12. DNL = [V(RW)i – V(RW)i-1]/LSB-1, for i = 1 to 127. i is the DCP register setting.
13. INL = [V(RW)i – i • LSB – V(RW)0]/LSB for i = 1 to 127
Max ( V ( RW ) i ) – Min ( V ( RW ) i )
14.
for i = 16 to 127 decimal, T = -40°C to +125°C. Max( ) is the maximum value of the wiper voltage
10 6
TC V = ------------------------------------------------------------------------------ × --------------------V ( RW i ( +25°C ) )
+165°C and Min( ) is the minimum value of the wiper voltage over the temperature range.
15. MI = |RW127 – RW0|/127. MI is a minimum increment. RW127 and RW0 are the measured resistances for the DCP register set to 7f hex and 00
hex respectively.
16. Roffset = RW0/MI, when measuring between RW and RL.
Roffset = RW127/MI, when measuring between RW and RH.
17. RDNL = (RWi – RWi-1)/MI -1, for i = 8 to 127.
18. RINL = [RWi – (MI • i) – RW0]/MI, for i = 8 to 127.
6
for i = 8 to 127, T = -40°C to +125°C. Max( ) is the maximum value of the resistance and Min( ) is the
[ Max ( Ri ) – Min ( Ri ) ]
10
TC R = ------------------------------------------------------- × --------------------Ri ( +25°C )
+165°C minimum value of the resistance over the temperature range.
20. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
19.
21. It is preferable to ramp up both the VLOGIC and the VCC supplies at the same time. If this is not possible, it is recommended to ramp-up the VLOGIC
first followed by the VCC.
22. VMATCH = [V(RWx)i - V(RWy)i]/LSB, for i = 1 to 127, x = 0 to 3 and y = 0 to 3.
23. RMATCH = (RWi,x - RWi,y)/MI, for i = 1 to 127, x = 0 to 3 and y = 0 to 3.
8
FN7903.1
August 24, 2011
ISL23348
DCP Macro Model
RTOTAL
RH
RL
CH
CL
CW
32pF
32pF
32pF
RW
Timing Diagrams
SDA vs SCL Timing
tHIGH
tF
SCL
tLOW
tsp
tR
tSU:DAT
tSU:STA
tHD:DAT
tHD:STA
SDA
(INPUT TIMING)
tSU:STO
tAA
tDH
tBUF
SDA
(OUTPUT TIMING)
A0, A1 and A2 Pin Timing
START
SCL
STOP
CLK 1
SDA
tSU:A
tHD:A
A0, A1, A2
9
FN7903.1
August 24, 2011
ISL23348
Typical Performance Curves
0.15
0.04
0.02
0.05
DNL (LSB)
DNL (LSB)
0.10
0.00
-0.05
0.00
-0.02
-0.10
-0.15
0
32
64
96
-0.04
0
128
32
64
TAP POSITION (DECIMAL)
96
128
TAP POSITION (DECIMAL)
FIGURE 3. 10kΩ DNL vs TAP POSITION, VCC = 3.3V, +25°C
FIGURE 4. 50kΩ DNL vs TAP POSITION, VCC = 3.3V, +25°C
0.15
0.16
0.10
0.12
INL (LSB)
INL (LSB)
0.05
0.00
-0.05
0.08
0.04
-0.10
0.00
-0.15
0
32
64
96
128
0
32
TAP POSITION (DECIMAL)
64
96
128
TAP POSITION (DECIMAL)
FIGURE 5. 10kΩ INL vs TAP POSITION, VCC = 3.3V, +25°C
FIGURE 6. 50kΩ INL vs TAP POSITION, VCC = 3.3V, +25°C
0.15
0.04
0.10
0.02
RDNL (MI)
RDNL (MI)
0.05
0.00
-0.05
0.00
-0.02
-0.10
-0.04
-0.15
0
32
64
96
128
TAP POSITION (DECIMAL)
FIGURE 7. 10kΩ RDNL vs TAP POSITION, VCC = 3.3V, +25°C
10
0
32
64
96
128
TAP POSITION (DECIMAL)
FIGURE 8. 50kΩ RDNL vs TAP POSITION, VCC = 3.3V, +25°C
FN7903.1
August 24, 2011
ISL23348
Typical Performance Curves
(Continued)
0.08
0.30
0.25
0.04
RINL (MI)
RINL (MI)
0.20
0.15
0.00
0.10
-0.04
0.05
0.00
-0.08
0
32
64
96
128
0
32
TAP POSITION (DECIMAL)
FIGURE 9. 10kΩ RINL vs TAP POSITION, VCC = 3.3V, +25°C
128
120
+25°C
+125°C
80
WIPER RESISTANCE (Ω)
WIPER RESISTANCE (Ω)
96
FIGURE 10. 50kΩ RINL vs TAP POSITION, VCC = 3.3V, +25°C
100
60
40
-40°C
20
0
0
32
64
96
+25°C
100
60
40
-40°C
20
0
128
FIGURE 11. 10kΩ WIPER RESISTANCE vs TAP POSITION, VCC = 3.3V
0
150
30
TCv (ppm/°C)
40
50
32
64
96
TAP POSITION (DECIMAL)
128
FIGURE 12. 50kΩ WIPER RESISTANCE vs TAP POSITION, VCC = 3.3V
200
100
+125°C
80
TAP POSITION (DECIMAL)
TCv (ppm/°C)
64
TAP POSITION (DECIMAL)
20
10
0
0
15
43
71
99
TAP POSITION (DECIMAL)
FIGURE 13. 10kΩ TCv vs TAP POSITION, VCC = 3.3V
11
127
15
43
71
99
127
TAP POSITION (DECIMAL)
FIGURE 14. 50kΩ TCv vs TAP POSITION, VCC = 3.3V
FN7903.1
August 24, 2011
ISL23348
Typical Performance Curves
(Continued)
100
400
80
TCr (ppm/°C)
TCr (ppm/°C)
300
200
100
60
40
20
0
0
15
43
71
99
TAP POSITION (DECIMAL)
15
127
43
71
99
127
TAP POSITION (DECIMAL)
FIGURE 15. 10kΩ TCr vs TAP POSITION
FIGURE 16. 50kΩ TCr vs TAP POSITION, VCC = 3.3V
100
20
80
TCr (ppm/°C)
TCv (ppm/°C)
15
10
5
60
40
20
0
0
15
43
71
99
TAP POSITION (DECIMAL)
FIGURE 17. 100kΩ TCv vs TAP POSITION, VCC = 3.3V
127
15
43
71
99
127
TAP POSITION (DECIMAL)
FIGURE 18. 100kΩ TCr vs TAP POSITION, VCC = 3.3V
CH1: 20mV/DIV, 2µs/DIV
CH2: 2V/DIV, 2µs/DIV
SCL CLOCK
RW PIN
WIPER
SCL
9TH CLK OF THE
DATA BYTE (ACK)
CH1: 1V/DIV, 1µs/DIV
CH2: 10mV/DIV, 1µs/DIV
FIGURE 19. WIPER DIGITAL FEED-THROUGH
12
FIGURE 20. WIPER TRANSITION GLITCH
FN7903.1
August 24, 2011
ISL23348
Typical Performance Curves
1V/DIV
0.2µs/DIV
(Continued)
SCL
VCC
0.5V/DIV
20µs/DIV
SCL 9TH CLOCK OF THE
DATA BYTE (ACK)
WIPER
WIPER
CH1: RH TERMINAL
CH2: RW TERMINAL
0.5V/DIV, 0.2µs/DIV
-3dB FREQUENCY = 1.437MHz AT MIDDLE TAP
FIGURE 23. 10kΩ -3dB CUT OFF FREQUENCY
FIGURE 22. POWER-ON START-UP IN VOLTAGE DIVIDER MODE
1.8
STANDBY CURRENT ICC (µA)
FIGURE 21. WIPER LARGE SIGNAL SETTLING TIME
1.6
1.4
1.2
1.0
VCC = 5.5V, VLOGIC = 5.5V
0.8
0.6
0.4
VCC = 1.7V, VLOGIC = 1.2V
0.2
0
-40
-15
10
35
60
TEMPERATURE (°C)
Bus Interface Pins
Potentiometers Pins
SERIAL DATA INPUT/OUTPUT (SDA)
The high (RHi, i = 0, 1, 2, 3) and low (RLi, i = 0, 1, 2, 3) terminals
of the ISL23348 are equivalent to the fixed terminals of a
mechanical potentiometer. RHi and RLi are referenced to the
relative position of the wiper and not the voltage potential on the
terminals. With WRi set to 127 decimal, the wiper will be closest
to RHi, and with the WRi set to 0, the wiper is closest to RLi.
110
FIGURE 24. STANDBY CURRENT vs TEMPERATURE
Functional Pin Descriptions
RHI AND RLI
85
The SDA is a bidirectional serial data input/output pin for I2C
interface. It receives device address, wiper address and data
from an I2C external master device at the rising edge of the serial
clock SCL, and it shifts out data after each falling edge of the
serial clock.
SDA requires an external pull-up resistor, since it is an open drain
input/output.
SERIAL CLOCK (SCL)
RWI
RWi (i = 0, 1, 3) is the wiper terminal, and it is equivalent to the
movable terminal of a mechanical potentiometer. The position of
the wiper within the array is determined by the WRi register.
This input is the serial clock of the I2C serial interface. SCL
requires an external pull-up resistor, since a master is an open
drain output.
DEVICE ADDRESS (A2, A1, A0)
VCC
Power terminal for the potentiometer section analog power source.
Can be any value needed to support the voltage range of the DCP
pins, from 1.7V to 5.5V, independent of the VLOGIC voltage.
13
The address inputs are used to set the least significant 3 bits of
the 7-bit I2C interface slave address. A match in the slave
address serial data stream must match with the Address input
FN7903.1
August 24, 2011
ISL23348
pins in order to initiate communication with the ISL23348. A
maximum of eight ISL23348 devices may occupy the I2C serial
bus (see Table 3).
VLOGIC
Digital power source for the logic control section. It supplies an
internal level translator for 1.2V to 5.5V serial bus operation. Use
the same supply as the I2C logic source.
Memory Description
The ISL23348 contains five volatile 8-bit registers: Wiper Register
WR0, Wiper Register WR1, Wiper Register WR2, Wiper Register
WR3 and Access Control Register (ACR). The memory map of
ISL23348 is shown in Table 1. The Wiper Register WRi at address i
contains current wiper position of DCPi (i = 0, 1, 2, 3). The Access
Control Register (ACR) at address 10h contains information and
control bits described in Table 2.
Principles of Operation
The ISL23348 is an integrated circuit incorporating four DCPs
with its associated registers and an I2C serial interface providing
direct communication between a host and the potentiometer.
The resistor array is comprised of individual resistors connected
in series. At either end of the array and between each resistor is
an electronic switch that transfers the potential at that point to
the wiper.
The electronic switches on the device operate in a
“make-before-break” mode when the wiper changes tap
positions.
Voltage at any of the DCP pins, RHi, RLi or RWi, should not
exceed VCC level at any conditions during power-up and normal
operation.
The VLOGIC pin is the terminal for the logic control digital power
source. It should use the same supply as the I2C logic source,
which allows reliable communication with a wide range of
microcontrollers and is independent from the VCC level. This is
extremely important in systems where the master supply has
lower levels than the DCP analog supply.
DCP Description
Each DCP is implemented with a combination of resistor elements
and CMOS switches. The physical ends of each DCP are equivalent
to the fixed terminals of a mechanical potentiometer (RHi and RLi
pins). The RWi pin of the DCP is connected to intermediate nodes,
and is equivalent to the wiper terminal of a mechanical
potentiometer. The position of the wiper terminal within the DCP is
controlled by an 8-bit volatile Wiper Register (WRi). When the WRi of
a DCP contains all zeroes (WRi[7:0] = 00h), its wiper terminal (RW)
is closest to its “Low” terminal (RLi). When the WRi register of a DCP
contains all ones (WRi[7:0] = 7fh), its wiper terminal (RWi) is closest
to its “High” terminal (RHi). As the value of the WRi increases from
all zeroes (0) to all ones (127 decimal), the wiper moves
monotonically from the position closest to RLi to the position closest
to RHi. At the same time, the resistance between RWi and RLi
increases monotonically, while the resistance between RHi and RWi
decreases monotonically.
While the ISL23348 is being powered up, all the wipers (WRi) are
reset to 40h (64 decimal), which positions RWi at the center
between RLi and RHi.
The WRi can be read or written to directly using the I2C serial
interface as described in the following sections.
14
TABLE 1. MEMORY MAP
ADDRESS
(hex)
VOLATILE
REGISTER NAME
DEFAULT SETTING
(hex)
10
ACR
40
3
WR3
40
2
WR2
40
1
WR1
40
0
WR0
40
TABLE 2. ACCESS CONTROL REGISTER (ACR)
BIT #
7
6
5
4
3
2
1
0
NAME/
VALUE
0
SHDN
0
0
0
0
0
0
Shutdown Function
The SHDN bit (ACR[6]) disables or enables shutdown mode for all
DCP channels simultaneously. When this bit is 0, i.e., DCP is forced
to end-to-end open circuit and RW is connected to RL through a
2kΩ serial resistor, as shown in Figure 25. The default value of the
SHDN bit is 1.
RH
RW
2kΩ
RL
FIGURE 25. DCP CONNECTION IN SHUTDOWN MODE
When the device enters shutdown, all current DCP WRi settings are
maintained. When the device exits shutdown, the wipers will return
to the previous WRi settings after a short settling time (see
Figure 26).
In shutdown mode, if there is a glitch on the power supply which
causes it to drop below 1.3V for more than 0.2µs to 0.4µs, the
wipers will be RESET to their mid positions. This is done to avoid
an undefined state at the wiper outputs.
FN7903.1
August 24, 2011
WIPER VOLTAGE, VRW (V)
ISL23348
POWER-UP
All I2C interface operations must begin with a START condition,
which is a HIGH-to-LOW transition of SDA while SCL is HIGH. The
ISL23348 continuously monitors the SDA and SCL lines for the
START condition and does not respond to any command until this
condition is met (see Figure 27). A START condition is ignored
during the power-up of the device.
MID SCALE = 80H
USER PROGRAMMED
AFTER SHDN
SHDN ACTIVATED SHDN RELEASED
WIPER RESTORE TO
THE ORIGINAL POSITION
SHDN MODE
0
TIME (s)
FIGURE 26. SHUTDOWN MODE WIPER RESPONSE
I2C Serial Interface
The ISL23348 supports an I2C bidirectional bus oriented
protocol. The protocol defines any device that sends data onto
the bus as a transmitter and the receiving device as the receiver.
The device controlling the transfer is a master and the device
being controlled is the slave. The master always initiates data
transfers and provides the clock for both transmit and receive
operations. Therefore, the ISL23348 operates as a slave device
in all applications.
All communication over the I2C interface is conducted by sending
the MSB of each byte of data first.
Protocol Conventions
Data states on the SDA line must change only during SCL LOW
periods. SDA state changes during SCL HIGH are reserved for
indicating START and STOP conditions (see Figure 27). On
power-up of the ISL23348, the SDA pin is in the input mode.
All I2C interface operations must be terminated by a STOP
condition, which is a LOW to HIGH transition of SDA while SCL is
HIGH (see Figure 27). A STOP condition at the end of a read
operation or at the end of a write operation places the device in
its standby mode.
An ACK (Acknowledge) is a software convention used to indicate
a successful data transfer. The transmitting device, either master
or slave, releases the SDA bus after transmitting eight bits.
During the ninth clock cycle, the receiver pulls the SDA line LOW
to acknowledge the reception of the eight bits of data
(see Figure 28).
The ISL23348 responds with an ACK after recognition of a START
condition followed by a valid Identification Byte, and once again
after successful receipt of an Address Byte. The ISL23348 also
responds with an ACK after receiving a Data Byte of a write
operation. The master must respond with an ACK after receiving
a Data Byte of a read operation.
A valid Identification Byte contains 1010 as the four MSBs, and
the following three bits are matching the logic values present at
pins A2, A1 and A0. The LSB is the Read/Write bit. Its value is “1”
for a Read operation and “0” for a Write operation (see Table 3).
TABLE 3. IDENTIFICATION BYTE FORMAT
LOGIC VALUES AT PINS A2, A1 AND A0 RESPECTIVELY
1
0
1
0
A2
(MSB)
A1
A0
R/W
(LSB)
SCL
SDA
START
DATA
STABLE
DATA
CHANGE
DATA
STABLE
STOP
FIGURE 27. VALID DATA CHANGES, START AND STOP CONDITIONS
15
FN7903.1
August 24, 2011
ISL23348
SCL FROM
MASTER
1
8
9
SDA OUTPUT FROM
TRANSMITTER
HIGH IMPEDANCE
HIGH IMPEDANCE
SDA OUTPUT FROM
RECEIVER
START
ACK
FIGURE 28. ACKNOWLEDGE RESPONSE FROM RECEIVER
SIGNALS FROM
THE MASTER
S
T
A
R
T
SIGNAL AT SDA
WRITE
IDENTIFICATION
BYTE
ADDRESS
BYTE
1 0 1 0 A2 A1 A0 0
SIGNALS FROM
THE SLAVE
S
T
O
P
DATA
BYTE
0 0 0
A
C
K
A
C
K
A
C
K
FIGURE 29. BYTE WRITE SEQUENCE
SIGNALS
FROM THE
MASTER
S
T
A
R
T
SIGNAL AT SDA
IDENTIFICATION
BYTE WITH
R/W = 0
ADDRESS
BYTE
1 0 1 0 A2 A1 A0 0
A
C
K
S
A T
C O
K P
A
C
K
1 0 1 0 A2 A1 A0 1
0 0 0
A
C
K
SIGNALS FROM
THE SLAVE
S
READ
T
IDENTIFICATION
A
BYTE WITH
R
R/W = 1
T
A
C
K
A
C
K
FIRST READ
DATA BYTE
LAST READ
DATA BYTE
FIGURE 30. READ SEQUENCE
Write Operation
Read Operation
A Write operation requires a START condition, followed by a valid
Identification Byte, a valid Address Byte, a Data Byte, and a STOP
condition. After each of the three bytes, the ISL23348 responds
with an ACK. The data is transferred from I2C block to the
corresponding register at the 9th clock of the data byte and
device enters its standby state (see Figures 28 and 29).
A Read operation consists of a three byte instruction followed by
one or more Data Bytes (see Figure 30). The master initiates the
operation issuing the following sequence: a START, the
Identification byte with the R/W bit set to “0”, an Address Byte, a
second START, and a second Identification byte with the R/W bit
set to “1”. After each of the three bytes, the ISL23348 responds
with an ACK; then the ISL23348 transmits Data Byte. The master
terminates the read operation issuing a NACK (ACK) and a STOP
condition following the last bit of the last Data Byte (see
Figure 30).
It is possible to perform a sequential Write to all DCP channels
via a single Write operation. The command is initiated by sending
an additional Data Byte after the first Data byte instead of
sending a STOP condition.
16
FN7903.1
August 24, 2011
ISL23348
Applications Information
Wiper Transition
VLOGIC Requirements
When stepping up through each tap in voltage divider mode,
some tap transition points can result in noticeable voltage
transients, or overshoot/undershoot, resulting from the sudden
transition from a very low impedance “make” to a much higher
impedance “break” within a short period of time (<1µs). There
are several code transitions such as 0Fh to 10h, 1Fh to 20h,
which have higher transient glitch. Note, that all switching
transients will settle well within the settling time as stated in the
datasheet. A small capacitor can be added externally to reduce
the amplitude of these voltage transients. However, that will also
reduce the useful bandwidth of the circuit, thus may not be a
good solution for some applications. It may be a good idea, in
that case, to use fast amplifiers in a signal chain for fast
recovery.
VLOGIC should be powered continuously during normal operation.
In a case where turning VLOGIC OFF is necessary, it is
recommended to ground the VLOGIC pin of the ISL23348.
Grounding the VLOGIC pin or both VLOGIC and VCC does not affect
other devices on the same bus. It is good practice to put a 1µF
cap in parallel to 0.1µF as close to the VLOGIC pin as possible.
VCC Requirements and Placement
It is recommended to put a 1µF capacitor in parallel with 0.1µF
decoupling capacitor close to the VCC pin.
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make
sure you have the latest Rev.
DATE
REVISION
CHANGE
August 24, 2011
FN7903.1
Page 1 - Replace Figure 1 with Figure 1 from ISL23448
Corrected limits in Analog Spec table for INL, DNL, FSerror, ZSerror, RINL, RDNL, Roffset.
August 19, 2011
FN7903.0
Initial release.
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address
some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product
families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil
product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on
intersil.com: ISL23348
To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php
For additional products, see www.intersil.com/product_tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted
in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time
without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be
accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third
parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
17
FN7903.1
August 24, 2011
ISL23348
Package Outline Drawing
M20.173
20 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 2, 5/10
A
1
3
6.50 ±0.10
6.40
PIN #1
I.D. MARK
4.40 ±0.10
2
SEE DETAIL "X"
10
20
3
0.20 C B A
1
9
B
0.65
0.09-0.20
TOP VIEW
END VIEW
1.00 REF
H
- 0.05
C
0.90 +0.15/-0.10
1.20 MAX
SEATING
PLANE
GAUGE
PLANE
0.25 +0.05/-0.06 5
0.10 M C B A
0.10 C
0°-8°
0.05 MIN
0.15 MAX
SIDE VIEW
0.25
0.60 ±0.15
DETAIL "X"
(1.45)
NOTES:
1. Dimension does not include mold flash, protrusions or gate burrs.
(5.65)
Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
2. Dimension does not include interlead flash or protrusion. Interlead
flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane H.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion. Allowable protrusion
shall be 0.08mm total in excess of dimension at maximum material
condition. Minimum space between protrusion and adjacent lead
(0.65 TYP)
(0.35 TYP)
TYPICAL RECOMMENDED LAND PATTERN
is 0.07mm.
6. Dimension in ( ) are for reference only.
7. Conforms to JEDEC MO-153.
18
FN7903.1
August 24, 2011
ISL23348
Package Outline Drawing
L20.3x4
20 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
Rev 1, 3/10
3.00
0.10 M C A B
0.05 M C
A
B
4
20X 0.25
16X 0.50
+0.05
-0.07
17
A
16
6
PIN 1
INDEX AREA
6
PIN 1 INDEX AREA
(C 0.40)
20
1
4.00
2.65
11
+0.10
-0.15
6
0.15 (4X)
A
10
7
VIEW "A-A"
1.65
TOP VIEW
+0.10
-0.15
20x 0.40±0.10
BOTTOM VIEW
SEE DETAIL "X"
0.10 C
C
0.9± 0.10
SEATING PLANE
0.08 C
SIDE VIEW
(16 x 0.50)
(2.65)
(3.80)
(20 x 0.25)
C
(20 x 0.60)
0.2 REF
5
0.00 MIN.
0.05 MAX.
(1.65)
(2.80)
DETAIL "X"
TYPICAL RECOMMENDED LAND PATTERN
NOTES:
1. Dimensions are in millimeters.
Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension applies to the metallized terminal and is measured
between 0.15mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be
located within the zone indicated. The pin #1 indentifier may be
either a mold or mark feature.
19
FN7903.1
August 24, 2011