ON MC34151P High speed dual mosfet driver Datasheet

MC34151, MC33151
High Speed Dual
MOSFET Drivers
The MC34151/MC33151 are dual inverting high speed drivers
specifically designed for applications that require low current digital
circuitry to drive large capacitive loads with high slew rates. These
devices feature low input current making them CMOS and LSTTL
logic compatible, input hysteresis for fast output switching that is
independent of input transition time, and two high current totem pole
outputs ideally suited for driving power MOSFETs. Also included is
an undervoltage lockout with hysteresis to prevent erratic system
operation at low supply voltages.
Typical applications include switching power supplies, dc to dc
converters, capacitor charge pump voltage doublers/inverters, and
motor controllers.
These devices are available in dual–in–line and surface mount
packages.
• Two Independent Channels with 1.5 A Totem Pole Output
• Output Rise and Fall Times of 15 ns with 1000 pF Load
• CMOS/LSTTL Compatible Inputs with Hysteresis
• Undervoltage Lockout with Hysteresis
• Low Standby Current
• Efficient High Frequency Operation
• Enhanced System Performance with Common Switching Regulator
Control ICs
• Pin Out Equivalent to DS0026 and MMH0026
Representative Block Diagram
VCC
6
+
+
+
–
http://onsemi.com
MARKING
DIAGRAMS
8
MC3x151P
AWL
YYWW
PDIP–8
P SUFFIX
CASE 626
8
1
1
8
SO–8
D SUFFIX
CASE 751
8
1
3x151
ALYW
1
x
= 3 or 4
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
PIN CONNECTIONS
N.C.
1
8
N.C.
Logic Input A
2
7
Drive Output A
Gnd
3
6
VCC
Logic Input B
4
5
Drive Output B
+
(Top View)
5.7V
+
Drive Output A
Logic Input A
100k
2
ORDERING INFORMATION
7
Device
Package
Shipping
MC34151D
SO–8
98 Units/Rail
MC34151DR2
SO–8
2500 Tape & Reel
MC34151P
PDIP–8
50 Units/Rail
MC33151D
SO–8
98 Units/Rail
MC33151DR2
SO–8
2500 Tape & Reel
PDIP–8
50 Units/Rail
SO–8
2500 Units/Rail
+
+
Drive Output B
100k
Logic Input B
4
5
MC33151P
Gnd
 Semiconductor Components Industries, LLC, 2000
April, 2000 – Rev. 1
MC33151VDR2
3
1
Publication Order Number:
MC34151/D
MC34151, MC33151
MAXIMUM RATINGS
Symbol
Value
Unit
Power Supply Voltage
Rating
VCC
20
V
Logic Inputs (Note 1.)
Vin
–0.3 to VCC
V
IO
IO(clamp)
1.5
1.0
PD
RθJA
0.56
180
W
°C/W
PD
RθJA
1.0
100
W
°C/W
Operating Junction Temperature
TJ
+150
°C
Operating Ambient Temperature
MC34151
MC33151
TA
Drive Outputs (Note 2.)
Totem Pole Sink or Source Current
Diode Clamp Current (Drive Output to VCC)
A
Power Dissipation and Thermal Characteristics
D Suffix SO–8 Package Case 751
Maximum Power Dissipation @ TA = 50°C
Thermal Resistance, Junction–to–Air
P Suffix 8–Pin Package Case 626
Maximum Power Dissipation @ TA = 50°C
Thermal Resistance, Junction–to–Air
°C
0 to +70
–40 to +85
Storage Temperature Range
Tstg
°C
–65 to +150
ELECTRICAL CHARACTERISTICS (VCC = 12 V, for typical values TA = 25°C, for min/max values TA is the only operating
ambient temperature range that applies [Note 3.], unless otherwise noted.)
Characteristics
Symbol
Min
Typ
Max
Unit
Input Threshold Voltage – High State Logic 1
Input Threshold Voltage – Low State Logic 0
VIH
VIL
2.6
–
1.75
1.58
–
0.8
V
Input Current – High State (VIH = 2.6 V)
Input Current – Low State (VIL = 0.8 V)
IIH
IIL
–
–
200
20
500
100
µA
VOL
–
–
–
10.5
10.4
9.5
0.8
1.1
1.7
11.2
11.1
10.9
1.2
1.5
2.5
–
–
–
V
RPD
–
100
–
kΩ
tPLH(in/out)
tPHL(in/out)
–
–
35
36
100
100
Drive Output Rise Time (10% to 90%) CL = 1.0 nF
Drive Output Rise Time (10% to 90%) CL = 2.5 nF
tr
–
–
14
31
30
–
ns
Drive Output Fall Time (90% to 10%) CL = 1.0 nF
Drive Output Fall Time (90% to 10%) CL = 2.5 nF
tf
–
–
16
32
30
–
ns
–
–
6.0
10.5
10
15
LOGIC INPUTS
DRIVE OUTPUT
Output Voltage – Low State (ISink = 10 mA)
Output Voltage – Low State (ISink = 50 mA)
Output Voltage – Low State (ISink = 400 mA)
Output Voltage – High State (ISource = 10 mA)
Output Voltage – High State (ISource = 50 mA)
Output Voltage – High State (ISource = 400 mA)
VOH
Output Pull–Down Resistor
SWITCHING CHARACTERISTICS (TA = 25°C)
Propagation Delay (10% Input to 10% Output, CL = 1.0 nF)
Logic Input to Drive Output Rise
Logic Input to Drive Output Fall
ns
TOTAL DEVICE
Power Supply Current
Standby (Logic Inputs Grounded)
Operating (CL = 1.0 nF Drive Outputs 1 and 2, f = 100 kHz)
ICC
Operating Voltage
mA
VCC
6.5
–
1. For optimum switching speed, the maximum input voltage should be limited to 10 V or VCC, whichever is less.
2. Maximum package power dissipation limits must be observed.
3. Tlow = 0°C for MC34151
Thigh = +70°C for MC34151
–40°C for MC33151
+85°C for MC33151
http://onsemi.com
2
18
V
MC34151, MC33151
12
4.7 V 0.1
+
6
+
+
+
+
–
+
5.7V
Drive Output
7
100k
2
Logic Input
50
CL
5.0 V
Logic Input
tr, tf ≤ 10 ns
0V
+
+
90%
10%
tPLH
5
4
100k
tPHL
90%
10%
Drive Output
3
Figure 1. Switching Characteristics Test Circuit
Figure 2. Switching Waveform Definitions
2.2
V th , INPUT THRESHOLD VOLTAGE (V)
I in , INPUT CURRENT (mA)
2.4
VCC = 12 V
TA = 25°C
2.0
1.6
1.2
0.8
0.4
0
0
2.0
4.0
6.0
8.0
Vin, INPUT VOLTAGE (V)
10
VCC = 12 V
2.0
1.8
Upper Threshold
Low State Output
1.6
1.4
Lower Threshold
High State Output
1.2
1.0
–55
12
200
VCC = 12 V
CL = 1.0 nF
TA = 25°C
–25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
100
125
Figure 4. Logic Input Threshold Voltage
versus Temperature
t PHL(IN/OUT) , DRIVE OUTPUT PROPAGATION DELAY (ns)
t PLH(IN/OUT) , DRIVE OUTPUT PROPAGATION DELAY (ns)
Figure 3. Logic Input Current versus
Input Voltage
160
tr
tf
Overdrive Voltage is with Respect
to the Logic Input Lower Threshold
120
80
40
Vth(lower)
0
–1.6
–1.2
–0.8
–0.4
0
Vin, INPUT OVERDRIVE VOLTAGE BELOW LOWER THRESHOLD (V)
Figure 5. Drive Output Low–to–High Propagation
Delay versus Logic Overdrive Voltage
200
Overdrive Voltage is with Respect
to the Logic Input Lower Threshold
160
VCC = 12 V
CL = 1.0 nF
TA = 25°C
120
80
40
0
Vth(upper)
0
1.0
2.0
3.0
4.0
Vin, INPUT OVERDRIVE VOLTAGE ABOVE UPPER THRESHOLD (V)
Figure 6. Drive Output High–to–Low Propagation
Delay versus Logic Input Overdrive Voltage
http://onsemi.com
3
90%
Logic Input
V clamp , OUTPUT CLAMP VOLTAGE (V)
MC34151, MC33151
VCC = 12 V
Vin = 5 V to 0 V
CL = 1.0 nF
TA = 25°C
Drive Output
10%
3.0
High State Clamp
(Drive Output Driven Above VCC)
1.0
VCC
0
Gnd
0
50 ns/DIV
–1.0
–2.0
Source Saturation VCC = 12 V
(Load to Ground) 80 µs Pulsed Load
120 Hz Rate
TA = 25°C
–3.0
3.0
2.0
1.0
0
Sink Saturation
(Load to VCC)
0
0.2
Gnd
0.4
0.6
0.8
1.0
IO, OUTPUT LOAD CURRENT (A)
0.2
0.4
0.6
0.8
1.0
IO, OUTPUT LOAD CURRENT (A)
1.2
1.4
0
–0.5
–0.7
–0.9
–1.1
1.9
1.7
Source Saturation
(Load to Ground) VCC
Isource = 10 mA
1.4
VCC = 12 V
Isource = 400 mA
Isink = 400 mA
1.5
1.0
Isink = 10 mA
0.8
Gnd
Sink Saturation
0.6
(Load to VCC)
0
–55
–25
0
25
50
75
TA, AMBIENT TEMPERATURE (°C)
Figure 9. Drive Output Saturation Voltage
versus Load Current
100
Figure 10. Drive Output Saturation Voltage
versus Temperature
90%
VCC = 12 V
Vin = 5 V to 0 V
CL = 1.0 nF
TA = 25°C
90%
VCC = 12 V
Vin = 5 V to 0 V
CL = 1.0 nF
TA = 25°C
10%
1.2
Figure 8. Drive Output Clamp Voltage
versus Clamp Current
V sat , OUTPUT SATURATION VOLTAGE(V)
V sat , OUTPUT SATURATION VOLTAGE(V)
Figure 7. Propagation Delay
VCC
Low State Clamp
(Drive Output Driven Below Ground)
0
–1.0
0
VCC = 12 V
80 µs Pulsed Load
120 Hz Rate
TA = 25°C
2.0
10%
10 ns/DIV
10 ns/DIV
Figure 11. Drive Output Rise Time
Figure 12. Drive Output Fall Time
http://onsemi.com
4
125
MC34151, MC33151
80
VCC = 12 V
VIN = 0 V to 5.0 V
TA = 25°C
60
ICC, SUPPLY CURRENT (mA)
t r –t f , OUTPUT RISE-FALL TIME(ns)
80
40
tf
20
tr
0
0.1
1.0
CL, OUTPUT LOAD CAPACITANCE (nF)
f = 500 kHz
20
f = 50 kHz
1.0
CL, OUTPUT LOAD CAPACITANCE (nF)
10
TA = 25°C
ICC , SUPPLY CURRENT (mA)
ICC , SUPPLY CURRENT (mA)
40
8.0
Both Logic Inputs Driven
0 V to 5.0 V,
50% Duty Cycle
Both Drive Outputs Loaded
TA = 25°C
1 – VCC = 18 V, CL = 2.5 nF
2 – VCC = 12 V, CL = 2.5 nF
3 – VCC = 18 V, CL = 1.0 nF
4 – VCC = 12 V, CL = 1.0 nF
1
2
3
4
20
0
f = 200 kHz
Figure 14. Supply Current versus Drive Output
Load Capacitance
80
40
60
0
0.1
10
Figure 13. Drive Output Rise and Fall Time
versus Load Capacitance
60
VCC = 12 V
Both Logic Inputs Driven
0 V to 5.0 V
50% Duty Cycle
Both Drive Outputs Loaded
TA = 25°C
10 k
100
4.0
Logic Inputs Grounded
High State Drive Outputs
2.0
0
1.0 M
Logic Inputs at VCC
Low State Drive Outputs
6.0
0
f, INPUT FREQUENCY (Hz)
4.0
8.0
12
16
VCC, SUPPLY VOLTAGE (V)
Figure 15. Supply Current versus Input Frequency
Figure 16. Supply Current versus Supply Voltage
APPLICATIONS INFORMATION
Description
Output Stage
The MC34151 is a dual inverting high speed driver
specifically designed to interface low current digital
circuitry with power MOSFETs. This device is constructed
with Schottky clamped Bipolar Analog technology which
offers a high degree of performance and ruggedness in
hostile industrial environments.
Each totem pole Drive Output is capable of sourcing and
sinking up to 1.5 A with a typical ‘on’ resistance of 2.4 Ω at
1.0 A. The low ‘on’ resistance allows high output currents
to be attained at a lower VCC than with comparative CMOS
drivers. Each output has a 100 kΩ pull–down resistor to keep
the MOSFET gate low when VCC is less than 1.4 V. No over
current or thermal protection has been designed into the
device, so output shorting to VCC or ground must be
avoided.
Parasitic inductance in series with the load will cause the
driver outputs to ring above VCC during the turn–on
transition, and below ground during the turn–off transition.
With CMOS drivers, this mode of operation can cause a
destructive output latch–up condition. The MC34151 is
immune to output latch–up. The Drive Outputs contain an
internal diode to VCC for clamping positive voltage
transients. When operating with VCC at 18 V, proper power
supply bypassing must be observed to prevent the output
ringing from exceeding the maximum 20 V device rating.
Negative output transients are clamped by the internal NPN
pull–up transistor. Since full supply voltage is applied across
Input Stage
The Logic Inputs have 170 mV of hysteresis with the input
threshold centered at 1.67 V. The input thresholds are
insensitive to VCC making this device directly compatible
with CMOS and LSTTL logic families over its entire
operating voltage range. Input hysteresis provides fast
output switching that is independent of the input signal
transition time, preventing output oscillations as the input
thresholds are crossed. The inputs are designed to accept a
signal amplitude ranging from ground to VCC. This allows
the output of one channel to directly drive the input of a
second channel for master–slave operation. Each input has
a 30 kΩ pull–down resistor so that an unconnected open
input will cause the associated Drive Output to be in a known
high state.
http://onsemi.com
5
MC34151, MC33151
gate charge information on their data sheets. Figure 17
shows a curve of gate voltage versus gate charge for the ON
Semiconductor MTM15N50. Note that there are three
distinct slopes to the curve representing different input
capacitance values. To completely switch the MOSFET
‘on’, the gate must be brought to 10 V with respect to the
source. The graph shows that a gate charge Qg of 110 nC is
required when operating the MOSFET with a drain to source
voltage VDS of 400 V.
the NPN pull–up during the negative output transient, power
dissipation at high frequencies can become excessive.
Figures 19, 20, and 21 show a method of using external
Schottky diode clamps to reduce driver power dissipation.
Undervoltage Lockout
V GS , GATE–TO–SOURCE VOLTAGE (V)
An undervoltage lockout with hysteresis prevents erratic
system operation at low supply voltages. The UVLO forces
the Drive Outputs into a low state as VCC rises from 1.4 V
to the 5.8 V upper threshold. The lower UVLO threshold is
5.3 V, yielding about 500 mV of hysteresis.
Power Dissipation
Circuit performance and long term reliability are
enhanced with reduced die temperature. Die temperature
increase is directly related to the power that the integrated
circuit must dissipate and the total thermal resistance from
the junction to ambient. The formula for calculating the
junction temperature with the package in free air is:
TJ = TA + PD (RθJA)
where:
TJ = Junction Temperature
TA = Ambient Temperature
PD = Power Dissipation
RθJA = Thermal Resistance Junction to Ambient
There are three basic components that make up total
power to be dissipated when driving a capacitive load with
respect to ground. They are:
8.9 nF
4.0
2.0 nF
0
CGS =
40
80
Qg, GATE CHARGE (nC)
120
∆ Qg
∆ VGS
160
PC(MOSFET) = VC Qg f
The flat region from 10 nC to 55 nC is caused by the
drain–to–gate Miller capacitance, occurring while the
MOSFET is in the linear region dissipating substantial
amounts of power. The high output current capability of the
MC34151 is able to quickly deliver the required gate charge
for fast power efficient MOSFET switching. By operating
the MC34151 at a higher VCC, additional charge can be
provided to bring the gate above 10 V. This will reduce the
‘on’ resistance of the MOSFET at the expense of higher
driver dissipation at a given operating frequency.
The transition power dissipation is due to extremely short
simultaneous conduction of internal circuit nodes when the
Drive Outputs change state. The transition power
dissipation per driver is approximately:
ICCL (1–D) + ICCH (D)
ICCL = Supply Current with Low State Drive
Outputs
ICCH = Supply Current with High State Drive
Outputs
D = Output Duty Cycle
PC =
VOH =
VOL =
CL =
f=
8.0
The capacitive load power dissipation is directly related to
the required gate charge, and operating frequency. The
capacitive load power dissipation per driver is:
The capacitive load power dissipation is directly related
to the load capacitance value, frequency, and Drive Output
voltage swing. The capacitive load power dissipation per
driver is:
where:
VDS = 400 V
VDS = 100 V
Figure 17. Gate–To–Source Voltage
versus Gate Charge
PD = PQ + PC + PT
PQ = Quiescent Power Dissipation
PC = Capacitive Load Power Dissipation
PT = Transition Power Dissipation
The quiescent power supply current depends on the
supply voltage and duty cycle as shown in Figure 16. The
device’s quiescent power dissipation is:
where:
MTM15N50
ID = 15 A
TA = 25°C
12
0
where:
PQ = VCC
16
PT 9 VCC (1.08 VCC CL f – 8 y 10–4)
PT must be greater than zero.
VCC (VOH – VOL) CL f
High State Drive Output Voltage
Low State Drive Output Voltage
Load Capacitance
frequency
Switching time characterization of the MC34151 is
performed with fixed capacitive loads. Figure 13 shows that
for small capacitance loads, the switching speed is limited
by transistor turn–on/off time and the slew rate of the
internal nodes. For large capacitance loads, the switching
speed is limited by the maximum output current capability
of the integrated circuit.
When driving a MOSFET, the calculation of capacitive
load power PC is somewhat complicated by the changing
gate to source capacitance CGS as the device switches. To aid
in this calculation, power MOSFET manufacturers provide
http://onsemi.com
6
MC34151, MC33151
LAYOUT CONSIDERATIONS
optimum drive performance, it is recommended that the
initial circuit design contains dual power supply bypass
capacitors connected with short leads as close to the VCC pin
and ground as the layout will permit. Suggested capacitors are
a low inductance 0.1 µF ceramic in parallel with a 4.7 µF
tantalum. Additional bypass capacitors may be required
depending upon Drive Output loading and circuit layout.
Proper printed circuit board layout is extremely
critical and cannot be over emphasized.
High frequency printed circuit layout techniques are
imperative to prevent excessive output ringing and overshoot.
Do not attempt to construct the driver circuit on
wire–wrap or plug–in prototype boards. When driving
large capacitive loads, the printed circuit board must contain
a low inductance ground plane to minimize the voltage spikes
induced by the high ground ripple currents. All high current
loops should be kept as short as possible using heavy copper
runs to provide a low impedance high frequency path. For
VCC
47
Vin
0.1
6
+
+
++ –
5.7V
Vin
+
+
Rg
7
+
D1
1N5819
+
5
4
100k
TL494
or
TL594
100k
100k
2
Series gate resistor Rg may be needed to damp high frequency parasitic
oscillations caused by the MOSFET input capacitance and any series
wiring inductance in the gate–source circuit. Rg will decrease the
MOSFET switching speed. Schottky diode D1 can reduce the driver’s
power dissipation due to excessive ringing, by preventing the output pin
from being driven below ground.
3
The MC34151 greatly enhances the drive capabilities of common switching
regulators and CMOS/TTL logic devices.
Figure 18. Enhanced System Performance with
Common Switching Regulators
Figure 19. MOSFET Parasitic Oscillations
+
+
100k
7
4X
1N5819
+
+
Isolation
Boundary
+
100k
100k
5
1N
5819
3
3
Output Schottky diodes are recommended when driving inductive loads at
high frequencies. The diodes reduce the driver’s power dissipation by
preventing the output pins from being driven above VCC and below ground.
Figure 20. Direct Transformer Drive
Figure 21. Isolated MOSFET Drive
http://onsemi.com
7
MC34151, MC33151
IB
Vin
Vin
+
0
+
Base Charge
Removal
–
Rg(on)
C1
Rg(off)
100k
100k
+
In noise sensitive applications, both conducted and radiated EMI can
be reduced significantly by controlling the MOSFET’s turn–on and
turn–off times.
The totem–pole outputs can furnish negative base current for enhanced
transistor turn–off, with the addition of capacitor C1.
Figure 22. Controlled MOSFET Drive
Figure 23. Bipolar Transistor Drive
VCC = 15 V
4.7
0.1
+
6
+
+
+
–
+
5.7V
+
6.8 10
7
+
100k
2
1N5819
47
+
+ VO ≈ 2.0 VCC
+
+
5
6.8
10
+
100k
4
330pF
1N5819
47
– VO ≈ – VCC
+
3
10k
Output Load Regulation
The capacitor’s equivalent series resistance limits the Drive Output Current
to 1.5 A. An additional series resistor may be required when using tantalum or
other low ESR capacitors.
Figure 24. Dual Charge Pump Converter
http://onsemi.com
8
IO (mA)
+VO (V)
–VO (V)
0
1.0
10
20
30
50
27.7
27.4
26.4
25.5
24.6
22.6
–13.3
–12.9
–11.9
–11.2
–10.5
–9.4
MC34151, MC33151
PACKAGE DIMENSIONS
PDIP–8
P SUFFIX
CASE 626–05
ISSUE K
8
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
5
–B–
1
MILLIMETERS
MIN
MAX
9.40
10.16
6.10
6.60
3.94
4.45
0.38
0.51
1.02
1.78
2.54 BSC
0.76
1.27
0.20
0.30
2.92
3.43
7.62 BSC
–––
10_
0.76
1.01
4
DIM
A
B
C
D
F
G
H
J
K
L
M
N
F
–A–
NOTE 2
L
C
J
–T–
INCHES
MIN
MAX
0.370
0.400
0.240
0.260
0.155
0.175
0.015
0.020
0.040
0.070
0.100 BSC
0.030
0.050
0.008
0.012
0.115
0.135
0.300 BSC
–––
10_
0.030
0.040
N
SEATING
PLANE
D
M
K
G
H
0.13 (0.005)
M
T A
M
B
M
SO–8
D SUFFIX
CASE 751–06
ISSUE T
D
A
8
NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME
Y14.5M, 1994.
2. DIMENSIONS ARE IN MILLIMETER.
3. DIMENSION D AND E DO NOT INCLUDE MOLD
PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 TOTAL IN EXCESS
OF THE B DIMENSION AT MAXIMUM MATERIAL
CONDITION.
C
5
0.25
H
E
M
B
M
1
4
h
B
e
X 45 _
q
A
C
SEATING
PLANE
L
0.10
A1
B
0.25
M
C B
S
A
S
DIM
A
A1
B
C
D
E
e
H
h
L
q
http://onsemi.com
9
MILLIMETERS
MIN
MAX
1.35
1.75
0.10
0.25
0.35
0.49
0.19
0.25
4.80
5.00
3.80
4.00
1.27 BSC
5.80
6.20
0.25
0.50
0.40
1.25
0_
7_
MC34151, MC33151
Notes
http://onsemi.com
10
MC34151, MC33151
Notes
http://onsemi.com
11
MC34151, MC33151
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
NORTH AMERICA Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: [email protected]
Fax Response Line: 303–675–2167 or 800–344–3810 Toll Free USA/Canada
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
EUROPE: LDC for ON Semiconductor – European Support
German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)
Email: ONlit–[email protected]
French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)
Email: ONlit–[email protected]
English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)
Email: [email protected]
EUROPEAN TOLL–FREE ACCESS*: 00–800–4422–3781
*Available from Germany, France, Italy, England, Ireland
CENTRAL/SOUTH AMERICA:
Spanish Phone: 303–308–7143 (Mon–Fri 8:00am to 5:00pm MST)
Email: ONlit–[email protected]
ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support
Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)
Toll Free from Hong Kong & Singapore:
001–800–4422–3781
Email: ONlit–[email protected]
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549
Phone: 81–3–5740–2745
Email: [email protected]
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
http://onsemi.com
12
MC34151/D
Similar pages