Dallas DS21352 3.3v ds21352 and 5v ds21552 t1 single-chip transceiver Datasheet

3.3V DS21352 and 5V DS21552
T1 Single-Chip Transceivers
www.maxim-ic.com
FEATURES
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
§
Complete DS1/ISDN–PRI/J1 transceiver functionality
Long and Short haul LIU
Crystal–less jitter attenuator
Generates DSX–1 and CSU line build-outs
HDLC controller with 64-byte buffers Configurable for
FDL or DS0 operation
Dual two–frame elastic store slip buffers that can
connect to asynchronous backplanes up to 8.192MHz
8.192MHz clock output locked to RCLK
Interleaving PCM Bus Operation
Per-channel loopback and idle code insertion
8-bit parallel control port muxed or nonmuxed buses
(Intel or Motorola)
Programmable output clocks for Fractional T1
Fully independent transmit and receive functionality
Generates/detects in-band loop codes from 1 to 8 bits
in length including CSU loop codes
IEEE 1149.1 JTAG-Boundary Scan
Pin compatible with DS2152/54/354/554 SCTs
100-pin LQFP package (14 mm x 14 mm) 3.3V
(DS21352) or 5V (DS21552) supply; low power
CMOS
PIN ASSIGNMENT
DS21352
DS21552
100
1
ORDERING INFORMATION
DS21352L
DS21352LN
DS21552L
DS21552LN
(0°C to +70°C)
(-40°C to +85°C)
(0°C to +70°C)
(-40°C to +85°C)
DESCRIPTION
The DS21352/552 T1 single-chip transceiver contains all of the necessary functions for connection to T1
lines whether they are DS1 long haul or DSX–1 short haul. The clock recovery circuitry automatically
adjusts to T1 lines from 0 feet to over 6000 feet in length. The device can generate both DSX–1 line build
outs as well as CSU line build-outs of -7.5dB, -15dB, and -22.5dB. The onboard jitter attenuator
(selectable to either 32 bits or 128 bits) can be placed in either the transmit or receive data paths. The
framer locates the frame and multiframe boundaries and monitors the data stream for alarms. It is also
used for extracting and inserting robbed-bit signaling data and FDL data. The device contains a set of
internal registers which the user can access and control the operation of the unit. Quick access via the
parallel control port allows a single controller to handle many T1 lines. The device fully meets all of the
latest T1 specifications including ANSI T1.403-1995, ANSI T1.231-1993, AT&T TR 62411 (12–90),
AT&T TR54016, and ITU G.703, G.704, G.706, G.823, and I.431.
1 of 137
120501
DS21352/DS21552
TABLE OF CONTENTS
1.
2.
3.
4.
5.
6.
7.
8.
9.
LIST OF FIGURES .........................................................................................................................5
LIST OF TABLES ...........................................................................................................................6
INTRODUCTION............................................................................................................................7
3.1 FUNCTIONAL DESCRIPTION..............................................................................................8
3.2 DOCUMENT REVISION HISTORY....................................................................................10
PIN DESCRIPTION ......................................................................................................................11
4.1 PIN FUNCTION DESCRIPTION..........................................................................................17
4.1.1 Transmit Side Pins ........................................................................................................17
4.1.2 Receive Side Pins ..........................................................................................................20
4.1.3 Parallel Control Port Pins............................................................................................23
4.1.4 JTAG Test Access Port Pins .........................................................................................25
4.1.5 Interleave Bus Operation Pins......................................................................................25
4.1.6 Line Interface Pins ........................................................................................................26
4.1.7 Supply Pins....................................................................................................................27
PARALLEL PORT........................................................................................................................28
5.1 REGISTER MAP ...................................................................................................................28
CONTROL, ID, AND TEST REGISTERS .................................................................................32
6.1 POWER-UP SEQUENCE......................................................................................................32
6.2 DEVICE ID ............................................................................................................................32
6.3 PAYLOAD LOOPBACK.......................................................................................................37
6.4 FRAMER LOOPBACK .........................................................................................................38
6.5 PULSE DENSITY ENFORCER ............................................................................................40
6.6 REMOTE LOOPBACK .........................................................................................................44
STATUS AND INFORMATION REGISTERS..........................................................................45
ERROR COUNT REGISTERS ....................................................................................................52
8.1 LINE CODE VIOLATION COUNT REGISTER (LCVCR) ................................................53
8.2 PATH CODE VIOLATION COUNT REGISTER (PCVCR) ...............................................54
8.3 MULTIFRAMES OUT OF SYNC COUNT REGISTER (MOSCR)....................................55
DSO MONITORING FUNCTION...............................................................................................56
2 of 137
DS21352/DS21552
10.
11.
12.
13.
14.
15.
SIGNALING OPERATION..........................................................................................................58
10.1 PROCESSOR-BASED SIGNALING ....................................................................................58
10.2 HARDWARD-BASED SIGNALING ...................................................................................60
10.2.1 Receive Side.................................................................................................................60
10.2.2 Transmit Side...............................................................................................................61
PER-CHANNEL CODE (IDLE) GENERATION ......................................................................61
11.1 TRANSMIT SIDE CODE GENERATION ...........................................................................62
11.1.1 Fixed Per-Channel Idle Code Insertion ......................................................................62
11.1.2 Unique Per-Channel Idle Code Insertion....................................................................63
11.2 RECEIVE SIDE CODE GENERATION...............................................................................63
11.2.1 Fixed Per-Channel Idle Code Insertion ......................................................................64
11.2.3 Unique Per-Channel Idle Code Insertion....................................................................64
PER-CHANNEL LOOPBACK.....................................................................................................65
CLOCK BLOCKING REGISTERS ............................................................................................65
ELASTIC STORES OPERATION ..............................................................................................66
14.1 RECEIVE SIDE .....................................................................................................................66
14.2 TRANSMIT SIDE..................................................................................................................67
14.3 ELASTIC STORES INITIALIZATION ................................................................................67
14.4 MINIMUM DELAY MODE..................................................................................................67
HDLC CONTROLLER.................................................................................................................68
15.1 HDLC FOR DS0S ..................................................................................................................68
15.1.1 Receive an HDLC Message .........................................................................................68
15.1.2 Transmit an HDLC Message .......................................................................................68
15.2 FDL/Fs EXTRACTION AND INSERTION .........................................................................69
15.3 HDLC and BOC CONTROLLER FOR THE FDL................................................................69
15.3.1 General Overview........................................................................................................69
15.3.2 Status Register for the HDLC......................................................................................70
15.3.3 Basic Operation Details ..............................................................................................71
15.3.4 HDLC/BOC Register Description ...............................................................................72
15.4 LEGACY FDL SUPPORT.....................................................................................................82
15.4.1 Overview......................................................................................................................82
15.4.2 Receive Section ............................................................................................................82
15.4.3 Transmit Section ..........................................................................................................84
15.5 D4/SLC-96 OPERATION......................................................................................................84
3 of 137
DS21352/DS21552
16.
17.
18.
19.
20.
21.
22.
23.
24.
25.
LINE INTERFACE FUNCTION .................................................................................................85
16.1 RECEIVE CLOCK AND DATA RECOVERY ....................................................................85
16.2 TRANSMIT WAVE SHAPING AND LINE DRIVING.......................................................86
16.3 JITTER ATTNUATOR..........................................................................................................86
16.4 PROTECTED INTERFACES................................................................................................92
16.5 RECEIVE MONITOR MODE...............................................................................................95
PROGRAMMABLE IN-BAND LOOP CODE GENERATION AND DETECTION ............96
TRANSMIT TRANSPARENCY ..................................................................................................99
JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT .......................99
19.1 DESCRIPTION ......................................................................................................................99
19.2 TAP CONTROLLER STATE MACHINE ..........................................................................101
19.3 INSTRUCTION REGISTER ...............................................................................................103
19.4 TEST REGISTERS ..............................................................................................................105
INTERLEAVED PCM BUS OPERATION ..............................................................................109
20.1 CHANNEL INTERLEAVE .................................................................................................111
20.2 FRAME INTERLEAVE.......................................................................................................111
FUNCTIONAL TIMING DIAGRAMS .....................................................................................111
RECEIVE AND TRANSMIT DATA FLOW DIAGRAMS.....................................................123
OPERATING PARAMETERS...................................................................................................125
AC TIMING PARAMETERS AND DIAGRAMS....................................................................126
24.1 MULTIPLEXED BUS AC CHARACTERISTICS .............................................................126
24.2 NON-MULTIPLEXED BUS AC CHARACTERISTICS ...................................................129
24.3 RECEIVE SIDE AC CHARACTERISTICS .......................................................................132
24.4 TRANSMIT AC CHARACTERISTICS..............................................................................136
MECHANICAL DESCRIPTTION ............................................................................................139
4 of 137
DS21352/DS21552
1. LIST OF FIGURES
Figure 3-1 SCT BLOCK DIAGRAM.........................................................................................................9
Figure 16-1 EXTERNAL ANALOG CONNECTIONS ..........................................................................87
Figure 16-2 OPTIONAL CRYSTAL CONNECTIONS ..........................................................................88
Figure 16-3 TRANSMIT WAVEFORM TEMPLANE............................................................................89
Figure 16-4 JITTER TOLERANCE .........................................................................................................91
Figure 16-5 JITTER ATTENUATION ....................................................................................................91
Figure 16-6 PROTECTED INTERFACE EXAMPLE FOR THE DS21552...........................................93
Figure 16-7 PROTECTED INTERFACE EXAMPLE FOR TE DS21352..............................................94
Figure 16-8 TYPICAL MONITOR PORT APPLICATION....................................................................95
Figure 19-1 JTAG FUNCTIONAL BLOCK DIAGRAM......................................................................100
Figure 19-2 TAP CONTROLLER STATE DIAGRAM ........................................................................103
Figure 20-1 IBO BASIC CONFIGURATION USING 4 SCTS ............................................................110
Figure 21-1 RECEIVE SIDE D4 TIMING.............................................................................................111
Figure 21-2 RECEIVE SIDE ESF TIMING...........................................................................................112
Figure 21-3 RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled)..............................113
Figure 21-4 RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled) ...........113
Figure 21-5 RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled) ...........114
Figure 21-6 RECEIVE SIDE INTERLEAVE BUS OPERATION, BYTE MODE ..............................115
Figure 21-7 RECEIVE SIDE INTERLEAVE BUS OPERATION, FRAME MODE ...........................116
Figure 21-8 TRANSMIT SIDE D4 TIMING .........................................................................................117
Figure 21-9 TRANSMIT SIDE ESF TIMING .......................................................................................118
Figure 21-10 TRANSMIT SIDE BOUNDARY TIMING (with elastic store disabled) ........................119
Figure 21-11 TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic store enabled)......119
Figure 21-12 TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic store enabled)......120
Figure 21-13 TRANSMIT SIDE INTERLEAVE BUS OPERATION, BYTE MODE.........................121
Figure 21-14 TRANSMIT SIDE INTERLEAVE BUS OPERATION, FRAME MODE .....................122
Figure 22-1 RECEIVE DATA FLOW ...................................................................................................123
Figure 22-2 TRANSMIT DATA FLOW................................................................................................124
Figure 24-1 INTEL BUS READ TIMING (BTS=0 / MUX=1) .............................................................127
Figure 24-2 INTEL BUS WRITE TIMING (BTS=0 / MUX=1) ...........................................................127
Figure 24-3 MOTOROLA BUS TIMING (BTS=1 / MUX=1)..............................................................128
Figure 24-4 INTEL BUS READ TIMING (BTS=0 / MUX=0) ..............................................................130
Figure 24-5 INTEL BUS READ TIMING (BTS=0 / MUX=0) .............................................................130
Figure 24-6 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)..................................................131
Figure 24-7 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)..................................................131
Figure 24-8 RECEIVE SIDE TIMING ..................................................................................................133
Figure 24-9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED...............................................134
Figure 24-10 RECEIVE LINE INTERFACE TIMING .........................................................................135
Figure 24-11 TRANSMIT SIDE TIMING.............................................................................................137
Figure 24-12 TRANSMIT SIDE TIMING, ELASTIC STORE ENABLED .........................................138
Figure 24-13 TRANSMIT LINE INTERFACE TIMING......................................................................138
5 of 137
DS21352/DS21552
2. LIST OF TABLES
Table 4-1 PIN DESCRIPTION SORTED BY PIN NUMBER................................................................11
Table 4-2 PIN DESCRIPTION SORTED BY PIN SYMBOL ................................................................14
Table 5-1 REGISTER MAP SORTED BY ADDRESS...........................................................................29
Table 6-1 DEVICE ID BIT MAP .............................................................................................................33
Table 6-2 OUTPUT PIN TEST MODES .................................................................................................36
Table 7-1 RECEIVE T1 LEVEL INDICATION .....................................................................................47
Table 7-2 ALARM CRITERIA ................................................................................................................49
Table 8-1 LINE CODE VIOLATION COUNTING ARRANGEMENTS ..............................................53
Table 8-2 PATH CODE VIOLATION COUNTING ARRANGEMENTS.............................................54
Table 8-3 MULTIFRAMES OUT OF SYNC COUNTING ARRANGMENTS .....................................55
Table 14-1 ELASTIC STORE DELAY AFTER INITIALIZATION......................................................67
Table 14-2 MINIMUM DELAY MODE CONFIGURATION................................................................67
Table 15-1 TRANSMIT HDLC CONFIGURATION...............................................................................68
Table 15-2 HDLC/BOC CONTROLLER REGISTERS ..........................................................................70
Table 16-1 LINE BUILD OUT SELECT IN LICR .................................................................................86
Table16-2 TRANSMIT TRANSFORMER SELECTION .......................................................................87
Table 16-3 TRANSFORMER SPECIFICATIONS..................................................................................88
Table 16-4 PULSE TEMPLATE CORNER POINTS..............................................................................90
Table 16-5 RECEIVE MONITOR MODE GAIN....................................................................................95
Table 17-1 TRANSMIT CODE LENGTH...............................................................................................97
Table 17-2 RECEIVE CODE LENGTH ..................................................................................................97
Table 19-1 INSTRUCTION CODES FOR IEEE 1149.1 ARCHITECTURE .......................................104
Table 19-2 ID CODE STRUCTURE .....................................................................................................105
Table 19-3 DEVICE ID CODES ............................................................................................................105
Table 19-4 BOUNDARY SCAN CONTROL BITS ..............................................................................106
Table 20-1 MASTER DEVICE BUS SELECT.....................................................................................110
6 of 137
DS21352/DS21552
3. INTRODUCTION
The DS21352/552 are 3.3V/5V superset versions of the popular DS2152 T1 single-chip transceiver
offering the new features listed below. All of the original features of the DS2152 have been retained and
software created for the original devices is transferable into the DS21352/552.
NEW FEATURES (after the DS2152)
§
§
§
§
Interleaving PCM Bus Operation
Integral HDLC controller with 64-byte buffers Configurable for FDL or DS0 operation
IEEE 1149.1 JTAG-Boundary Scan Architecture
3.3V (DS21352 only) supply
FEATURES
§
§
§
§
§
§
§
§
§
§
§
§
§
§
option for non–multiplexed bus operation
crystal–less jitter attenuation
3.3V I/O on all SCTs
additional hardware signaling capability including:
– receive signaling reinsertion to a backplane multiframe sync
– availability of signaling in a separate PCM data stream
– signaling freezing
– interrupt generated on change of signaling data
ability to calculate and check CRC6 according to the Japanese standard
ability to pass the F–Bit position through the elastic stores in the 2.048 MHz backplane mode
programmable in–band loop code generator and detector
per channel loopback and idle code insertion
RCL, RLOS, RRA, and RAIS alarms now interrupt on change of state
8.192 MHz clock output synthesized to RCLK
HDLC controller can be configured for FDL
addition of hardware pins to indicate carrier loss & signaling freeze
line interface function can be completely decoupled from the framer/formatter to allow:
– interface to optical, HDSL, and other NRZ interfaces
– be able to “tap” the transmit and receive bipolar data streams for monitoring purposes
– be able corrupt data and insert framing errors, CRC errors, etc.
transmit and receive elastic stores now have independent backplane clocks
7 of 137
DS21352/DS21552
3.1 FUNCTIONAL DESCRIPTION
The analog AMI/B8ZS waveform off of the T1 line is transformer coupled into the RRING and RTIP
pins of the DS21352/552. The device recovers clock and data from the analog signal and passes it
through the jitter attenuation mux to the receive side framer where the digital serial stream is analyzed to
locate the framing/multi-frame pattern. The DS21352/552 contains an active filter that reconstructs the
analog received signal for the nonlinear losses that occur in transmission. The device has a usable receive
sensitivity of 0 dB to –36 dB, which allows the device to operate on cables up to 6000 feet in length. The
receive side framer locates D4 (SLC–96) or ESF multiframe boundaries as well as detects incoming
alarms including, carrier loss, loss of synchronization, blue (AIS) and yellow alarms. If needed, the
receive side elastic store can be enabled in order to absorb the phase and frequency differences between
the recovered T1 data stream and an asynchronous backplane clock which is provided at the RSYSCLK
input. The clock applied at the RSYSCLK input can be either a 2.048 MHz clock or a 1.544 MHz clock.
The RSYSCLK can be a bursty clock with speeds up to 8.192 MHz.
The transmit side of the DS21352/552 is totally independent from the receive side in both the clock
requirements and characteristics. Data off of a backplane can be passed through a transmit side elastic
store if necessary. The transmit formatter will provide the necessary frame/multiframe data overhead for
T1 transmission. Once the data stream has been prepared for transmission, it is sent via the jitter
attenuation mux to the waveshaping and line driver functions. The DS21352/552 will drive the T1 line
from the TTIP and TRING pins via a coupling transformer. The line driver can handle both long haul
(CSU) and short haul (DSX–1) lines.
Reader’s Note: This data sheet assumes a particular nomenclature of the T1 operating environment. In
each 125 ms frame, there are 24 eight–bit channels plus a framing bit. It is assumed that the framing bit is
sent first followed by channel 1. Each channel is made up of eight bits, which are numbered, 1 to 8. Bit
number 1 is the MSB and is transmitted first. Bit number 8 is the LSB and is transmitted last. The term
“locked” is used to refer to two clock signals that are phase or frequency locked or derived from a
common clock (i.e., a 1.544 MHz clock may be locked to a 2.048MHz clock if they share the same 8 kHz
component). Throughout this data sheet, the following abbreviations will be used:
B8ZS
BOC
CRC
D4
ESF
FDL
FPS
Fs
Ft
HDLC
MF
SLC–96
Bipolar with 8 Zero Substitution
Bit Oriented Code
Cyclical Redundancy Check
Superframe (12 frames per multiframe) Multiframe Structure
Extended Superframe (24 frames per multiframe) Multiframe Structure
Facility Data Link
Framing Pattern Sequence in ESF
Signaling Framing Pattern in D4
Terminal Framing Pattern in D4
High Level Data Link Control
Multiframe
Subscriber Loop Carrier – 96 Channels (SLC–96 is an AT&T registered trademark)
8 of 137
9 of 137
TTIP
Local Loopback
JTAG PORT
Receive
Line I/F
Clock / Data
Recovery
TRING
RTIP
RRING
MCLK
VCO / PLL
XTALD
12.352 MHz
8XCLK
24.7MHz
MUX
RPOSI
RCLKI
RNEGI
RNEGO
RCLKO
RPOSO
MUX
LIUC
FDL
Transmit
Line I/F
Framer Loopback
Jitter Attenuator
Either transmit or receive path
7
8
HDLC/BOC
Controller
FDL / DS0
LOTC
MUX
Elastic
Store
Sync Control
Elastic
Store
Timing
Control
RSYSCLK
Interleave
Bus
Interleave
Bus
8.192MHz Clock
Synthesizer
Timing Control
Hardware
Signaling
Insertion
Signaling
Buffer
CI
Parallel & Test Control Port
(routed to all blocks)
SYNC
CLOCK
DATA
Transmit Side
Formatter
DATA
CLOCK
SYNC
Receive Side
Framer
HDLC/BOC
Controller
FDL / DS0
TLINK
TLCLK
TCHBLK
TCHCLK
TCLK
TSER
TSIG
TSSYNC
TSYSCLK
TDATA
TESO
TSYNC
RSYNC
RMSYNC
RFSYNC
RDATA
RSYSCLK
RSER
RLINK
RLCLK
RCHBLK
RCHCLK
RSIGF
RSIG
8MCLK
RCL
RCLK
RLOS/LOTC
DS21352/DS21552
Figure 3-1 SCT BLOCK DIAGRAM
CO
Payload Loopback
MUX
D0 to D7 /
AD0 to AD7
INT*
A0 to A6
ALE(AS) / A7
RD*(DS*)
WR*(R/W*)
BTS
CS*
Remote Loopback
TEST
TPOSO
TCLKO
TNEGO
TNEGI
TCLKI
TPOSI
LIUC
JTDO
JTDI
JTCLK
JTMS
JRST
DS21352/DS21552
3.2 DOCUMENT REVISION HISTORY
Revision
12-10-98
12-18-98
1-4-99
1-18-99
1-18-99
1-28-99
2-2-99
2-11-99
4-1-99
4-15-99
5-7-99
5-17-99
5-19-99
7-27-99
8-16-99
Notes
Initial Release
Add LIUODO (LIU Open Drain Output) to CCR7.0
Add CDIG (Customer Disconnect Indication Generator) to CCR7.1
Add LIUSI (Line Interface Unit Synchronization Interface) to CCR7.2
Correct IBO register bit functions order
Add bit level description to CCR3.6
Delete “The elastic stores can be forced to a known depth via the Elastic Store Reset bit (CCR3.6).
Toggling the CCR3.6 bit forces the read and write pointers into opposite frames” from section 12.0
Add receive IBO operation PCM timing diagram
Correct Device ID register bit definitions
Correct TSYSCLK and RSYSCLK AC timing and add 4.096 MHz and 8.192 MHz AC timing
Correct definition and label or TUDR bit in TPRM register
Correct format of register definitions in body of data sheet
Add Receive Monitor Mode section
Add section on Protected Interfaces
Correct FMS pin # and description in JTAG section
Correct name of status registers in section 15.3.2
Correct definition of RIR3.4
Correct Receive Monitor Mode section
Remove “Preliminary” notice from data sheet
10 of 137
DS21352/DS21552
4. PIN DESCRIPTION
Table 4-1 PIN DESCRIPTION SORTED BY PIN NUMBER
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
SYMBOL
RCHBLK
JTMS
8MCLK
JTCLK
JTRST
RCL
JTDI
NC
NC
JTDO
BTS
LIUC
8XCLK
TEST
NC
RTIP
RRING
RVDD
RVSS
RVSS
MCLK
XTALD
NC
RVSS
INT*
NC
NC
NC
TTIP
TVSS
TVDD
TRING
TCHBLK
TLCLK
TLINK
CI
TSYNC
TPOSI
TNEGI
TCLKI
TCLKO
TNEGO
TPOSO
TYPE
O
I
O
I
I
O
I
–
–
O
I
I
O
I
–
I
I
–
–
–
I
O
–
–
O
–
–
–
O
–
–
O
O
O
I
I
I/O
I
I
I
O
O
O
DESCRIPTION
Receive Channel Block
IEEE 1149.1 Test Mode Select
8.192 MHz Clock
IEEE 1149.1 Test Clock Signal
IEEE 1149.1 Test Reset
Receive Carrier Loss
IEEE 1149.1 Test Data Input
No Connect
No Connect
IEEE 1149.1 Test Data Output
Bus Type Select
Line Interface Connect
Eight Times Clock
Test
No Connect
Receive Analog Tip Input
Receive Analog Ring Input
Receive Analog Positive Supply
Receive Analog Signal Ground
Receive Analog Signal Ground
Master Clock Input
Quartz Crystal Driver
No Connect
Receive Analog Signal Ground
Interrupt
No Connect
No Connect
No Connect
Transmit Analog Tip Output
Transmit Analog Signal Ground
Transmit Analog Positive Supply
Transmit Analog Ring Output
Transmit Channel Block
Transmit Link Clock
Transmit Link Data
Carry In
Transmit Sync
Transmit Positive Data Input
Transmit Negative Data Input
Transmit Clock Input
Transmit Clock Output
Transmit Negative Data Output
Transmit Positive Data Output
Table 4-1 PIN DESCRIPTION SORTED BY PIN NUMBER (cont.)
PIN
44
45
46
47
48
49
SYMBOL
DVDD
DVSS
TCLK
TSER
TSIG
TESO
TYPE
–
–
I
I
I
O
DESCRIPTION
Digital Positive Supply
Digital Signal Ground
Transmit Clock
Transmit Serial Data
Transmit Signaling Input
Transmit Elastic Store Output
11 of 137
DS21352/DS21552
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
TDATA
TSYSCLK
TSSYNC
TCHCLK
CO
MUX
D0/AD0
D1/AD1
D2/AD2
D3/AD3
DVSS
DVDD
D4/AD4
D5/AD5
D6/AD6
D7/AD7
A0
A1
A2
A3
A4
A5
A6
ALE (AS)/A7
RD*(DS*)
CS*
FMS
WR*(R/W*)
RLINK
RLCLK
DVSS
DVDD
RCLK
DVDD
DVSS
RDATA
RPOSI
RNEGI
RCLKI
I
I
I
O
O
I
I/O
I/O
I/O
I/O
–
I/O
I/O
I/O
I/O
I
I
I
I
I
I
I
I
I
I
I
I
O
O
–
–
O
–
–
O
I
I
I
Transmit Data
Transmit System Clock
Transmit System Sync
Transmit Channel Clock
Carry Out
Bus Operation
Data Bus Bit0/ Address/Data Bus Bit 0
Data Bus Bit1/ Address/Data Bus Bit 1
Data Bus Bit 2/Address/Data Bus 2
Data Bus Bit 3/Address/Data Bus Bit 3
Digital Signal Ground
Digital Positive Supply
Data Bus Bit4/Address/Data Bus Bit 4
Data Bus Bit 5/Address/Data Bus Bit 5
Data Bus Bit 6/Address/Data Bus Bit 6
Data Bus Bit 7/Address/Data Bus Bit 7
Address Bus Bit 0
Address Bus Bit 1
Address Bus Bit 2
Address Bus Bit 3
Address Bus Bit 4
Address Bus Bit 5
Address Bus Bit 6
Address Latch Enable/Address Bus Bit 7
Read Input(Data Strobe)
Chip Select
Framer Mode Select
Write Input(Read/Write)
Receive Link Data
Receive Link Clock
Digital Signal Ground
Digital Positive Supply
Receive Clock
Digital Positive Supply
Digital Signal Ground
Receive Data
Receive Positive Data Input
Receive Negative Data Input
Receive Clock Input
Table 4-1 PIN DESCRIPTION SORTED BY PIN NUMBER (cont.)
PIN
89
90
91
92
93
94
95
96
97
98
99
100
SYMBOL
RCLKO
RNEGO
RPOSO
RCHCLK
RSIGF
RSIG
RSER
RMSYNC
RFSYNC
RSYNC
RLOS/LOTC
RSYSCLK
TYPE
O
O
O
O
O
O
O
O
O
I/O
O
I
DESCRIPTION
Receive Clock Output
Receive Negative Data Output
Receive Positive Data Output
Receive Channel Clock
Receive Signaling Freeze Output
Receive Signaling Output
Receive Serial Data
Receive Multiframe Sync
Receive Frame Sync
Receive Sync
Receive Loss Of Sync/ Loss Of Transmit Clock
Receive System Clock
12 of 137
DS21352/DS21552
Table 4-1 PIN DESCRIPTION SORTED BY PIN SYMBOL
PIN
3
13
66
67
68
69
70
71
72
73
11
36
54
75
56
57
58
59
62
63
64
65
44
81
45
60
80
84
76
61
83
25
4
7
10
2
5
12
21
55
8
9
15
23
26
SYMBOL
8MCLK
8XCLK
A0
A1
A2
A3
A4
A5
A6
ALE (AS)/A7
BTS
CI
CO
CS*
D0/AD0
D1/AD1
D2/AD2
D3/AD3
D4/AD4
D5/AD5
D6/AD6
D7/AD7
DVDD
DVDD
DVSS
DVSS
DVSS
DVSS
FMS
DVDD
DVDD
INT*
JTCLK
JTDI
JTDO
JTMS
JTRST
LIUC
MCLK
MUX
NC
NC
NC
NC
NC
TYPE
O
O
I
I
I
I
I
I
I
I
I
I
O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
–
–
–
–
–
–
I
–
O
I
I
O
I
I
I
I
I
–
–
–
–
–
DESCRIPTION
8.192 MHz Clock
Eight Times Clock
Address Bus Bit 0
Address Bus Bit 1
Address Bus Bit 2
Address Bus Bit 3
Address Bus Bit 4
Address Bus Bit 5
Address Bus Bit 6
Address Latch Enable/Address Bus Bit 7
Bus Type Select
Carry In
Carry Out
Chip Select
Data Bus Bit0/ Address/Data Bus Bit 0
Data Bus Bit1/ Address/Data Bus Bit 1
Data Bus Bit 2/Address/Data Bus 2
Data Bus Bit 3/Address/Data Bus Bit 3
Data Bus Bit4/Address/Data Bus Bit 4
Data Bus Bit 5/Address/Data Bus Bit 5
Data Bus Bit 6/Address/Data Bus Bit 6
Data Bus Bit 7/Address/Data Bus Bit 7
Digital Positive Supply
Digital Positive Supply
Digital Signal Ground
Digital Signal Ground
Digital Signal Ground
Digital Signal Ground
Framer Mode Select
Digital Positive Supply
Digital Positive Supply
Interrupt
IEEE 1149.1 Test Clock Signal
IEEE 1149.1 Test Data Input
IEEE 1149.1 Test Data Output
IEEE 1149.1 Test Mode Select
IEEE 1149.1 Test Reset
Line Interface Connect
Master Clock Input
Bus Operation
No Connect
No Connect
No Connect
No Connect
No Connect
Table 4-1 PIN DESCRIPTION SORTED BY PIN SYMBOL (cont.)
PIN
27
28
1
92
6
82
SYMBOL
NC
NC
RCHBLK
RCHCLK
RCL
RCLK
TYPE
–
–
O
O
O
O
DESCRIPTION
No Connect
No Connect
Receive Channel Block
Receive Channel Clock
Receive Carrier Loss
Receive Clock
13 of 137
DS21352/DS21552
88
89
74
85
97
79
78
99
96
87
90
86
91
17
95
94
93
98
100
16
18
19
20
24
33
53
46
40
41
50
49
14
34
35
39
42
38
43
32
RCLKI
RCLKO
RD*(DS*)
RDATA
RFSYNC
RLCLK
RLINK
RLOS/LOTC
RMSYNC
RNEGI
RNEGO
RPOSI
RPOSO
RRING
RSER
RSIG
RSIGF
RSYNC
RSYSCLK
RTIP
RVDD
RVSS
RVSS
RVSS
TCHBLK
TCHCLK
TCLK
TCLKI
TCLKO
TDATA
TESO
TEST
TLCLK
TLINK
TNEGI
TNEGO
TPOSI
TPOSO
TRING
I
O
I
O
O
O
O
O
O
I
O
I
O
I
O
O
O
I/O
I
I
–
–
–
–
O
O
I
I
O
I
O
I
O
I
I
O
I
O
O
Receive Clock Input
Receive Clock Output
Read Input(Data Strobe)
Receive Data
Receive Frame Sync
Receive Link Clock
Receive Link Data
Receive Loss Of Sync/ Loss Of Transmit Clock
Receive Multiframe Sync
Receive Negative Data Input
Receive Negative Data Output
Receive Positive Data Input
Receive Positive Data Output
Receive Analog Ring Input
Receive Serial Data
Receive Signaling Output
Receive Signaling Freeze Output
Receive Sync
Receive System Clock
Receive Analog Tip Input
Receive Analog Positive Supply
Receive Analog Signal Ground
Receive Analog Signal Ground
Receive Analog Signal Ground
Transmit Channel Block
Transmit Channel Clock
Transmit Clock
Transmit Clock Input
Transmit Clock Output
Transmit Data
Transmit Elastic Store Output
Test
Transmit Link Clock
Transmit Link Data
Transmit Negative Data Input
Transmit Negative Data Output
Transmit Positive Data Input
Transmit Positive Data Output
Transmit Analog Ring Output
Table 4-1 PIN DESCRIPTION SORTED BY PIN SYMBOL (cont.)
47
48
52
37
51
29
31
30
77
22
TSER
TSIG
TSSYNC
TSYNC
TSYSCLK
TTIP
TVDD
TVSS
WR*(R/W*)
XTALD
I
I
I
I/O
I
O
–
–
I
O
Transmit Serial Data
Transmit Signaling Input
Transmit System Sync
Transmit Sync
Transmit System Clock
Transmit Analog Tip Output
Transmit Analog Positive Supply
Transmit Analog Signal Ground
Write Input(Read/Write)
Quartz Crystal Driver
14 of 137
DS21352/DS21552
4. PIN FUNCTION DESCRIPTION
4.1.1 TRANSMIT SIDE PINS
Signal Name:
TCLK
Signal Description:
Transmit Clock
Signal Type:
Input
A 1.544 MHz primary clock. Used to clock data through the transmit side formatter.
Signal Name:
TSER
Signal Description:
Transmit Serial Data
Signal Type:
Input
Transmit NRZ serial data. Sampled on the falling edge of TCLK when the transmit side elastic store is disabled. Sampled on
the falling edge of TSYSCLK when the transmit side elastic store is enabled.
Signal Name:
TCHCLK
Signal Description:
Transmit Channel Clock
Signal Type:
Output
A 192 kHz clock which pulses high during the LSB of each channel. Synchronous with TCLK when the transmit side elastic
store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful for parallel to serial
conversion of channel data.
Signal Name:
TCHBLK
Signal Description:
Transmit Channel Block
Signal Type:
Output
A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with TCLK when
the transmit side elastic store is disabled. Synchronous with TSYSCLK when the transmit side elastic store is enabled. Useful
for blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional
T1, 384 kbps (H0), 768 kbps or ISDN–PRI . Also useful for locating individual channels in drop–and–insert applications, for
external per–channel loopback, and for per–channel conditioning. See section 13 on page 76 for more information.
Signal Name:
TSYSCLK
Signal Description:
Transmit System Clock
Signal Type:
Input
1.544 MHz , 2.048 MHz , 4.096 MHz or 8.192 MHz clock. Only used when the transmit side elastic store function is enabled.
Should be tied low in applications that do not use the transmit side elastic store. See section 20 on page 129 for details on
4.096 MHz and 8.192 MHz operation using the Interleave Bus Option.
Signal Name:
TLCLK
Signal Description:
Transmit Link Clock
Signal Type:
Output
4 kHz or 2 kHz (ZBTSI) demand clock for the TLINK input. See Section 15 for details. Transmit Link Data [TLINK].
15 of 137
DS21352/DS21552
4.1.1 TRANSMIT SIDE PINS (cont.)
Signal Name:
TLINK
Signal Description:
Transmit Link Data
Signal Type:
Input
If enabled via TCR1.2, this pin will be sampled on the falling edge of TCLK for data insertion into either the FDL stream
(ESF) or the Fs–bit position (D4) or the Z–bit position (ZBTSI). See Section 15 for details.
Signal Name:
TSYNC
Signal Description:
Transmit Sync
Signal Type:
Input / Output
A pulse at this pin will establish either frame or multiframe boundaries for the transmit side. Via TCR2.2, the DS21352/552
can be programmed to output either a frame or multiframe pulse at this pin. If this pin is set to output pulses at frame
boundaries, it can also be set via TCR2.4 to output double–wide pulses at signaling frames. See Section 20 for details.
Signal Name:
TSSYNC
Signal Description:
Transmit System Sync
Signal Type:
Input
Only used when the transmit side elastic store is enabled. A pulse at this pin will establish either frame or multiframe
boundaries for the transmit side. Should be tied low in applications that do not use the transmit side elastic store.
Signal Name:
TSIG
Signal Description:
Transmit Signaling Input
Signal Type:
Input
When enabled, this input will sample signaling bits for insertion into outgoing PCM T1 data stream. Sampled on the falling
edge of TCLK when the transmit side elastic store is disabled. Sampled on the falling edge of TSYSCLK when the transmit
side elastic store is enabled.
Signal Name:
TESO
Signal Description:
Transmit Elastic Store Data Output
Signal Type:
Output
Updated on the rising edge of TCLK with data out of the transmit side elastic store whether the elastic store is enabled or not.
This pin is normally tied to TDATA.
Signal Name:
TDATA
Signal Description:
Transmit Data
Signal Type:
Input
Sampled on the falling edge of TCLK with data to be clocked through the transmit side formatter. This pin is normally tied to
TESO.
Signal Name:
TPOSO
Signal Description:
Transmit Positive Data Output
Signal Type:
Output
Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. Can be programmed to source
NRZ data via the Output Data Format (CCR1.6) control bit. This pin is normally tied to TPOSI.
16 of 137
DS21352/DS21552
4.1.1 TRANSMIT SIDE PINS (cont.)
Signal Name:
TNEGO
Signal Description:
Transmit Negative Data Output
Signal Type:
Output
Updated on the rising edge of TCLKO with the bipolar data out of the transmit side formatter. This pin is normally tied to
TNEGI.
Signal Name:
TCLKO
Signal Description:
Transmit Clock Output
Signal Type:
Output
Buffered clock that is used to clock data through the transmit side formatter (i.e., either TCLK or RCLKI). This pin is normally
tied to TCLKI.
Signal Name:
TPOSI
Signal Description:
Transmit Positive Data Input
Signal Type:
Input
Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TPOSO
by tying the LIUC pin high.
Signal Name:
TNEGI
Signal Description:
Transmit Negative Data Input
Signal Type:
Input
Sampled on the falling edge of TCLKI for data to be transmitted out onto the T1 line. Can be internally connected to TNEGO
by tying the LIUC pin high.
Signal Name:
TCLKI
Signal Description:
Transmit Clock Input
Signal Type:
Input
Line interface transmit clock. Can be internally connected to TCLKO by tying the LIUC pin high.
17 of 137
DS21352/DS21552
4.1.2 RECEIVE SIDE PINS
Signal Name:
RLINK
Signal Description:
Receive Link Data
Signal Type:
Output
Updated with either FDL data (ESF) or Fs bits (D4) or Z bits (ZBTSI) one RCLK before the start of a frame. See Section 20
for details.
Signal Name:
RLCLK
Signal Description:
Receive Link Clock
Signal Type:
Output
A 4 kHz or 2 kHz (ZBTSI) clock for the RLINK output.
Signal Name:
RCLK
Signal Description:
Receive Clock
Signal Type:
Output
1.544 MHz clock that is used to clock data through the receive side framer.
Signal Name:
RCHCLK
Signal Description:
Receive Channel Clock
Signal Type:
Output
A 192 kHz clock which pulses high during the LSB of each channel. Synchronous with RCLK when the receive side elastic
store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for parallel to serial
conversion of channel data.
Signal Name:
RCHBLK
Signal Description:
Receive Channel Block
Signal Type:
Output
A user programmable output that can be forced high or low during any of the 24 T1 channels. Synchronous with RCLK when
the receive side elastic store is disabled. Synchronous with RSYSCLK when the receive side elastic store is enabled. Useful for
blocking clocks to a serial UART or LAPD controller in applications where not all T1 channels are used such as Fractional T1,
384K bps service, 768K bps, or ISDN–PRI. Also useful for locating individual channels in drop–and–insert applications, for
external per–channel loopback, and for per–channel conditioning. See Section 13 page 76 for details.
Signal Name:
RSER
Signal Description:
Receive Serial Data
Signal Type:
Output
Received NRZ serial data. Updated on rising edges of RCLK when the receive side elastic store is disabled. Updated on the
rising edges of RSYSCLK when the receive side elastic store is enabled.
Signal Name:
RSYNC
Signal Description:
Receive Sync
Signal Type:
Input/Output
An extracted pulse, one RCLK wide, is output at this pin which identifies either frame (RCR2.4 = 0) or multiframe (RCR2.4 =
1) boundaries. If set to output frame boundaries then via RCR2.5, RSYNC can also be set to output double–wide pulses on
signaling frames. If the receive side elastic store is enabled via CCR1.2, then this pin can be enabled to be an input via RCR2.3
at which a frame or multiframe boundary pulse is applied. See Section 21 for details.
18 of 137
DS21352/DS21552
4.1.2 RECEIVE SIDE PINS (cont.)
Signal Name:
RFSYNC
Signal Description:
Receive Frame Sync
Signal Type:
Output
An extracted 8 kHz pulse, one RCLK wide, is output at this pin which identifies frame boundaries.
Signal Name:
RMSYNC
Signal Description:
Receive Multiframe Sync
Signal Type:
Output
Only used when the receive side elastic store is enabled. An extracted pulse, one RSYSCLK wide, is output at this pin which
identifies multiframe boundaries. If the receive side elastic store is disabled, then this output will output multiframe boundaries
associated with RCLK.
Signal Name:
RDATA
Signal Description:
Receive Data
Signal Type:
Output
Updated on the rising edge of RCLK with the data out of the receive side framer.
Signal Name:
RSYSCLK
Signal Description:
Receive System Clock
Signal Type:
Input
1.544 MHz , 2.048 MHz , 4.096 MHz or 8.192 MHz clock. Only used when the receive side elastic store function is enabled.
Should be tied low in applications that do not use the receive side elastic store. See section 20 on page 129 for details on 4.096
MHz and 8.192 MHz operation using the Interleave Bus Option.
Signal Name:
RSIG
Signal Description:
Receive Signaling Output
Signal Type:
Output
Outputs signaling bits in a PCM format. Updated on rising edges of RCLK when the receive side elastic store is disabled.
Updated on the rising edges of RSYSCLK when the receive side elastic store is enabled.
Signal Name:
RLOS/LOTC
Signal Description:
Receive Loss of Sync / Loss of Transmit Clock
Signal Type:
Output
A dual function output that is controlled by the CCR3.5 control bit. This pin can be programmed to either toggle high when the
synchronizer is searching for the frame and multiframe or to toggle high if the TCLK pin has not been toggled for 5 msec.
Signal Name:
RCL
Signal Description:
Receive Carrier Loss
Signal Type:
Output
Set high when the line interface detects a carrier loss.
Signal Name:
RSIGF
Signal Description:
Receive Signaling Freeze
Signal Type:
Output
Set high when the signaling data is frozen via either automatic or manual intervention. Used to alert downstream equipment of
the condition.
4.1.2 RECEIVE SIDE PINS (cont.)
Signal Name:
8MCLK
Signal Description:
8 MHz Clock
Signal Type:
Output
An 8.192MHz clock output that is referenced to the clock that is output at the RCLK pin.
Signal Name:
RPOSO
Signal Description:
Signal Type:
Receive Positive Data Input
Output
19 of 137
DS21352/DS21552
Updated on the rising edge of RCLKO with bipolar data out of the line interface. This pin is normally tied to RPOSI.
Signal Name:
RNEGO
Signal Description:
Receive Negative Data Input
Signal Type:
Output
Updated on the rising edge of RCLKO with the bipolar data out of the line interface. This pin is normally tied to RPOSI.
Signal Name:
RCLKO
Signal Description:
Receive Clock Output
Signal Type:
Output
Buffered recovered clock from the T1 line. This pin is normally tied to RCLKI.
Signal Name:
RPOSI
Signal Description:
Receive Positive Data Input
Signal Type:
Input
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied
together for a NRZ interface. Can be internally connected to RPOSO by tying the LIUC pin high.
Signal Name:
RNEGI
Signal Description:
Receive Negative Data Input
Signal Type:
Input
Sampled on the falling edge of RCLKI for data to be clocked through the receive side framer. RPOSI and RNEGI can be tied
together for a NRZ interface. Can be internally connected to RNEGO by tying the LIUC pin high.
Signal Name:
RCLKI
Signal Description:
Receive Clock Input
Signal Type:
Input
Clock used to clock data through the receive side framer. This pin is normally tied to RCLKO. Can be internally connected to
RCLKO by tying the LIUC pin high.
20 of 137
DS21352/DS21552
4.1.3 PARALLEL CONTROL PORT PINS
Signal Name:
INT*
Signal Description:
Interrupt
Signal Type:
Output
Flags host controller during conditions and change of conditions defined in the Status Registers 1 and 2 and the HDLC Status
Register. Active low, open drain output
Signal Name:
FMS
Signal Description:
Framer Mode Select
Signal Type:
Input
Selects the DS2152 mode when high or the DS21352/552 mode when low. If high, the JTRST is internally pulled low. If low,
JTRST has normal JTAG functionality. This pin has a 10k pull up resistor.
Signal Name:
TEST
Signal Description:
3–State Control
Signal Type:
Input
Set high to 3–state all output and I/O pins (including the parallel control port) when FMS = 1 or when FMS = 0 and JTRST* is
tied low. Set low for normal operation. Ignored when FMS = 0 and JTRST* = 1. Useful for board level testing.
Signal Name:
MUX
Signal Description:
Bus Operation
Signal Type:
Input
Set low to select non–multiplexed bus operation. Set high to select multiplexed bus operation.
Signal Name:
AD0 TO AD7
Signal Description:
Data Bus [D0 to D7] or Address/Data Bus
Signal Type:
Input
In non–multiplexed bus operation (MUX = 0), serves as the data bus. In multiplexed bus operation (MUX = 1), serves as a 8–
bit multiplexed address / data bus.
Signal Name:
A0 TO A6
Signal Description:
Address Bus
Signal Type:
Input
In non–multiplexed bus operation (MUX = 0), serves as the address bus. In multiplexed bus operation (MUX = 1), these pins
are not used and should be tied low.
Signal Name:
BTS
Signal Description:
Bus Type Select
Signal Type:
Input
Strap high to select Motorola bus timing; strap low to select Intel bus timing. This pin controls the function of the RD*(DS*),
ALE(AS), and WR*(R/W*) pins. If BTS = 1, then these pins assume the function listed in parenthesis ().
Signal Name:
RD*(DS*)
Signal Description:
Read Input - Data Strobe
Signal Type:
Input
RD* and DS* are active low signals. DS active HIGH when MUX = 0. See bus timing diagrams.
21 of 137
DS21352/DS21552
4.1.3 PARALLEL CONTROL PORT PINS (cont.)
Signal Name:
CS*
Signal Description:
Chip Select
Signal Type:
Input
Must be low to read or write to the device. CS* is an active low signal.
Signal Name:
ALE(AS)/A7
Signal Description:
Address Latch Enable(Address Strobe) or A7
Signal Type:
Input
In non–multiplexed bus operation (MUX = 0), serves as the upper address bit. In multiplexed bus operation (MUX = 1), serves
to de-multiplex the bus on a positive–going edge.
Signal Name:
WR*(R/W*)
Signal Description:
Write Input(Read/Write)
Signal Type:
Input
WR* is an active low signal.
22 of 137
DS21352/DS21552
4.1.4 JTAG TEST ACCESS PORT PINS
Signal Name:
JTRST
Signal Description:
IEEE 1149.1 Test Reset
Signal Type:
Input
If FMS = 1: JTAG functionality is not available and JTRST is held LOW internally.
If FMS = 0: JTAG functionality is available and JTRST is pulled up internally by a 10kΩ resistor.
If FMS = 0 and boundary scan is not used, this pin should be held low. This signal is used to asynchronously reset the test
access port controller. The device operates as a T1/E1 transceiver if JTRST is pulled low.
Signal Name:
JTMS
Signal Description:
IEEE 1149.1 Test Mode Select
Signal Type:
Input
This pin is sampled on the rising edge of JTCLK and is used to place the test access port into the various defined IEEE 1149.1
states. This pin has a 10k pull up resistor.
Signal Name:
JTCLK
Signal Description:
IEEE 1149.1 Test Clock Signal
Signal Type:
Input
This signal is used to shift data into JTDI on the rising edge and out of JTDO on the falling edge.
Signal Name:
JTDI
Signal Description:
IEEE 1149.1 Test Data Input
Signal Type:
Input
Test instructions and data are clocked into this pin on the rising edge of JTCLK. This pin has a 10k pull up resistor.
Signal Name:
JTDO
Signal Description:
IEEE 1149.1 Test Data Output
Signal Type:
Output
Test instructions and data are clocked out of this pin on the falling edge of JTCLK. If not used, this pin should be left
unconnected.
4.1.5 INTERLEAVE BUS OPERATION PINS
Signal Name:
CI
Signal Description:
Carry In
Signal Type:
Input
A rising edge on this pin causes RSER and RSIG to come out of high Z state and TSER and TSIG to start sampling on the next
rising edge of RSYSCLK/TSYSCLK beginning an I/O sequence of 8 or 256 bits of data. This pin has a 10k pull up resistor.
Signal Name:
CO
Signal Description:
Signal Type:
Carry Out
Output
An output that is set high when the last bit of the 8 or 256 IBO output sequence has occurred on RSER
and RSIG.
23 of 137
DS21352/DS21552
4.1.6 LINE INTERFACE PINS
Signal Name:
MCLK
Signal Description:
Master Clock Input
Signal Type:
Input
A 1.544 MHz (50 ppm) clock source with TTL levels is applied at this pin. This clock is used internally for both clock/data
recovery and for jitter attenuation. A quartz crystal of 1.544 MHz may be applied across MCLK and XTALD instead of the
TTL level clock source.
Signal Name:
XTALD
Signal Description:
Quartz Crystal Driver
Signal Type:
Output
A quartz crystal of 1.544 MHz may be applied across MCLK and XTALD instead of a TTL level clock source at MCLK.
Leave open circuited if a TTL clock source is applied at MCLK.
Signal Name:
8XCLK
Signal Description:
Eight Times Clock
Signal Type:
Output
A 12.352 MHz clock that is locked to the 1.544 MHz clock provided from the clock/data recovery block (if the jitter attenuator
is enabled on the receive side) or from the TCLKI pin (if the jitter attenuator is enabled on the transmit side). Can be internally
disabled by writing a 08h to TEST2.3 if not needed.
Signal Name:
LIUC
Signal Description:
Line Interface Connect
Signal Type:
Input
Tie low to separate the line interface circuitry from the framer/formatter circuitry and activate the
TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/ RCLKI pins. Tie high to connect the line interface circuitry to the framer/formatter
circuitry and deactivate the TPOSI/TNEGI/TCLKI/RPOSI/RNEGI/RCLKI pins. When LIUC is tied high, the
TPOSI/TNEGI/TCLKI/ RPOSI/RNEGI/RCLKI pins should be tied low.
Signal Name:
RTIP & RRING
Signal Description:
Receive Tip and Ring
Signal Type:
Input
Analog inputs for clock recovery circuitry. These pins connect via a 1:1 transformer to the T1 line. See Section 16 for details.
Signal Name:
TTIP & TRING
Signal Description:
Transmit Tip and Ring
Signal Type:
Output
Analog line driver outputs. These pins connect via a transformer to the T1 line. See Section 16 for details.
24 of 137
DS21352/DS21552
4.1.7 SUPPLY PINS
Signal Name:
DVDD
Signal Description:
Digital Positive Supply
Signal Type:
Supply
5.0 volts +/-5% (DS21552) or 3.3 volts +/-5% (DS21352). Should be tied to the RVDD and TVDD pins.
Signal Name:
RVDD
Signal Description:
Receive Analog Positive Supply
Signal Type:
Supply
5.0 volts +/-5% (DS21552) or 3.3 volts +/-5% (DS21352). Should be tied to the DVDD and TVDD pins.
Signal Name:
TVDD
Signal Description:
Transmit Analog Positive Supply
Signal Type:
Supply
5.0 volts +/-5% (DS21552) or 3.3 volts +/-5% (DS21352). Should be tied to the RVDD and DVDD pins.
Signal Name:
DVSS
Signal Description:
Digital Signal Ground
Signal Type:
Supply
Should be tied to the RVSS and TVSS pins.
Signal Name:
RVSS
Signal Description:
Receive Analog Signal Ground
Signal Type:
Supply
0.0 volts. Should be tied to DVSS and TVSS.
Signal Name:
TVSS
Signal Description:
Transmit Analog Signal Ground
Signal Type:
Supply
0.0 volts. Should be tied to DVSS and RVSS.
25 of 137
DS21352/DS21552
5. PARALLEL PORT
The SCT is controlled via either a non–multiplexed (MUX = 0) or a multiplexed (MUX = 1) bus by an
external microcontroller or microprocessor. The SCT can operate with either Intel or Motorola bus timing
configurations. If the BTS pin is tied low, Intel timing will be selected; if tied high, Motorola timing will
be selected. All Motorola bus signals are listed in parenthesis (). See the timing diagrams in the A.C.
Electrical Characteristics in Section 24 for more details.
5.1 REGISTER MAP
Table 5-1 REGISTER MAP SORTED BY ADDRESS
ADDRESS
R/W
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
20
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
W
R/W
R/W
–
–
–
–
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
R/W
R
R/W
REGISTER NAME
HDLC Control
HDLC Status
HDLC Interrupt Mask
Receive HDLC Information
Receive Bit Oriented Code
Receive HDLC FIFO
Transmit HDLC Information
Transmit Bit Oriented Code
Transmit HDLC FIFO
Test 2 SEE NOTE 1
Common Control 7
not present
not present
not present
not present
Device ID
Receive Information 3
Common Control 4
In–Band Code Control
Transmit Code Definition
Receive Up Code Definition
Receive Down Code Definition
Transmit Channel Control 1
Transmit Channel Control 2
Transmit Channel Control 3
Common Control 5
Transmit DS0 Monitor
Receive Channel Control 1
Receive Channel Control 2
Receive Channel Control 3
Common Control 6
Receive DS0 Monitor
Status 1
REGISTER
ABBREVIATION
HCR
HSR
HIMR
RHIR
RBOC
RHFR
THIR
TBOC
THFR
TEST2 (set to 00h)
CCR7
–
–
–
–
IDR
RIR3
CCR4
IBCC
TCD
RUPCD
RDNCD
TCC1
TCC2
TCC3
CCR5
TDS0M
RCC1
RCC2
RCC3
CCR6
RDS0M
SR1
Table 5-1 REGISTER MAP SORTED BY ADDRESS (Cont.)
ADDRESS
R/W
21
22
23
24
25
26
R/W
R/W
R
R
R
R
REGISTER NAME
Status 2
Receive Information 1
Line Code Violation Count 1
Line Code Violation Count 2
Path Code Violation Count 1 SEE NOTE 3
Path Code violation Count 2
26 of 137
REGISTER
ABBREVIATION
SR2
RIR1
LCVCR1
LCVCR2
PCVCR1
PCVCR2
ADDRESS
R/W
27
28
29
2A
2B
2C
2D
2E
2F
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
40
41
42
43
44
45
46
47
48
49
4A
4B
4C
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
REGISTER NAME
Multiframe Out of Sync Count 2
Receive FDL Register
Receive FDL Match 1
Receive FDL Match 2
Receive Control 1
Receive Control 2
Receive Mark 1
Receive Mark 2
Receive Mark 3
Common Control 3
Receive Information 2
Transmit Channel Blocking 1
Transmit Channel blocking 2
Transmit Channel Blocking 3
Transmit Control 1
Transmit Control 2
Common Control 1
Common Control 2
Transmit Transparency 1
Transmit Transparency 2
Transmit Transparency 3
Transmit Idle 1
Transmit Idle 2
Transmit Idle 3
Transmit Idle Definition
Transmit Channel 9
Transmit Channel 10
Transmit Channel 11
Transmit Channel 12
Transmit Channel 13
Transmit Channel 14
Transmit Channel 15
Transmit Channel 16
Transmit Channel 17
Transmit Channel 18
Transmit Channel 19
Transmit Channel 20
Transmit Channel 21
DS21352/DS21552
REGISTER
ABBREVIATION
MOSCR2
RFDL
RMTCH1
RMTCH2
RCR1
RCR2
RMR1
RMR2
RMR3
CCR3
RIR2
TCBR1
TCBR2
TCBR3
TCR1
TCR2
CCR1
CCR2
TTR1
TTR2
TTR3
TIR1
TIR2
TIR3
TIDR
TC9
TC10
TC11
TC12
TC13
TC14
TC15
TC16
TC17
TC18
TC19
TC20
TC21
Table 5-1 REGISTER MAP SORTED BY ADDRESS (Cont.)
ADDRESS
R/W
4D
4E
4F
50
51
52
53
54
55
56
57
58
59
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
REGISTER NAME
Transmit Channel 22
Transmit Channel 23
Transmit Channel 24
Transmit Channel 1
Transmit Channel 2
Transmit Channel 3
Transmit Channel 4
Transmit Channel 5
Transmit Channel 6
Transmit Channel 7
Transmit Channel 8
Receive Channel 17
Receive Channel 18
27 of 137
REGISTER
ABBREVIATION
TC22
TC23
TC24
TC1
TC2
TC3
TC4
TC5
TC6
TC7
TC8
RC17
RC18
DS21352/DS21552
5A
5B
5C
5D
5E
5F
60
61
62
63
64
65
66
67
68
69
6A
6B
6C
6D
6E
6F
70
71
72
73
74
75
76
77
78
R/W
R/W
R/W
R/W
R/W
R/W
R
R
R
R
R
R
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Receive Channel 19
Receive Channel 20
Receive Channel 21
Receive Channel 22
Receive Channel 23
Receive Channel 24
Receive Signaling 1
Receive Signaling 2
Receive Signaling 3
Receive Signaling 4
Receive Signaling 5
Receive Signaling 6
Receive Signaling 7
Receive Signaling 8
Receive Signaling 9
Receive Signaling 10
Receive Signaling 11
Receive Signaling 12
Receive Channel Blocking 1
Receive Channel Blocking 2
Receive Channel Blocking 3
Interrupt Mask 2
Transmit Signaling 1
Transmit Signaling 2
Transmit Signaling 3
Transmit Signaling 4
Transmit Signaling 5
Transmit Signaling 6
Transmit Signaling 7
Transmit Signaling 8
Transmit Signaling 9
RC19
RC20
RC21
RC22
RC23
RC24
RS1
RS2
RS3
RS4
RS5
RS6
RS7
RS8
RS9
RS10
RS11
RS12
RCBR1
RCBR2
RCBR3
IMR2
TS1
TS2
TS3
TS4
TS5
TS6
TS7
TS8
TS9
Table 5-1 REGISTER MAP SORTED BY ADDRESS (Cont.)
ADDRESS
R/W
79
7A
7B
7C
7D
7E
7F
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
REGISTER NAME
Transmit Signaling 10
Transmit Signaling 11
Transmit Signaling 12
Line Interface Control
Test 1 SEE NOTE 1
Transmit FDL Register
Interrupt Mask Register 1
Receive Channel 1
Receive Channel 2
Receive Channel 3
Receive Channel 4
Receive Channel 5
Receive Channel 6
Receive Channel 7
Receive Channel 8
Receive Channel 9
Receive Channel 10
Receive Channel 11
Receive Channel 12
Receive Channel 13
Receive Channel 14
Receive Channel 15
28 of 137
REGISTER
ABBREVIATION
TS10
TS11
TS12
LICR
TEST1 (set to 00h)
TFDL
IMR1
RC1
RC2
RC3
RC4
RC5
RC6
RC7
RC8
RC9
RC10
RC11
RC12
RC13
RC14
RC15
8F
90
91
92
93
94
95
96
97
98
99
9A
9B
9C
9D
9E
9F
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
DS21352/DS21552
RC16
RDC1
RDC2
TDC1
TDC2
IBO
TEST3 (set to 00h)
TEST4 (set to 00h)
-
Receive Channel 16
Receive HDLC DS0 Control Register 1
Receive HDLC DS0 Control Register 2
Transmit HDLC DS0 Control Register 1
Transmit HDLC DS0 Control Register 2
Interleave Bus Operation Register
Test 3 SEE NOTE 1
Test 4 SEE NOTE 1
not present
not present
not present
not present
not present
not present
not present
not present
not present
NOTES:
1. TEST1, TEST2, TEST3 and TEST4 registers are used by the factory; these registers must be cleared (set to 00h) on power–
up initialization to insure proper operation.
2. Register banks Axh, Bxh, Cxh, Dxh, Exh, and Fxh are not accessible.
3. Upper nibble of the PCVCR1 register is used for MOSCR1
6. CONTROL, ID, AND TEST REGISTERS
The operation of the DS21352/552 is configured via a set of eleven control registers. Typically, the
control registers are only accessed when the system is first powered up. Once the DS21352/552 has been
initialized, the control registers will only need to be accessed when there is a change in the system
configuration. There are two Receive Control Registers (RCR1 and RCR2), two Transmit Control
Registers (TCR1 and TCR2), and seven Common Control Registers (CCR1 to CCR7). Each of the eleven
registers are described in this section.
6.1 POWER-UP SEQUENCE
On power–up, after the supplies are stable the DS21352/552 should be configured for operation by
writing to all of the internal registers (this includes setting the Test Registers to 00h) since the contents of
the internal registers cannot be predicted on power–up. The LIRST (CCR7.7) should be toggled from
zero to one to reset the line interface circuitry (it will take the DS21352/552 about 40ms to recover from
the LIRST bit being toggled). Finally, after the TSYSCLK and RSYSCLK inputs are stable, the ESR bit
should be toggled from a zero to a one (this step can be skipped if the elastic stores are disabled).
6.2 DEVICE ID
There is a device IDentification Register (IDR) at address 0Fh. The MSB of this read–only register is
fixed to a zero indicating that a T1 device is present. The next 3 MSBs are used to indicate which T1
device is present; DS2152, DS21352, or DS21552. The E1 pin–for–pin compatible SCTs will have a
logic one in the MSB position with the following 3 MSBs indicating which E1 SCT is present; DS2154,
DS21354, or DS21554. Table 6-1 represents the possible variations of these bits and the associated SCT.
IDR: DEVICE IDENTIFICATION REGISTER (Address=0F Hex)
(MSB)
T1E1
Bit 6
Bit 5
Bit 4
SYMBOL
POSITION
NAME AND DESCRIPTION
T1E1
IDR.7
ID3
T1 or E1 Chip Determination Bit.
29 of 137
ID2
ID1
(LSB)
ID0
DS21352/DS21552
Bit 6
IDR.6
0=T1 chip
1=E1 chip
Bit 6.
Bit 5
IDR.5
Bit 5.
Bit 4
IDR.4
Bit 4.
ID3
ID2
IDR.3
IDR.1
Chip Revision Bit 3. MSB of a decimal code that represents the chip revision.
Chip Revision Bit 2.
ID1
IDR.2
Chip Revision Bit 1.
30 of 137
DS21352/DS21552
Table 6-1 DEVICE ID BIT MAP
SCT
DS2152
DS21352
DS21552
DS2154
DS21354
DS21554
T1/E1
0
0
0
1
1
1
Bit 6
0
0
0
0
0
0
Bit 5
0
0
1
0
0
1
Bit 4
0
1
0
0
1
0
The lower four bits of the IDR are used to display the die revision of the chip.
RCR1: RECEIVE CONTROL REGISTER 1 (Address=2B Hex)
(MSB)
LCVCRF
ARC
OOF1
OOF2
SYNCC
SYMBOL
POSITION
NAME AND DESCRIPTION
LCVCRF
RCR1.7
ARC
RCR1.6
OOF1
RCR1.5
OOF2
RCR1.4
SYNCC
RCR1.3
SYNCT
RCR1.2
SYNCE
RCR1.1
RESYNC
RCR1.0
SYNCT
SYNCE
(LSB)
RESYNC
Line Code Violation Count Register Function Select.
0 = do not count excessive zeros
1 = count excessive zeros
Auto Resync Criteria.
0 = Resync on OOF or RCL event
1 = Resync on OOF only
Out Of Frame Select 1.
0 = 2/4 frame bits in error
1 = 2/5 frame bits in error
Out Of Frame Select 2.
0 = follow RCR1.5
1 = 2/6 frame bits in error
Sync Criteria.
In D4 Framing Mode.
0 = search for Ft pattern, then search for Fs pattern
1 = cross couple Ft and Fs pattern
In ESF Framing Mode.
0 = search for FPS pattern only
1 = search for FPS and verify with CRC6
Sync Time.
0 = qualify 10 bits
1 = qualify 24 bits
Sync Enable.
0 = auto resync enabled
1 = auto resync disabled
Resync. When toggled from low to high, a resynchronization of the receive side framer
is initiated. Must be cleared and set again for a subsequent resync.
31 of 137
DS21352/DS21552
RCR2: RECEIVE CONTROL REGISTER 2 (Address=2C Hex)
(MSB)
RCS
RZBTSI
SYMBOL
POSITION
RCS
RCR2.7
RZBTSI
RCR2.6
RSDW
RCR2.5
RSM
RCR2.4
RSIO
RCR2.3
RD4YM
RCR2.2
FSBE
RCR2.1
MOSCRF
RCR2.0
RSDW
RSM
RSIO
RD4YM
FSBE
(LSB)
MOSCRF
NAME AND DESCRIPTION
Receive Code Select.
0 = idle code (7F Hex)
1 = digital milliwatt code (1E/0B/0B/1E/9E/8B/8B/9E Hex)
Receive Side ZBTSI Support Enable. Allows ZBTSI information to be output on
RLINK pin.
0 = ZBTSI disabled
1 = ZBTSI enabled
RSYNC Double–Wide. (note: this bit must be set to zero when RCR2.4 = 1 or when
RCR2.3 = 1)
0 = do not pulse double wide in signaling frames
1 = do pulse double wide in signaling frames
RSYNC Mode Select. Selects frame or multiframe pulse when RSYNC pin is in output
mode. In input mode (elastic store must be enabled) multiframe mode is only useful
when receive signaling re-insertion is enabled. See the timing in Section 21.
0 = frame mode
1 = multiframe mode
RSYNC I/O Select. (note: this bit must be set to zero when CCR1.2 = 0)
0 = RSYNC is an output
1 = RSYNC is an input (only valid if elastic store enabled)
Receive Side D4 Yellow Alarm Select.
0 = zeros in bit 2 of all channels
1 = a one in the S–bit position of frame 12
PCVCR Fs–Bit Error Report Enable.
0 = do not report bit errors in Fs–bit position; only Ft bit position
1 = report bit errors in Fs–bit position as well as Ft bit position
Multiframe Out of Sync Count Register Function Select.
0 = count errors in the framing bit position
1 = count the number of multiframes out of sync
32 of 137
DS21352/DS21552
TCR1: TRANSMIT CONTROL REGISTER 1 (Address=35 Hex)
(MSB)
LOTCMC
TFPT
TCPT
TSSE
GB7S
SYMBOL
POSITION
NAME AND DESCRIPTION
LOTCMC
TCR1.7
TFPT
TCR1.6
TCPT
TCR1.5
TSSE
TCR1.4
GB7S
TCR1.3
TFDLS
TCR1.2
TBL
TCR1.1
TYEL
TCR1.0
TFDLS
TBL
(LSB)
TYEL
Loss Of Transmit Clock Mux Control. Determines whether the transmit side
formatter should switch to RCLK if the TCLK input should fail to transition.
0 = do not switch to RCLK if TCLK stops
1 = switch to RCLK if TCLK stops
Transmit F–Bit Pass Through. (see note below)
0 = F bits sourced internally
1 = F bits sampled at TSER
Transmit CRC Pass Through. (see note below)
0 = source CRC6 bits internally
1 = CRC6 bits sampled at TSER during F–bit time
Transmit Software Signaling Enable. (see note below)
0 = no signaling is inserted in any channel
1 = signaling is inserted in all channels from the TS1-TS12 registers (the TTR registers
can be used to block insertion on a channel by channel basis)
Global Bit 7 Stuffing. (see note below)
0 = allow the TTR registers to determine which channels containing all zeros are to be
Bit 7 stuffed
1 = force Bit 7 stuffing in all zero byte channels regardless of how the TTR registers are
programmed
TFDL Register Select. (see note below)
0 = source FDL or Fs bits from the internal TFDL register (legacy FDL support mode)
1 = source FDL or Fs bits from the internal HDLC/BOC controller or the TLINK pin
Transmit Blue Alarm. (see note below)
0 = transmit data normally
1 = transmit an unframed all one’s code at TPOSO and TNEGO
Transmit Yellow Alarm. (see note below)
0 = do not transmit yellow alarm
1 = transmit yellow alarm
NOTE: For a description of how the bits in TCR1 affect the transmit side formatter, see Figure 22-2
33 of 137
DS21352/DS21552
TCR2: TRANSMIT CONTROL REGISTER 2 (Address=36 Hex)
(MSB)
TEST1
TEST0
TZBTSI
TSDW
TSM
TSIO
TD4YM
(LSB)
TB7ZS
SYMBOL
POSITION
NAME AND DESCRIPTION
TEST1
TCR2.7
Test Mode Bit 1 for Output Pins. See Table 6-2..
TEST0
TCR2.6
Test Mode Bit 0 for Output Pins. See Table 6-2.
TZBTSI
TCR2.5
TSDW
TCR2.4
TSM
TCR2.3
TSIO
TCR2.2
TD4YM
TCR2.1
TB7ZS
TCR2.0
Transmit Side ZBTSI Support Enable. Allows ZBTSI information to be input on
TLINK pin.
0 = ZBTSI disabled
1 = ZBTSI enabled
TSYNC Double–Wide. (note: this bit must be set to zero when TCR2.3=1 or when
TCR2.2=0)
0 = do not pulse double–wide in signaling frames
1 = do pulse double–wide in signaling frames
TSYNC Mode Select. Selects frame or multiframe mode for the TSYNC pin. See the
timing in Section 21
0 = frame mode
1 = multiframe mode
TSYNC I/O Select.
0 = TSYNC is an input
1 = TSYNC is an output
Transmit Side D4 Yellow Alarm Select.
0 = zeros in bit 2 of all channels
1 = a one in the S–bit position of frame 12
Transmit Side Bit 7 Zero Suppression Enable.
0 = no stuffing occurs
1 = Bit 7 force to a one in channels with all zeros
Table 6-2 OUTPUT PIN TEST MODES
TEST 1
TEST 0
0
0
1
1
0
1
0
1
EFFECT ON OUTPUT PINS
operate normally
force all output pins into 3–state (including all I/O pins and parallel port pins)
force all output pins low (including all I/O pins except parallel port pins)
force all output pins high (including all I/O pins except parallel port pins)
34 of 137
DS21352/DS21552
CCR1: COMMON CONTROL REGISTER 1 (Address=37 Hex)
(MSB)
TESE
ODF
RSAO
TSCLKM
RSCLKM
SYMBOL
POSITION
NAME AND DESCRIPTION
TESE
CCR1.7
ODF
CCR1.6
Transmit Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
Output Data Format.
RESE
PLB
(LSB)
FLB
0 = bipolar data at TPOSO and TNEGO
RSAO
CCR1.5
1 = NRZ data at TPOSO; TNEGO = 0
Receive Signaling All One’s. This bit should not be enabled if hardware signaling is
being utilized. See Section 10 for more details.
0 = allow robbed signaling bits to appear at RSER
TSCLKM
CCR1.4
RSCLKM
CCR1.3
RESE
CCR1.2
PLB
CCR1.1
FLB
CCR1.0
1 = force all robbed signaling bits at RSER to one
TSYSCLK Mode Select.
0 = if TSYSCLK is 1.544 MHz
1 = if TSYSCLK is 2.048 MHz or IBO enabled (see section 20 for details on IBO
function)
RSYSCLK Mode Select.
0 = if RSYSCLK is 1.544 MHz
1 = if RSYSCLK is 2.048 MHz or IBO enabled (see section 20 for details on IBO
function)
Receive Elastic Store Enable.
0 = elastic store is bypassed
1 = elastic store is enabled
Payload Loopback.
0 = loopback disabled
1 = loopback enabled
Framer Loopback.
0 = loopback disabled
1 = loopback enabled
6.3 PAYLOAD LOOPBACK
Payload Loopback When CCR1.1 is set to a one, the DS21352/552 will be forced into Payload LoopBack
(PLB). Normally, this loopback is only enabled when ESF framing is being performed but can be enabled
also in D4 framing applications. In a PLB situation, the DS21352/552 will loop the 192 bits of pay-load
data (with BPVs corrected) from the receive section back to the transmit section. The FPS framing pattern, CRC6 calculation, and the FDL bits are not looped back, they are reinserted by the DS21352/552.
When PLB is enabled, the following will occur:
1. data will be transmitted from the TPOSO and TNEGO pins synchronous with RCLK instead of TCLK
2. all of the receive side signals will continue to operate normally
3. the TCHCLK and TCHBLK signals are forced low
4. data at the TSER, TDATA, and TSIG pins is ignored
5. the TLCLK signal will become synchronous with RCLK instead of TCLK.
6.4 FRAMER LOOPBACK
When CCR1.0 is set to a one, the DS21352/552 will enter a Framer LoopBack (FLB) mode. This
loopback is useful in testing and debugging applications. In FLB, the DS21352/552 will loop data from
the transmit side back to the receive side. When FLB is enabled, the following will occur:
1. An unframed all one’s code will be transmitted at TPOSO and TNEGO
2. Data at RPOSI and RNEGI will be ignored
35 of 137
DS21352/DS21552
3. All receive side signals will take on timing synchronous with TCLK instead of RCLKI.
Please note that it is not acceptable to have RCLK tied to TCLK during this loopback because this
will cause an unstable condition.
CCR2: COMMON CONTROL REGISTER 2 (Address=38 Hex)
(MSB)
TFM
TB8ZS
SYMBOL
POSITION
TFM
CCR2.7
TB8ZS
CCR2.6
TSLC96
CCR2.5
TFDL
CCR2.4
RFM
CCR2.3
RB8ZS
CCR2.2
RSLC96
CCR2.1
RZSE
CCR2.0
TSLC96
TFDL
RFM
RB8ZS
RSLC96
(LSB)
RZSE
NAME AND DESCRIPTION
Transmit Frame Mode Select.
0 = D4 framing mode
1 = ESF framing mode
Transmit B8ZS Enable.
0 = B8ZS disabled
1 = B8ZS enabled
Transmit SLC–96 / Fs–Bit Insertion Enable. Only set this bit to a one in D4 framing
applications. Must be set to one to source the Fs pattern from the TFDL register. See
Section 15.5 for details.
0 = SLC–96/Fs–bit insertion disabled
1 = SLC–96/Fs–bit insertion enabled
Transmit FDL Zero Stuffer Enable. Set this bit to zero if using the internal
HDLC/BOC controller instead of the legacy support for the FDL. See Section 15 for
details.
0 = zero stuffer disabled
1 = zero stuffer enabled
Receive Frame Mode Select.
0 = D4 framing mode
1 = ESF framing mode
Receive B8ZS Enable.
0 = B8ZS disabled
1 = B8ZS enabled
Receive SLC–96 Enable. Only set this bit to a one in D4/SLC–96 framing
applications. See Section 15.5 for details.
0 = SLC–96 disabled
1 = SLC–96 enabled
Receive FDL Zero Destuffer Enable. Set this bit to zero if using the internal
HDLC/BOC controller instead of the legacy support for the FDL. See Section 15.4 for
details.
0 = zero destuffer disabled
1 = zero destuffer enabled
CCR3: COMMON CONTROL REGISTER 3 (Address=30 Hex)
(MSB)
RESMDM
TCLKSRC
SYMBOL
POSITION
RESMDM
CCR3.7
TCLKSRC
CCR3.6
RLOSF
CCR3.5
RLOSF
RSMS
PDE
ECUS
TLOOP
(LSB)
TESMDM
NAME AND DESCRIPTION
Receive Elastic Store Minimum Delay Mode. See Section 14.4 for details.
0 = elastic stores operate at full two frame depth
1 = elastic stores operate at 32–bit depth
Transmit Clock Source Select. This function allows the user to internally select
RCLK as the clock source for the transmit side formatter.
0 = Source of transmit clock determined by TCR1.7 (LOTCMC)
1 = Force transmitter to internally switch to RCLK as source of transmit clock. Signal
at TCLK pin is ignored
Function of the RLOS/LOTC Output.
0 = Receive Loss of Sync (RLOS)
36 of 137
RSMS
CCR3.4
PDE
CCR3.3
ECUS
CCR3.2
TLOOP
CCR3.1
TESMDM
CCR3.0
DS21352/DS21552
1 = Loss of Transmit Clock (LOTC)
RSYNC Multiframe Skip Control. Useful in framing format conversions from D4 to
ESF. This function is not available when the receive side elastic store is enabled.
0 = RSYNC will output a pulse at every multiframe
1 = RSYNC will output a pulse at every other multiframe note: for this bit to have any
affect, the RSYNC must be set to output multiframe pulses (RCR2.4=1 and
RCR2.3=0).
Pulse Density Enforcer Enable.
0 = disable transmit pulse density enforcer
1 = enable transmit pulse density enforcer
Error Counter Update Select. See Section 8 for details.
0 = update error counters once a second
1 = update error counters every 42 ms (333 frames)
Transmit Loop Code Enable. See Section 17 for details.
0 = transmit data normally
1 = replace normal transmitted data with repeating code as defined in TCD register
Transmit Elastic Store Minimum Delay Mode. See Section 14.4 for details.
0 = elastic stores operate at full two frame depth
1 = elastic stores operate at 32–bit depth
37 of 137
DS21352/DS21552
6.5 PULSE DENSITY ENFORCER
The Framer always examines both the transmit and receive data streams for violations of the following rules which are
required by ANSI T1.403:
– no more than 15 consecutive zeros
– at least N ones in each and every time window of 8 x (N +1) bits where N = 1 through 23
Violations for the transmit and receive data streams are reported in the RIR2.0 and RIR2.1 bits
respectively. When the CCR3.3 is set to one, the DS21352 will force the transmitted stream to meet this
requirement no matter the content of the transmitted stream. When running B8ZS, the CCR3.3 bit should
be set to zero since B8ZS encoded data streams cannot violate the pulse density requirements.
38 of 137
DS21352/DS21552
CCR4: COMMON CONTROL REGISTER 4 (Address=11 Hex)
(MSB)
RSRE
RPCSI
SYMBOL
POSITION
RSRE
CCR4.7
RPCSI
CCR4.6
RFSA1
CCR4.5
RFE
CCR4.4
RFF
CCR4.3
THSE
CCR4.2
TPCSI
CCR4.1
TIRFS
CCR4.0
RFSA1
RFE
RFF
THSE
TPCSI
(LSB)
TIRFS
NAME AND DESCRIPTION
Receive Side Signaling Re–Insertion Enable. See Section 10.2 for details.
0 = do not re–insert signaling bits into the data stream presented at the RSER pin
1 = reinsert the signaling bits into data stream presented at the RSER pin
Receive Per–Channel Signaling Insert. See Section 10.2 for more details.
0 = do not use RCHBLK to determine which channels should have signaling re–inserted
1 = use RCHBLK to determine which channels should have signaling re–inserted
Receive Force Signaling All Ones. See Section 10.2 for more details.
0 = do not force extracted robbed–bit signaling bit positions to a one
1 = force extracted robbed–bit signaling bit positions to a one
Receive Freeze Enable. See Section 10.2 for details.
0 = no freezing of receive signaling data will occur
1 = allow freezing of receive signaling data at RSIG (and RSER if CCR4.7 = 1).
Receive Force Freeze. Freezes receive side signaling at RSIG (and RSER if
CCR4.7=1); will override Receive Freeze Enable (RFE). See Section 10.2 for details.
0 = do not force a freeze event
1 = force a freeze event
Transmit Hardware Signaling Insertion Enable. See Section 10.2 for details.
0 = do not insert signaling from the TSIG pin into the data stream presented at the
TSER pin
1 = insert signaling from the TSIG pin into data stream presented at the TSER pin
Transmit Per–Channel Signaling Insert. See Section 10.2 for details.
0 = do not use TCHBLK to determine which channels should have signaling inserted
from TSIG
1 = use TCHBLK to determine which channels should have signaling inserted from
TSIG
Transmit Idle Registers (TIR) Function Select. See Section 2.1 for timing details.
0 = TIRs define in which channels to insert idle code
1 = TIRs define in which channels to insert data from RSER (i.e., Per-Channel
Loopback function)
39 of 137
DS21352/DS21552
CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)
(MSB)
TJC
TCM4
TCM3
LIAIS
SYMBOL
POSITION
NAME AND DESCRIPTION
TJC
CCR5.7
LLB
CCR5.6
LIAIS
CCR5.5
TCM4
CCR5.4
TCM3
CCR5.3
Transmit Japanese CRC6 Enable.
0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)
1 = use Japanese standard JT–G704 CRC6 calculation
Local Loopback.
0 = loopback disabled
1 = loopback enabled
Line Interface AIS Generation Enable.
0 = allow normal data from TPOSI/TNEGI to be transmitted at TTIP and TRING
1 = force unframed all ones to be transmitted at TTIP and TRING
Transmit Channel Monitor Bit 4. MSB of a channel decode that determines which
transmit channel data will appear in the TDS0M register. See Section 9 for details.
Transmit Channel Monitor Bit 3.
TCM2
CCR5.2
Transmit Channel Monitor Bit 2.
TCM1
CCR5.1
Transmit Channel Monitor Bit 1.
TCM0
CCR5.0
Transmit Channel Monitor Bit 0. LSB of the channel decode.
40 of 137
TCM2
TCM1
(LSB)
TCM0
LLB
DS21352/DS21552
CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)
(MSB)
RJC
RCM4
RCM3
TESA
SYMBOL
POSITION
NAME AND DESCRIPTION
RJC
CCR6.7
RESA
CCR6.6
TESA
CCR6.5
RCM4
CCR6.4
RCM3
CCR6.3
Receive Japanese CRC6 Enable.
0 = use ANSI/AT&T/ITU CRC6 calculation (normal operation)
1 = use Japanese standard JT–G704 CRC6 calculation
Receive Elastic Store Align. Setting this bit from a zero to a one will force the receive
elastic store’s write/read pointers to a minimum separation of half a frame. No action
will be taken if the pointer separation is already greater or equal to half a frame. If
pointer separation is less than half a frame, the command will be executed and the data
will be disrupted. Should be toggled after RSYSCLK has been applied and is stable.
Must be cleared and set again for a subsequent align. See section 14.3 for details.
Transmit Elastic Store Align. Setting this bit from a zero to a one will force the
transmit elastic store’s write/read pointers to a minimum separation of half a frame. No
action will be taken if the pointer separation is already greater or equal to half a frame.
If pointer separation is less than half a frame, the command will be executed and the
data will be disrupted. Should be toggled after TSYSCLK has been applied and is
stable. Must be cleared and set again for a subsequent align. See section 14.3 for details.
Receive Channel Monitor Bit 4. MSB of a channel decode that determines which
receive channel data will appear in the RDS0M register. See Section 9 for details.
Receive Channel Monitor Bit 3.
RCM2
CCR6.2
Receive Channel Monitor Bit 2.
RCM1
CCR6.1
Receive Channel Monitor Bit 1.
RCM0
CCR6.0
Receive Channel Monitor Bit 0. LSB of the channel decode.
41 of 137
RCM2
RCM1
(LSB)
RCM0
RESA
DS21352/DS21552
CCR7: COMMON CONTROL REGISTER 7 (Address=0A Hex)
(MSB)
LIRST
RLB
SYMBOL
LIRST
POSITION
CCR7.7
RLB
CCR7.6
RESR
CCR7.5
TESR
CCR7.4
-
CCR7.3
LIUSI
CCR7.2
CDIG
CCR7.1
LIUODO
CCR7.0
RESR
TESR
–
LIUSI
CDIG
(LSB)
LIUODO
NAME AND DESCRIPTION
Line Interface Reset. Setting this bit from a zero to a one will initiate an internal reset
that affects the clock recovery state machine and jitter attenuator. Normally this bit is
only toggled on power–up. Must be cleared and set again for a subsequent reset.
Remote Loopback.
0 = loopback disabled
1 = loopback enabled
Receive Elastic Store Reset. Setting this bit from a zero to a one will minimize the
delay through the receive elastic store. Should be toggled after RSYSCLK has been
applied and is stable. See section 14.3 for details. Do not leave this bit set HIGH.
Transmit Elastic Store Reset. Setting this bit from a zero to a one will maximize the
delay through the transmit elastic store. Transmit data is lost during the reset. Should be
toggled after TSYSCLK has been applied and is stable. See section 14.3for details. Do
not leave this bit set HIGH.
Reserved. Must be set low for proper operation.
Line Interface Synchronization Interface Enable. This control bit determines whether
the line receiver should handle a normal T1 signal or a 1.544MHz synchronization signal.
This control has no affect on the line interface transmitter.
0 = line receiver configured to support a normal T1 signal
1 = line receiver configured to support a synchronization signal
Customer Disconnect Indication Generator. This control bit determines whether the
Line Interface will generate an unframed ...1010... pattern at TTIP and TRING instead of
the normal data pattern.
0 = generate normal data at TTIP & TRING as input via TPOSI & TNEGI
1 = generate a ...1010... pattern at TTIP and TRING
Line Interface Open Drain Option. This control bit determines whether the TTIP and
TRING outputs will be open drain or not. The line driver outputs can be forced open
drain to allow 6Vpeak pulses to be generated or to allow the creation of a very low power
interface.
0 = allow TTIP and TRING to operate normally
1 = force the TTIP and TRING outputs to be open drain
6.6 REMOTE LOOPBACK
When CCR7.6 is set to a one, the DS21352/552 will be forced into Remote LoopBack (RLB). In this
loopback, data input via the RPOSI and RNEGI pins will be transmitted back to the TPOSO and TNEGO
pins. Data will continue to pass through the receive side framer of the DS21352/552 as it would normally
and the data from the transmit side formatter will be ignored. Please see Figure 3-1 for more details.
42 of 137
DS21352/DS21552
7. STATUS AND INFORMATION REGISTERS
There is a set of nine registers that contain information on the current real time status of the device, Status
Register 1 (SR1), Status Register 2 (SR2), Receive Information Registers 1 to 3 (RIR1/RIR2/RIR3) and a
set of four registers for the onboard HDLC and BOC controller. The specific details on the four registers
pertaining to the HDLC controller are covered in Section 15.3.2 but they operate the same as the other
status registers in the DS21352/552 and this operation is described below.
When a particular event has occurred (or is occurring), the appropriate bit in one of these nine registers
will be set to a one. All of the bits in SR1, SR2, RIR1, RIR2, and RIR3 registers operate in a latched
fashion. This means that if an event or an alarm occurs and a bit is set to a one in any of the registers, it
will remain set until the user reads that bit. The bit will be cleared when it is read and it will not be set
again until the event has occurred again (or in the case of the RBL, RYEL, LRCL, and RLOS alarms, the
bit will remain set if the alarm is still present). There are bits in the four HDLC status registers that are
not latched and these bits are listed in Section 15.3.2.
The user will always proceed a read of any of the nine registers with a write. The byte written to the
register will inform the DS21352/552 which bits the user wishes to read and have cleared. The user will
write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in
the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit
location, the read register will be updated with the latest information. When a zero is written to a bit
position, the read register will not be updated and the previous value will be held. A write to the status
and information registers will be immediately followed by a read of the same register. The read result
should be logically AND’ed with the mask byte that was just written and this value should be written
back into the same register to insure that bit does indeed clear. This second write step is necessary
because the alarms and events in the status registers occur asynchronously in respect to their access via
the parallel port. This write–read– write scheme allows an external microcontroller or microprocessor to
individually poll certain bits without disturbing the other bits in the register. This operation is key in
controlling the DS21352/552 with higher–order software languages.
The SR1, SR2, and HSR registers have the unique ability to initiate a hardware interrupt via the INT
output pin. Each of the alarms and events in the SR1, SR2, and HSR can be either masked or unmasked
from the interrupt pin via the Interrupt Mask Register 1 (IMR1), Interrupt Mask Register 2 (IMR2), and
HDLC Interrupt Mask Register (HIMR) respectively. The HIMR register is covered in Section 15.3.2.
The interrupts caused by alarms in SR1 (namely RYEL, LRCL, RBL, and RLOS) act differently than the
interrupts caused by events in SR1 and SR2 (namely LUP, LDN, LOTC, RSLIP, RMF, TMF, SEC,
RFDL, TFDL, RMTCH, RAF, and RSC) and HIMR. The alarm caused interrupts will force the INT pin
low whenever the alarm changes state (i.e., the alarm goes active or inactive according to the set/clear
criteria in Table 7-2). The INT pin will be allowed to return high (if no other interrupts are present) when
the user reads the alarm bit that caused the interrupt to occur even if the alarm is still present. The event
caused interrupts will force the INT pin low when the event occurs. The INT pin will be allowed to return
high (if no other interrupts are present) when the user reads the event bit that caused the interrupt to
occur.
43 of 137
DS21352/DS21552
RIR1: RECEIVE INFORMATION REGISTER 1 (Address=22 Hex)
(MSB)
COFA
8ZD
16ZD
RESF
RESE
SYMBOL
POSITION
NAME AND DESCRIPTION
COFA
RIR1.7
8ZD
RIR1.6
16ZD
RIR1.5
RESF
RIR1.4
RESE
RIR1.3
SEFE
RIR1.2
B8ZS
RIR1.1
FBE
RIR1.0
SEFE
(LSB)
FBE
B8ZS
Change of Frame Alignment. Set when the last resync resulted in a change of frame
or multiframe alignment.
Eight Zero Detect. Set when a string of at least eight consecutive zeros (regardless of
the length of the string) have been received at RPOSI and RNEGI.
Sixteen Zero Detect. Set when a string of at least sixteen consecutive zeros (regardless
of the length of the string) have been received at RPOSI and RNEGI.
Receive Elastic Store Full. Set when the receive elastic store buffer fills and a frame
is deleted.
Receive Elastic Store Empty. Set when the receive elastic store buffer empties and a
frame is repeated.
Severely Errored Framing Event. Set when 2 out of 6 framing bits (Ft or FPS) are
received in error.
B8ZS Code Word Detect. Set when a B8ZS code word is detected at RPOSI and
RNEGI independent of whether the B8ZS mode is selected or not via CCR2.6. Useful
for automatically setting the line coding.
Frame Bit Error. Set when a Ft (D4) or FPS (ESF) framing bit is received in error.
RIR2: RECEIVE INFORMATION REGISTER 2 (Address=31 Hex)
(MSB)
RLOSC
LRCLC
TESF
SYMBOL
POSITION
RLOSC
RIR2.7
LRCLC
RIR2.6
TESF
RIR2.5
TESE
RIR2.4
TSLIP
RIR2.3
RBLC
RIR2.2
RPDV
RIR2.1
TPDV
RIR2.0
TESE
TSLIP
RBLC
(LSB)
TPDV
RPDV
NAME AND DESCRIPTION
Receive Loss of Sync Clear. Set when the framer achieves synchronization; will
remain set until read.
Line Interface Receive Carrier Loss Clear. Set when the carrier signal is restored;
will remain set until read. See Table 7-2.
Transmit Elastic Store Full. Set when the transmit elastic store buffer fills and a frame
is deleted.
Transmit Elastic Store Empty. Set when the transmit elastic store buffer empties and a
frame is repeated.
Transmit Elastic Store Slip Occurrence. Set when the transmit elastic store has either
repeated or deleted a frame.
Receive Blue Alarm Clear. Set when the Blue Alarm (AIS) is no longer detected; will
remain set until read. See Table 7-2.
Receive Pulse Density Violation. Set when the receive data stream does not meet the
ANSI T1.403 requirements for pulse density.
Transmit Pulse Density Violation. Set when the transmit data stream does not meet
the ANSI T1.403 requirements for pulse density.
RIR3: RECEIVE INFORMATION REGISTER 3 (Address=10 Hex)
(MSB)
RL1
RL0
JALT
LORC
FRCL
–
–
(LSB)
–
SYMBOL
POSITION
NAME AND DESCRIPTION
RL1
RIR3.7
Receive Level Bit 1. SeeTable 7-1.
RL0
RIR3.6
Receive Level Bit 0. See Table 7-1.
JALT
RIR3.5
Jitter Attenuator Limit Trip. Set when the jitter attenuator FIFO reaches to within 4
44 of 137
LORC
RIR3.4
FRCL
RIR3.3
–
RIR3.2
DS21352/DS21552
bits of its limit; useful for debugging jitter attenuation operation.
Loss of Receive Clock. Set when the RCLKI pin has not transitioned for at least 2 us (4
ms max).
Framer Receive Carrier Loss. Set when 192 consecutive zeros have been received at
the RPOSI and RNEGI pins; allowed to be cleared when 14 or more ones out of 112
possible bit positions are received.
Not Assigned. Could be any value when read.
–
RIR3.1
Not Assigned. Could be any value when read.
–
RIR3.0
Not Assigned. Could be any value when read.
Table 7-1 RECEIVE T1 LEVEL INDICATION
RL1
0
0
1
1
RL0
0
1
0
1
TYPICAL LEVEL RECEIVED
+2 dB to –7.5 dB
–7.5 dB to –15 dB
–15 dB to –22.5 dB
less than –22.5 dB
45 of 137
DS21352/DS21552
SR1: STATUS REGISTER 1 (Address=20 Hex)
(MSB)
LUP
LDN
LOTC
SYMBOL
POSITION
LUP
SR1.7
LDN
SR1.6
LOTC
SR1.5
RSLIP
SR1.4
RBL
SR1.3
RYEL
LRCL
SR1.2
SR1.1
RLOS
SR1.0
RSLIP
RBL
RYEL
LRCL
(LSB)
RLOS
NAME AND DESCRIPTION
Loop Up Code Detected. Set when the loop up code as defined in the RUPCD register
is being received. See Section 16.5 for details.
Loop Down Code Detected. Set when the loop down code as defined in the RDNCD
register is being received. See Section 16.5 for details.
Loss of Transmit Clock. Set when the TCLK pin has not transitioned for one channel
time (or 5.2 ms). Will force the RLOS/LOTC pin high if enabled via CCR1.6. Also will
force transmit side formatter to switch to RCLK if so enabled via TCR1.7.
Receive Elastic Store Slip Occurrence. Set when the receive elastic store has either
repeated or deleted a frame.
Receive Blue Alarm. Set when an unframed all one’s code is received at RPOSI and
RNEGI.
Receive Yellow Alarm. Set when a yellow alarm is received at RPOSI and RNEGI.
Line Interface Receive Carrier Loss. Set when a red alarm is received at RTIP and
RRING.
Receive Loss of Sync. Set when the device is not synchronized to the receive T1
stream.
46 of 137
DS21352/DS21552
Table 7-2 ALARM CRITERIA
ALARM
Blue Alarm (AIS) (see note 1
below)
Yellow Alarm (RAI)
1. D4 bit 2 mode(RCR2.2=0)
SET CRITERIA
when over a 3 ms window, 5 or
less zeros are received
when bit 2 of 256 consecutive
channels is set to zero for at least
254 occurrences
2. D4 12th F–bit mode
(RCR2.2=1; this mode is also
referred to as the “Japanese
Yellow Alarm”)
when the 12th framing bit is set
to one for two consecutive
occurrences
3. ESF mode
when 16 consecutive patterns of
00FF appear in the FDL
Red Alarm (LRCL) (this alarm
is also referred to as Loss Of
Signal)
when 192 consecutive zeros are
received
CLEAR CRITERIA
when over a 3 ms window, 6 or more zeros are
received
when bit 2 of 256 consecutive channels is set to
zero for less than 254 occurrences
when the 12th framing bit is set to zero for two
consecutive occurrences
when 14 or less patterns of 00FF hex out of 16
possible appear in the FDL
when 14 or more ones out of 112 possible bit
positions are received starting with the first one
received
NOTES:
1. The definition of Blue Alarm (or Alarm Indication Signal) is an unframed all ones signal. Blue alarm detectors should be
able to operate properly in the presence of a 10E–3 error rate and they should not falsely trigger on a framed all ones signal.
The blue alarm criteria in the DS21352/552 has been set to achieve this performance. It is recommended that the RBL bit be
qualified with the RLOS bit.
2. ANSI specifications use a different nomenclature than the DS21352/552 does; the following terms are equivalent:
RBL = AIS
RCL = LOS
RLOS = LOF
RYEL = RAI
47 of 137
DS21352/DS21552
SR2: STATUS REGISTER 2 (Address=21 Hex)
(MSB)
RMF
RFDL
TFDL
SEC
SYMBOL
POSITION
NAME AND DESCRIPTION
RMF
SR2.7
Receive Multiframe. Set on receive multiframe boundaries.
TMF
SR2.6
Transmit Multiframe. Set on transmit multiframe boundaries.
SEC
SR2.5
RFDL
SR2.4
TFDL
RMTCH
SR2.3
SR2.2
RAF
RSC
SR2.1
SR2.0
One Second Timer. Set on increments of one second based on RCLK; will be set in
increments of 999 ms, 999 ms, and 1002 ms every 3 seconds.
Receive FDL Buffer Full. Set when the receive FDL buffer (RFDL) fills to capacity
(8 bits).
Transmit FDL Buffer Empty. Set when the transmit FDL buffer (TFDL) empties.
Receive FDL Match Occurrence. Set when the RFDL matches either RFDLM1 or
RFDLM2.
Receive FDL Abort. Set when eight consecutive one’s are received in the FDL.
Receive Signaling Change. Set when the DS21352/552 detects a change of state in
any of the robbed–bit signaling bits.
48 of 137
RMTCH
RAF
(LSB)
RSC
TMF
DS21352/DS21552
IMR1: INTERRUPT MASK REGISTER 1 (Address=7F Hex)
(MSB)
LUP
LDN
LOTC
SLIP
RBL
SYMBOL
POSITION
NAME AND DESCRIPTION
LUP
IMR1.7
LDN
IMR1.6
LOTC
IMR1.5
SLIP
IMR1.4
RBL
IMR1.3
RYEL
IMR1.2
Loop Up Code Detected.
0 = interrupt masked
1 = interrupt enabled
Loop Down Code Detected.
0 = interrupt masked
1 = interrupt enabled
Loss of Transmit Clock.
0 = interrupt masked
1 = interrupt enabled
Elastic Store Slip Occurrence.
0 = interrupt masked
1 = interrupt enabled
Receive Blue Alarm.
0 = interrupt masked
1 = interrupt enabled
Receive Yellow Alarm.
RYEL
0 = interrupt masked
LRCL
IMR1.1
RLOS
IMR1.0
1 = interrupt enabled
Line Interface Receive Carrier Loss.
0 = interrupt masked
1 = interrupt enabled
Receive Loss of Sync.
0 = interrupt masked
1 = interrupt enabled
49 of 137
LRCL
(LSB)
RLOS
DS21352/DS21552
IMR2: INTERRUPT MASK REGISTER 2 (Address=6F Hex)
(MSB)
RMF
TMF
SEC
RFDL
TFDL
SYMBOL
POSITION
NAME AND DESCRIPTION
RMF
IMR2.7
TMF
IMR2.6
SEC
IMR2.5
RFDL
IMR2.4
TFDL
IMR2.3
RMTCH
IMR2.2
RAF
IMR2.1
RSC
IMR2.0
RMTCH
RAF
(LSB)
RSC
Receive Multiframe.
0 = interrupt masked
1 = interrupt enabled
Transmit Multiframe.
0 = interrupt masked
1 = interrupt enabled
One Second Timer.
0 = interrupt masked
1 = interrupt enabled
Receive FDL Buffer Full.
0 = interrupt masked
1 = interrupt enabled
Transmit FDL Buffer Empty.
0 = interrupt masked
1 = interrupt enabled
Receive FDL Match Occurrence.
0 = interrupt masked
1 = interrupt enabled
Receive FDL Abort.
0 = interrupt masked
1 = interrupt enabled
Receive Signaling Change.
0 = interrupt masked
1 = interrupt enabled
8. ERROR COUNT REGISTERS
There are a set of three counters that record bipolar violations, excessive zeros, errors in the CRC6 code
words, framing bit errors, and number of multiframes that the device is out of receive synchronization.
Each of these three counters are automatically updated on either one second boundaries (CCR3.2=0) or
every 42 ms (CCR3.2=1) as determined by the timer in Status Register 2 (SR2.5). Hence, these registers
contain performance data from either the previous second or the previous 42 ms. The user can use the
interrupt from the one second timer to determine when to read these registers. The user has a full second
(or 42 ms) to read the counters before the data is lost. All three counters will saturate at their respective
maximum counts and they will not rollover (note: only the Line Code Violation Count Register has the
potential to over-flow but the bit error would have to exceed 10E-2 before this would occur).
50 of 137
DS21352/DS21552
8.1 LINE CODE VIOLATION COUNT REGISTER (LCVCR)
Line Code Violation Count Register 1 (LCVCR1) is the most significant word and LCVCR2 is the least
significant word of a 16–bit counter that records code violations (CVs). CVs are defined as Bipolar
Violations (BPVs) or excessive zeros. See Table 8-1 for details of exactly what the LCVCRs count. If the
B8ZS mode is set for the receive side via CCR2.2, then B8ZS code words are not counted. This counter is
always enabled; it is not disabled during receive loss of synchronization (RLOS=1) conditions.
LCVCR1: LINE CODE VIOLATION COUNT REGISTER 1 (Address = 23 Hex)
LCVCR2: LINE CODE VIOLATION COUNT REGISTER 2 (Address = 24 Hex)
(MSB)
LCV15
LCV7
LCV14
LCV6
LCV13
LCV5
LCV12
LCV4
LCV11
LCV3
LCV10
LCV2
SYMBOL
LCV15
POSITION
LCVCR1.7
NAME AND DESCRIPTION
MSB of the 16–bit code violation count
LCV0
LCVCR2.0
LSB of the 16–bit code violation count
LCV9
LCV1
(LSB)
LCV8
LCV0
Table 8-1 LINE CODE VIOLATION COUNTING ARRANGEMENTS
COUNT EXCESSIVE ZEROS
(RCR1.7)
no
yes
no
yes
B8ZS ENABLED
(CCR2.2)
no
no
yes
yes
51 of 137
WHAT IS COUNTED
IN THE LCVCRs
BPVs
BPVs + 16 consecutive zeros
BPVs (B8ZS code words not counted)
BPV’s + 8 consecutive zeros
LCVCR1
LCVCR2
DS21352/DS21552
8.2 PATH CODE VIOLATION COUNT REGISTER (PCVCR)
When the receive side of a framer is set to operate in the ESF framing mode (CCR2.3=1), PCVCR will
automatically be set as a 12–bit counter that will record errors in the CRC6 code words. When set to
operate in the D4 framing mode (CCR2.3=0), PCVCR will automatically count errors in the Ft framing
bit position. Via the RCR2.1 bit, a framer can be programmed to also report errors in the Fs framing bit
position. The PCVCR will be disabled during receive loss of synchronization (RLOS=1) conditions. See
Table 8-2 for a detailed description of exactly what errors the PCVCR counts.
PCVCR1: PATH VIOLATION COUNT REGISTER 1 (Address = 25 Hex)
PCVCR2: PATH VIOLATION COUNT REGISTER 2 (Address = 26 Hex)
(MSB)
(note 1)
CRC/FB7
SYMBOL
CRC/FB11
CRC/FB0
(note 1)
CRC/FB6
(note 1)
CRC/FB5
(note 1)
CRC/FB4
CRC/FB11
CRC/FB3
CRC/FB10
CRC/FB2
CRC/FB9
CRC/FB1
(LSB)
CRC/FB8
CRC/FB0
POSITION
NAME AND DESCRIPTION
PCVCR1.3
PCVCR2.0
MSB of the 12–Bit CRC6 Error or Frame Bit Error Count (note #2)
LSB of the 12–Bit CRC6 Error or Frame Bit Error Count (note #2)
PCVCR1
PCVCR2
NOTES:
1. The upper nibble of the counter at address 25 is used by the Multiframes Out of Sync Count Register
2. PCVCR counts either errors in CRC code words (in the ESF framing mode; CCR2.3=1) or errors in the framing bit position
(in the D4 framing mode; CCR2.3=0).
Table 8.2 PATH CODE VIOLATION COUNTING ARRANGEMENTS
FRAMING MODE
(CCR2.3)
D4
D4
ESF
COUNT Fs ERRORS
(RCR2.1)
no
yes
don’t care
52 of 137
WHAT IS COUNTED
IN THE PCVCRs
errors in the Ft pattern
errors in both the Ft & Fs patterns
errors in the CRC6 code words
DS21352/DS21552
8.3 Multiframes Out Of Sync Count Register (MOSCR)
Normally the MOSCR is used to count the number of multiframes that the receive synchronizer is out of
sync (RCR2.0=1). This number is useful in ESF applications needing to measure the parameters Loss Of
Frame Count (LOFC) and ESF Error Events as described in AT&T publication TR54016. When the
MOSCR is operated in this mode, it is not disabled during receive loss of synchronization (RLOS=1)
conditions. The MOSCR has alternate operating mode whereby it will count either errors in the Ft
framing pattern (in the D4 mode) or errors in the FPS framing pattern (in the ESF mode). When the
MOSCR is operated in this mode, it is disabled during receive loss of synchronization (RLOS = 1)
conditions. See Table 8-3 for a detailed description of what the MOSCR is capable of counting.
MOSCR1: MULTIFRAMES OUT OF SYNC COUNT REGISTER 1 (Address = 25
Hex) see note 1
MOSCR2: MULTIFRAMES OUT OF SYNC COUNT REGISTER 2 (Address = 27
Hex)
(MSB)
MOS/FB1
1
CRC/FB7
MOS/FB1
0
CRC/FB6
MOS/FB9
MOS/FB8
(note 1)
(note 1)
(note 1)
(LSB)
(note 1)
MOSCR1
CRC/FB5
CRC/FB4
CRC/FB3
CRC/FB2
CRC/FB1
CRC/FB0
MOSCR2
SYMBOL
POSITION
NAME AND DESCRIPTION
MOS/FB11
MOS/FB0
MOSCR1.7
MOSCR2.0
MSB of the 12–Bit Multiframes Out of Sync or F–Bit Error Count (note #2)
LSB of the 12–Bit Multiframes Out of Sync or F–Bit Error Count (note #2)
NOTES:
1. The lower nibble of the counter at address 25 is used by the Path Code Violation Count Register
2. MOSCR counts either errors in framing bit position (RCR2.0=0) or the number of multiframes out of sync (RCR2.0=1)
Table 8-3 MULTIFRAMES OUT OF SYNC COUNTING ARRANGEMENTS
FRAMING MODE
(CCR2.3)
D4
D4
ESF
ESF
COUNT MOS OR F–BIT
ERRORS
(RCR2.0)
MOS
F–Bit
MOS
F–Bit
53 of 137
WHAT IS COUNTED
IN THE MOSCRs
number of multiframes out of sync
errors in the Ft pattern
number of multiframes out of sync
errors in the FPS pattern
DS21352/DS21552
9. DS0 MONITORING FUNCTION
The device has the ability to monitor one DS0 64kbps channel in the transmit direction and one DS0
channel in the receive direction at the same time. In the transmit direction the user will determine which
channel is to be monitored by properly setting the TCM0 to TCM4 bits in the CCR5 register. In the
receive direction, the RCM0 to RCM4 bits in the CCR6 register need to be properly set. The DS0 channel
pointed to by the TCM0 to TCM4 bits will appear in the Transmit DS0 Monitor (TDS0M) register and
the DS0 channel pointed to by the RCM0 to RCM4 bits will appear in the Receive DS0 (RDS0M)
register. The TCM4 to TCM0 and RCM4 to RCM0 bits should be programmed with the decimal decode
of the appropriate T1 channel. For example, if DS0 channel 6 in the transmit direction and DS0 channel
15 in the receive direction needed to be monitored, then the following values would be programmed into
CCR5 and CCR6:
TCM4 = 0
TCM3 = 0
TCM2 = 1
TCM1 = 0
TCM0 = 1
RCM4 = 0
RCM3 = 1
RCM2 = 1
RCM1 = 1
RCM0 = 0
CCR5: COMMON CONTROL REGISTER 5 (Address=19 Hex)
[repeated here from section 6 for convenience]
(MSB)
TJC
LLB
LIAIS
TCM4
TCM3
TCM2
TCM1
(LSB)
TCM0
SYMBOL
POSITION
NAME AND DESCRIPTION
TJC
CCR5.7
Transmit Japanese CRC6 Enable.
LLB
CCR5.6
Local Loopback.
LIAIS
CCR5.5
Line Interface AIS Generation Enable.
TCM4
CCR5.4
TCM3
CCR5.3
Transmit Channel Monitor Bit 4. MSB of a channel decode that determines which
transmit channel data will appear in the TDS0M register. See Section 0 for details.
Transmit Channel Monitor Bit 3.
TCM2
CCR5.2
Transmit Channel Monitor Bit 2.
TCM1
CCR5.1
Transmit Channel Monitor Bit 1.
TCM0
CCR5.0
Transmit Channel Monitor Bit 0. LSB of the channel decode.
54 of 137
DS21352/DS21552
TDS0M: TRANSMIT DS0 MONITOR REGISTER (Address=1A Hex)
(MSB)
B1
B2
B3
B4
B5
B6
B7
(LSB)
B8
SYMBOL
POSITION
NAME AND DESCRIPTION
B1
B2
TDS0M.7
TDS0M.6
Transmit DS0 Channel Bit 1. MSB of the DS0 channel (first bit to be transmitted).
Transmit DS0 Channel Bit 2.
B3
TDS0M.5
Transmit DS0 Channel Bit 3.
B4
TDS0M.4
Transmit DS0 Channel Bit 4.
B5
TDS0M.3
Transmit DS0 Channel Bit 5.
B6
TDS0M.2
Transmit DS0 Channel Bit 6.
B7
TDS0M.1
Transmit DS0 Channel Bit 7.
B8
TDS0M.0
Transmit DS0 Channel Bit 8. LSB of the DS0 channel (last bit to be transmitted).
CCR6: COMMON CONTROL REGISTER 6 (Address=1E Hex)
[repeated here from section 6 for convenience]
(MSB)
RJC
RESA
TESA
RCM4
RCM3
RCM2
RCM1
(LSB)
RCM0
SYMBOL
POSITION
NAME AND DESCRIPTION
RJC
CCR6.7
Receive Japanese CRC Enable.
RESA
CCR6.6
Receive Elastic Store Align.
TESA
CCR6.5
Transmit Elastic Store Align.
RCM4
CCR6.4
RCM3
CCR6.3
Receive Channel Monitor Bit 4. MSB of a channel decode that determines which
receive DS0 channel data will appear in the RDS0M register.
Receive Channel Monitor Bit 3.
RCM2
CCR6.2
Receive Channel Monitor Bit 2.
RCM1
CCR6.1
Receive Channel Monitor Bit 1.
RCM0
CCR6.0
Receive Channel Monitor Bit 0. LSB of the channel decode that determines which
receive DS0 channel data will appear in the RDS0M register.
RDS0M: RECEIVE DS0 MONITOR REGISTER (Address=1F Hex)
(MSB)
B1
B2
B3
B4
B5
B6
B7
SYMBOL
POSITION
NAME AND DESCRIPTION
B1
B2
RDS0M.7
RDS0M.6
Receive DS0 Channel Bit 1. MSB of the DS0 channel (first bit to be received).
Receive DS0 Channel Bit 2.
B3
RDS0M.5
Receive DS0 Channel Bit 3.
B4
RDS0M.4
Receive DS0 Channel Bit 4.
55 of 137
(LSB)
B8
DS21352/DS21552
B5
RDS0M.3
Receive DS0 Channel Bit 5.
B6
RDS0M.2
Receive DS0 Channel Bit 6.
B7
RDS0M.1
Receive DS0 Channel Bit 7.
B8
RDS0M.0
Receive DS0 Channel Bit 8. LSB of the DS0 channel (last bit to be received).
10. SIGNALING OPERATION
Processor based (i.e., software based) signaling access and hardware based access are available.
Processor based access and hardware based access can be used simultaneously if necessary. The
processor based signaling is covered in Section 10-1 and the hardware based signaling is covered in
Section 10-2.
10.1 PROCESSOR BASED SIGNALING
The robbed–bit signaling bits embedded in the T1 stream can be extracted from the receive stream and
inserted into the transmit stream by each framer. There is a set of 12 registers for the receive side (RS1 to
RS12) and 12 registers on the transmit side (TS1 to TS12). The signaling registers are detailed below.
The CCR1.5 bit is used to control the robbed signaling bits as they appear at RSER. If CCR1.5 is set to
zero, then the robbed signaling bits will appear at the RSER pin in their proper position as they are
received. If CCR1.5 is set to a one, then the robbed signaling bit positions will be forced to a one at
RSER. If hardware based signaling is being used, then CCR1.5 must be set to zero.
56 of 137
DS21352/DS21552
RS1 TO RS12: RECEIVE SIGNALING REGISTERS (Address=60 to 6B Hex)
(MSB)
A(8)
A(16)
A(24)
B(8)
B(16)
B(24)
A/C(8)
A/C(16)
A/C(24)
B/D(8)
B/D(16)
B/D(24)
A(7)
A(15)
A(23)
B(7)
B(15)
B(23)
A/C(7)
A/C(15)
A/C(23)
B/D(7)
B/D(15)
B/D(23)
A(6)
A(14)
A(22)
B(6)
B(14)
B(22)
A/C(6)
A/C(14)
A/C(22)
B/D(6)
B/D(14)
B/D(22)
A(5)
A(13)
A(21)
B(5)
B(13)
B(21)
A/C(5)
A/C(13)
A/C(21)
B/D(5)
B/D(13)
B/D(21)
A(4)
A(12)
A(20)
B(4)
B(12)
B(20)
A/C(4)
A/C(12)
A/C(20)
B/D(4)
B/D(12)
B/D(20)
SYMBOL
POSITION
NAME AND DESCRIPTION
D(24)
RS12.7
Signaling Bit D in Channel 24
A(1)
RS1.0
Signaling Bit A in Channel 1
A(3)
A(11)
A(19)
B(3)
B(11)
B(19)
A/C(3)
A/C(11)
A/C(19)
B/D(3)
B/D(11)
B/D(19)
A(2)
A(10)
A(18)
B(2)
B(10)
B(18)
A/C(2)
A/C(10)
A/C(18)
B/D(2)
B/D(10)
B/D(18)
(LSB)
A(1)
A(9)
A(17)
B(1)
B(9)
B(17)
A/C(1)
A/C(9)
A/C(17)
B/D(1)
B/D(9)
B/D(17)
RS1 (60)
RS2 (61)
RS3 (62)
RS4 (63)
RS5 (64)
RS6 (65)
RS7 (66)
RS8 (67)
RS9 (68)
RS10 (69)
RS11 (6A)
RS12 (6B)
Each Receive Signaling Register (RS1 to RS12) reports the incoming robbed bit signaling from eight
DS0 channels. In the ESF framing mode, there can be up to four signaling bits per channel (A, B, C, and
D). In the D4 framing mode, there are only two signaling bits per channel (A and B). In the D4 framing
mode, the framer will replace the C and D signaling bit positions with the A and B signaling bits from the
previous multiframe. Hence, whether the framer is operated in either framing mode, the user needs only
to retrieve the signaling bits every 3 ms. The bits in the Receive Signaling Registers are updated on
multiframe boundaries so the user can utilize the Receive Multiframe Interrupt in the Receive Status
Register 2 (SR2.7) to know when to retrieve the signaling bits. The Receive Signaling Registers are
frozen and not updated during a loss of sync condition (SR1.0=1). They will contain the most recent
signaling information before the “OOF” occurred. The signaling data reported in RS1 to RS12 is also
available at the RSIG and RSER pins.
A change in the signaling bits from one multiframe to the next will cause the RSC status bit (SR2.0) to be
set. The user can enable the INT pin to toggle low upon detection of a change in signaling by setting the
IMR2.0 bit. Once a signaling change has been detected, the user has at least 2.75 ms to read the data out
of the RS1 to RS12 registers before the data will be lost.
57 of 137
DS21352/DS21552
TS1 TO TS12: TRANSMIT SIGNALING REGISTERS (Address=70 to 7B Hex)
(MSB)
A(8)
A(16)
A(24)
B(8)
B(16)
B(24)
A/C(8)
A/C(16)
A/C(24)
B/D(8)
B/D(16)
B/D(24)
A(7)
A(15)
A(23)
B(7)
B(15)
B(23)
A/C(7)
A/C(15)
A/C(23)
B/D(7)
B/D(15)
B/D(23)
A(6)
A(14)
A(22)
B(6)
B(14)
B(22)
A/C(6)
A/C(14)
A/C(22)
B/D(6)
B/D(14)
B/D(22)
A(5)
A(13)
A(21)
B(5)
B(13)
B(21)
A/C(5)
A/C(13)
A/C(21)
B/D(5)
B/D(13)
B/D(21)
A(4)
A(12)
A(20)
B(4)
B(12)
B(20)
A/C(4)
A/C(12)
A/C(20)
B/D(4)
B/D(12)
B/D(20)
SYMBOL
POSITION
NAME AND DESCRIPTION
D(24)
TS12.7
Signaling Bit D in Channel 24
A(1)
TS1.0
Signaling Bit A in Channel 1
A(3)
A(11)
A(19)
B(3)
B(11)
B(19)
A/C(3)
A/C(11)
A/C(19)
B/D(3)
B/D(11)
B/D(19)
A(2)
A(10)
A(18)
B(2)
B(10)
B(18)
A/C(2)
A/C(10)
A/C(18)
B/D(2)
B/D(10)
B/D(18)
(LSB)
A(1)
A(9)
A(17)
B(1)
B(9)
B(17)
A/C(1)
A/C(9)
A/C(17)
B/D(1)
B/D(9)
B/D(17)
TS1 (70)
TS2 (71)
TS3 (72)
TS4 (73)
TS5 (74)
TS7 (75)
TS7 (76)
TS8 (77)
TS9 (78)
TS10 (79)
TS11 (7A)
TS12 (7B)
Each Transmit Signaling Register (TS1 to TS12) contains the Robbed Bit signaling for eight DS0
channels that will be inserted into the outgoing stream if enabled to do so via TCR1.4. In the ESF framing
mode, there can be up to four signaling bits per channel (A, B, C, and D). On multiframe boundaries, the
framer will load the values present in the Transmit Signaling Register into an outgoing signaling shift
register that is internal to the device. The user can utilize the Transmit Multiframe Interrupt in Status
Register 2 (SR2.6) to know when to update the signaling bits. In the ESF framing mode, the interrupt will
come every 3 ms and the user has a full 3ms to update the TSRs. In the D4 framing mode, there are only
two signaling bits per channel (A and B). However in the D4 framing mode, the framer uses the C and D
bit positions as the A and B bit positions for the next multiframe. The framer will load the values in the
TSRs into the outgoing shift register every other D4 multiframe.
10.2 HARDWARE BASED SIGNALING
10.2.1 RECEIVE SIDE
In the receive side of the hardware based signaling, there are two operating modes for the signaling
buffer; signaling extraction and signaling re–insertion. Signaling extraction involves pulling the signaling
bits from the receive data stream and buffering them over a four multiframe buffer and outputting them in
a serial PCM fashion on a channel–by–channel basis at the RSIG output. This mode is always enabled. In
this mode, the receive elastic store may be enabled or disabled. If the receive elastic store is enabled, then
the backplane clock (RSYSCLK) can be either 1.544 MHz or 2.048 MHz. In the ESF framing mode, the
ABCD signaling bits are output on RSIG in the lower nibble of each channel. The RSIG data is updated
once a multiframe (3 ms) unless a freeze is in effect. In the D4 framing mode, the AB signaling bits are
output twice on RSIG in the lower nibble of each channel. Hence, bits 5 and 6 contain the same data as
bits 7 and 8 respectively in each channel. The RSIG data is updated once a multiframe (1.5 ms) unless a
freeze is in effect. See the timing diagrams in Section 21 for some examples.
10.2.1.1 RECEIVE SIGNALING RE-INSERTION
The other hardware based signaling operating mode called signaling re–insertion can be invoked by
setting the RSRE control bit high (CCR4.7=1). In this mode, the user will provide a multiframe sync at
the RSYNC pin and the signaling data will be re–aligned at the RSER output according to this applied
58 of 137
DS21352/DS21552
multiframe boundary. In this mode, the elastic store must be enabled however the backplane clock can be
either 1.544 MHz or 2.048 MHz.
If the signaling re–insertion mode is enabled, the user can control which channels have signaling re–
insertion performed on a channel–by–channel basis by setting the RPCSI control bit high (CCR4.6) and
then programming the RCHBLK output pin to go high in the channels in which the signaling re–insertion
should not occur. If the RPCSI bit is set low, then signaling re–insertion will occur in all channels when
the signaling re–insertion mode is enabled (RSRE=1). How to control the operation of the RCHBLK
output pin is covered in Section 13.
10.2.1.2 RECEIVE SIGNALING ALL ONES
In both hardware based signaling operating modes, the user has the option to replace all of the extracted
robbed–bit signaling bit positions with ones. This option is enabled via the RFSA1 control bit (CCR4.5)
and it can be invoked on a per–channel basis by setting the RPCSI control bit (CCR4.6) high and then
programming RCHBLK appropriately just like the per–channel signaling re–insertion operates.
10.2.1.3 RECEIVE SIGNALING FREEZE
The signaling data in the four multiframe buffer will be frozen in a known good state upon either a loss of
synchronization (OOF event), carrier loss, or frame slip. This action meets the requirements of BellCore
TR– TSY–000170 for signaling freezing. To allow this freeze action to occur, the RFE control bit
(CCR4.4) should be set high. The user can force a freeze by setting the RFF control bit (CCR4.3) high.
The RSIGF output pin provides a hardware indication that a freeze is in effect. The four multiframe
buffer provides a three multiframe delay in the signaling bits provided at the RSIG pin (and at the RSER
pin if RSRE=1). When freezing is enabled (RFE=1), the signaling data will be held in the last known
good state until the corrupting error condition subsides. When the error condition subsides, the signaling
data will be held in the old state for at least an additional 9 ms (or 4.5 ms in D4 framing mode) before
being allowed to be updated with new signaling data.
10.2.2 TRANSMIT SIDE
Via the THSE control bit (CCR4.2), the framer can be set up to take the signaling data presented at the
TSIG pin and insert the signaling data into the PCM data stream that is being input at the TSER pin. The
user has the ability to control which channels are to have signaling data from the TSIG pin inserted into
them on a channel–by–channel basis by setting the TPCSI control bit (CCR4.1) high. When TPCSI is
enabled, channels in which the TCHBLK output has been programmed to be set high in, will not have
signaling data from the TSIG pin inserted into them. The signaling insertion capabilities of the framer are
available whether the transmit side elastic store is enabled or disabled. If the elastic store is enabled, the
backplane clock (TSYSCLK) can be either 1.544 MHz or 2.048 MHz.
11. PER–CHANNEL CODE (IDLE) GENERATION
Data can be replaced by an idle code on a channel–by–channel basis in the transmit and receive
directions. The transmit direction is from the backplane to the T1 line and is covered in Section11.1. The
receive direction is from the T1 line to the backplane and is covered in Section 11.2.
59 of 137
DS21352/DS21552
11.1 TRANSMIT SIDE CODE GENERATION
In the transmit direction there are two methods by which channel data from the backplane can be
overwritten with data generated by the framer. The first method which is covered in Section 11.1 was a
feature contained in the original DS2151 while the second method which is covered in Section 11.2 is a
new feature of the DS2152/352/552.
11.1.1 FIXED PER-CHANNEL IDLE CODE INSERTION
The first method involves using the Transmit Idle Registers (TIR1/2/3) to determine which of the 24 T1
channels should be overwritten with the code placed in the Transmit Idle Definition Register (TIDR).
This method allows the same 8–bit code to be placed into any of the 24 T1 channels. If this method is
used, then the CCR4.0 control bit must be set to zero.
Each of the bit position in the Transmit Idle Registers (TIR1/TIR2/TIR3) represent a DS0 channel in the
outgoing frame. When these bits are set to a one, the corresponding channel will transmit the Idle Code
contained in the Transmit Idle Definition Register (TIDR). Robbed bit signaling and Bit 7 stuffing will
occur over the programmed Idle Code unless the DS0 channel is made transparent by the Transmit
Transparency Registers.
TIR1/TIR2/TIR3: TRANSMIT IDLE REGISTERS (Address=3C to 3E Hex)
[Also used for Per–Channel Loopback]
(MSB)
CH8
CH16
CH24
CH7
CH15
CH23
CH6
CH14
CH22
SYMBOLS
POSITIONS
CH1-24
TIR1.0-3.7
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
(LSB)
CH1
CH9
CH17
CH2
CH10
CH18
TIR1 (3C)
TIR2 (3D)
TIR3 (3E)
NAME AND DESCRIPTION
Transmit Idle Code Insertion Control Bits.
0 = do not insert the Idle Code in the TIDR into this channel
1 = insert the Idle Code in the TIDR into this channel
NOTE:
If CCR4.0=1, then a zero in the TIRs implies that channel data is to be sourced from TSER and a one
implies that channel data is to be sourced from the output of the receive side framer (i.e., Per–Channel
Loopback; see Figure 3-1.
TIDR: TRANSMIT IDLE DEFINITION REGISTER (Address=3F Hex)
(MSB)
TIDR7
TIDR6
TIDR5
TIDR4
TIDR3
TIDR2
TIDR1
SYMBOL
POSITION
TIDR7
TIDR.7
MSB of the Idle Code (this bit is transmitted first)
TIDR0
TIDR.0
LSB of the Idle Code (this bit is transmitted last)
(LSB)
TIDR0
NAME AND DESCRIPTION
11.1.2 UNIQUE PER-CHANNEL IDLE CODE INSERTION
The second method involves using the Transmit Channel Control Registers (TCC1/2/3) to determine which of the 24 T1
channels should be overwritten with the code placed in the Transmit Channel Registers (TC1 to TC24). This method is more
flexible than the first in that it allows a different 8–bit code to be placed into each of the 24 T1 channels.
60 of 137
DS21352/DS21552
TC1 TO TC24: TRANSMIT CHANNEL REGISTERS (Address=50 to 57 and 40
to 4F Hex)
(for brevity, only channel one is shown; see Table 5-1 for other register address)
(MSB)
C7
C6
C5
C4
C3
C2
C1
SYMBOL
POSITION
C7
TC1.7
MSB of the Code (this bit is transmitted first)
C0
TC1.0
LSB of the Code (this bit is transmitted last)
(LSB)
C0
TC1 (50)
NAME AND DESCRIPTION
TCC1/TCC2/TCC3: TRANSMIT CHANNEL CONTROL REGISTER (Address=16
to 18 Hex)
(MSB)
CH8
CH16
CH24
CH7
CH15
CH23
CH6
CH14
CH22
SYMBOL
POSITION
CH24
TCC3.7
CH1
TCC1.0
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
(LSB)
CH1
CH9
CH17
TCC1 (16)
TCC2 (17)
TCC3 (18)
NAME AND DESCRIPTION
Transmit Channel 24 Code Insertion Control Bit
0=do not insert data from the TC24 register into the transmit data stream
1 = insert data from the TC24 register into the transmit data stream
Transmit Channel 1 Code Insertion Control Bit
0=do not insert data from the TC1 register into the transmit data stream
1 = insert data from the TC1 register into the transmit data stream
11.2 RECEIVE SIDE CODE GENERATION
In the receive direction there are also two methods by which channel data to the backplane can be
overwritten with data generated by the framer. The first method which is covered in Section 11.2.1 was a
feature contained in the original DS2151 while the second method which is covered in Section 11.2.2 is a
new feature of the DS2152/352/552.
61 of 137
DS21352/DS21552
11.2.1 FIXED PER-CHANNEL IDLE CODE INSERTION
The first method on the receive side involves using the Receive Mark Registers (RMR1/2/3) to determine
which of the 24 T1 channels should be overwritten with either a 7Fh idle code or with a digital milliwatt
pattern. The RCR2.7 bit will determine which code is used. The digital milliwatt code is an eight byte
repeating pattern that represents a 1 kHz sine wave (1E/0B/0B/1E/9E/8B/8B/9E). Each bit in the RMRs,
represents a particular channel. If a bit is set to a one, then the receive data in that channel will be
replaced with one of the two codes. If a bit is set to zero, no replacement occurs.
RMR1/RMR2/RMR3: RECEIVE MARK REGISTERS (Address=2D to 2F Hex)
(MSB)
CH8
CH16
CH24
CH7
CH15
CH23
SYMBOLS
CH1-24
CH6
CH14
CH22
POSITIONS
RMR1.0-3.7
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
(LSB)
CH1
CH9
CH17
RMR1(2D)
RMR2(2E)
RMR3(2F)
NAME AND DESCRIPTION
Receive Channel Mark Control Bits
0 =do not affect the receive data associated with this channel
1 = replace the receive data associated with this channel with idle code or digital
milliwatt code (depends on the RCR2.7 bit)
11.2.2 UNIQUE PER-CHANNEL CODE INSERTION
The second method involves using the Receive Channel Control Registers (RCC1/2/3) to determine
which of the 24 T1 channels off of the T1 line and going to the backplane should be overwritten with the
code placed in the Receive Channel Registers (RC1 to RC24). This method is more flexible than the first
in that it allows a different 8–bit code to be placed into each of the 24 T1 channels.
RC1 TO RC24: RECEIVE CHANNEL REGISTERS (Address=80 to 8F and 58 to
5F Hex)
(for brevity, only channel one is shown; see Table 5-1 for other register address)
(MSB)
C7
(LSB)
C6
C5
C4
C3
C2
C1
C0
SYMBOL
C7
POSITION
RC1.7
NAME AND DESCRIPTION
MSB of the Code (this bit is sent first to the backplane)
C0
RC1.0
LSB of the Code (this bit is sent last to the backplane)
62 of 137
RC1 (80)
DS21352/DS21552
RCC1/RCC2/RCC3: RECEIVE CHANNEL CONTROL REGISTER
(ADDRESS=1B TO 1D Hex)
(MSB)
CH8
CH16
CH24
CH7
CH15
CH23
CH6
CH14
CH22
SYMBOL
CH24
POSITION
RCC3.7
CH1
RCC1.0
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
(LSB)
CH1
CH9
CH17
RCC1 (1B)
RCC2 (1C)
RCC3 (1D)
NAME AND DESCRIPTION
Receive Channel 24 Code Insertion Control Bit
0 = do not insert data from the RC24 register into the receive data stream
1 = insert data from the RC24 register into the receive data stream
Receive Channel 1 Code Insertion Control Bit
0 = do not insert data from the RC1 register into the receive data stream
1 = insert data from the RC1 register into the receive data stream
12. PER–CHANNEL LOOPBACK
The Transmit Idle Registers (TIRs) have an alternate function that allows them to define a Per–Channel
LoopBack (PCLB). If the TIRFS control bit (CCR4.0) is set to one, then the TIRs will determine which
channels (if any) from the backplane should be replaced with the data from the receive side or in other
words, off of the T1 line. If this mode is enabled, then transmit and receive clocks and frame syncs must
be synchronized. One method to accomplish this would be to tie RCLK to TCLK and RFSYNC to
TSYNC.
13. CLOCK BLOCKING REGISTERS
The Receive Channel Blocking Registers (RCBR1/RCBR2/RCBR3) and the Transmit Channel Blocking Registers
(TCBR1/TCBR2/TCBR3) control the RCHBLK and TCHBLK pins respectively. The RCHBLK and TCHCLK pins are user
programmable outputs that can be forced either high or low during individual channels. These outputs can be used to block
clocks to a UART or LAPD controller in Fractional T1 or ISDN–PRI applications. When the appropriate bits are set to a one,
the RCHBLK and TCHCLK pins will be held high during the entire corresponding channel time. See the timing in Section 21
for an example.
RCBR1/RCBR2/RCBR3: RECEIVE CHANNEL BLOCKING REGISTERS
(Address=6C to 6E Hex)
(MSB)
CH8
CH16
CH24
SYMBOLS
CH1-24
CH7
CH15
CH23
CH6
CH14
CH22
POSITIONS
RCBR1.0-3.7
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
(LSB)
CH1
CH9
CH17
RCBR1 (6C)
RCBR2 (6D)
RCBR3 (6E)
NAME AND DESCRIPTION
Receive Channel Blocking Control Bits.
0 = force the RCHBLK pin to remain low during this channel time
1 = force the RCHBLK pin high during this channel time
TCBR1/TCBR2/TCBR3: TRANSMIT CHANNEL BLOCKING REGISTERS
(Address=32 to 34 Hex)
(MSB)
CH8
CH16
CH24
SYMBOLS
CH1-24
CH7
CH15
CH23
CH6
CH14
CH22
POSITIONS
TCBR1.0-3.7
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
NAME AND DESCRIPTION
Transmit Channel Blocking Control Bits.
63 of 137
(LSB)
CH1
CH9
CH17
TCBR1 (32)
TCBR2 (33)
TCBR3 (34)
DS21352/DS21552
0 = force the TCHBLK pin to remain low during this channel time
1 = force the TCHBLK pin high during this channel time
14. ELASTIC STORES OPERATION
The device contains dual two–frame (386 bits) elastic stores, one for the receive direction, and one for the
transmit direction. These elastic stores have two main purposes. First, they can be used to rate convert the
T1 data stream to 2.048 Mbps (or a multiple of 2.048 Mbps) which is the E1 rate. Secondly, they can be
used to absorb the differences in frequency and phase between the T1 data stream and an asynchronous
(i.e., not locked) backplane clock (which can be 1.544 MHz or 2.048 MHz). The backplane clock
(TSYSCLK and/or RSYSCLK) can burst at rates up to 8.192 MHz. Both elastic stores contain full
controlled slip capability which is necessary for this second purpose. The receive side elastic store can be
enabled via CCR1.2 and the transmit side elastic store is enabled via CCR1.7. Both elastic stores are fully
independent and no restrictions apply to the sourcing of the various clocks that are applied to them. The
transmit side elastic store can be enabled whether the receive elastic store is enabled or disabled and vice
versa. Also, each elastic store can interface to either a 1.544 MHz or 2.048 MHz backplane without
regard to the backplane rate the other elastic store is interfacing.
14.1 RECEIVE SIDE
If the receive side elastic store is enabled (CCR1.2=1), then the user must provide either a 1.544 MHz
(CCR1.3=0) or 2.048 MHz (CCR1.3=1) clock at the RSYSCLK pin. The user has the option of either
providing a frame/multiframe sync at the RSYNC pin (RCR2.3=1) or having the RSYNC pin provide a
pulse on frame boundaries (RCR2.3=0). If the user wishes to obtain pulses at the frame boundary, then
RCR2.4 must be set to zero and if the user wishes to have pulses occur at the multiframe boundary, then
RCR2.4 must be set to one. The framer will always indicate frame boundaries via the RFSYNC output
whether the elastic store is enabled or not. If the elastic store is enabled, then multiframe boundaries will
be indicated via the RMSYNC output. If the user selects to apply a 2.048 MHz clock to the RSYSCLK
pin, then the data output at RSER will be forced to all ones every fourth channel and the F–bit will be
passed into the MSB of TS0. Hence channels 1(bits 1-7), 5, 9, 13, 17, 21, 25, and 29 (timeslots 0(bits 17), 4, 8, 12, 16, 20, 24, and 28) will be forced to a one . Also, in 2.048 MHz applications, the RCHBLK
output will be forced high during the same channels as the RSER pin. See Section 13 for more details.
This is useful in T1 to CEPT (E1) conversion applications. If the 386–bit elastic buffer either fills or
empties, a controlled slip will occur. If the buffer empties, then a full frame of data (193 bits) will be
repeated at RSER and the SR1.4 and RIR1.3 bits will be set to a one. If the buffer fills, then a full frame
of data will be deleted and the SR1.4 and RIR1.4 bits will be set to a one.
64 of 137
DS21352/DS21552
14.2 TRANSMIT SIDE
The operation of the transmit elastic store is very similar to the receive side. The transmit side elastic
store is enabled via CCR1.7. A 1.544 MHz (CCR1.4=0) or 2.048 MHz (CCR1.4=1) clock can be applied
to the TSYSCLK input. If the user selects to apply a 2.048 MHz clock to the TSYSCLK pin, then the data
input at TSER will be ignored every fourth channel. Hence channels 1, 5, 9, 13, 17, 21, 25, and 29
(timeslots 0, 4, 8, 12, 16, 20, 24, and 28) will be ignored. The user must supply an 8 kHz frame sync
pulse to the TSSYNC input. Also, in 2.048 MHz applications, the TCHBLK output will be forced high
during the channels ignored by the framer. See Section 21 for more details. Controlled slips in the
transmit elastic store are reported in the RIR2.3 bit and the direction of the slip is reported in the RIR2.5
and RIR2.4 bits.
14.3 ELASTIC STORES INITIALIZATION
There are two elastic store initializations that may be used to improve performance in certain
applications, Elastic Store Reset and Elastic Store Align. Both of these involve the manipulation of the
elastic store’s read and write pointers and are useful primarily in synchronous applications (RSYSCLK /
TSYSCLK are locked to RCLK / TCLK respectively). See table below for details.
Table 14-1 ELASTIC STORE DELAY AFTER INITIALIZATION
Initialization
Receive Elastic Store Reset
Transmit Elastic Store Reset
Receive Elastic Store Align
Transmit Elastic Store Align
Register. Bit
CCR7.5
CCR7.4
CCR6.6
CCR6.5
Delay
8 Clocks < Delay < 1 Frame
1 Frame < Delay < 2 Frames
½ Frame < Delay < 1 ½ Frames
½ Frame < Delay < 1 ½ Frames
14.4 MINIMUM DELAY MODE
Elastic store minimum delay mode may be used when the elastic store’s system clock is locked to its
network clock (i.e., RCLK locked to RSYSCLK for the receive side and TCLK locked to TSYSCLK for
the transmit side). CCR3.7 and CCR3.0 enable the transmit and receive elastic store minimum delay
modes. When enabled the elastic stores will be forced to a maximum depth of 32 bits instead of the
normal 386 bits. This feature is useful primarily in applications that interface to a 2.048MHz bus.
Certain restrictions apply when minimum delay mode is used. In addition to the restriction mentioned
above, RSYNC must be configured as an output when the receive elastic store is in minimum delay mode
and TSYNC must be configured as an output when transmit minimum delay mode is enabled. In a
typical application RSYSCLK and TSYSCLK are locked to RCLK, and RSYNC (frame output mode) is
connected to TSSYNC (frame input mode). All of the slip contention logic in the framer is disabled
(since slips cannot occur). On power–up after the RSYSCLK and TSYSCLK signals have locked to their
respective network clock signals, the elastic store reset bits (CCR7.4 and CCR7.5) should be toggled
from a zero to a one to insure proper operation.
Table 14-2 MINIMUM DELAY MODE CONFIGURATION
Transmit
Receive
Hardware Requirements
TSYSCLK can be 1.544MHz or 2.048MHz and must
be locked to TCLK (1.544MHz). TSYNC is an output
RSYSCLK can be 1.544MHz or 2.048MHz and must
be locked to RCLK (1.544MHz). RSYNC is an output.
Register Settings
CCR3.0 = 1, CCR1.7 = 1
TCR2.2 = 1
CCR3.7 = 1, CCR1.2 = 1
RCR2.3 = 0
15. HDLC CONTROLLER
This device has an enhanced HDLC controller configurable for use with the Facilities Data Link or DS0s.
There are 64 byte buffers in the transmit and receive paths. The user can select any DS0 or multiple
DS0s as well as any specific bits within the DS0(s) to pass through the HDLC controller. Note that
65 of 137
DS21352/DS21552
TBOC.6 = 1 and TDC1.7 = 1 cannot exist without corrupting the data in the FDL. See Table 15-1 for
configuring the transmit HDLC controller.
Table 15-1 TRANSMIT HDLC CONFIGURATION
Function
DS0(s)
FDL
Disable
TBOC.6
0
1
0
TDC1.7
1
0
0
TCR1.2
1 or 0
1
1 or 0
Note that the BOC controller is functional when the HDLC controller is used for DS0s. Section 15.3 contains all of the HDLC
and BOC registers and information on FDL/Fs Extraction and Insertion with and without the HDLC controller.
15.1 HDLC FORr DS0s
When using the HDLC controllers for DS0s, the same registers shown in section 15.3.2 will be used
except for the TBOC and RBOC registers and bits HDLC.7, HSR.7, and HIMR.7. As a basic guideline
for interpreting and sending HDLC messages and BOC messages, the following sequences can be
applied.
15.1.1 RECEIVE AN HDLC MESSAGE
1. Enable RPS interrupts.
2. Wait for interrupt to occur.
3. Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt.
4. Read RHIR to obtain REMPTY status.
a. If REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO.
a1. If CBYTE=0 then skip to step 5.
a2. If CBYTE=1 then skip to step 7.
b. If REMPTY=1, then skip to step 6.
5. Repeat step 4.
6. Wait for interrupt, skip to step 4.
7. If POK=0, then discard whole packet, if POK=1, accept the packet.
8. Disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1.
15.1.2 TRANSMIT AN HDLC MESSAGE
1. Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the FIFO
is empty by reading the TEMPTY status bit in the THIR register.
2. Enable either the THALF or TNF interrupt.
3. Read THIR to obtain TFULL status.
a. If TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be
written, in this case set TEOM=1 before writing the byte and then skip to step 6).
b. If TFULL=1, then skip to step 5.
4. Repeat step 3.
5. Wait for interrupt, skip to step 3.
6. Disable THALF or TNF interrupt and enable TMEND interrupt.
7. Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.
15.2 FDL/Fs EXTRACTION AND INSERTION
The device has the ability to extract/insert data from/ into the Facility Data Link (FDL) in the ESF
framing mode and from/into Fs–bit position in the D4 framing mode. Since SLC–96 utilizes the Fs–bit
position, this capability can also be used in SLC–96 applications. The device contains a complete HDLC
and BOC controller which can be used for the FDL or for DS0s. Using the HDLC controller for the FDL
is covered in Section 15.3.3. To allow for backward compatibility with earlier devices, legacy
functionality is maintained for the FDL, which is covered in Section 15.4. Section 15.5 covers D4 and
SLC–96 operation.
66 of 137
DS21352/DS21552
Firmware, which can be retrieved from the Web site (www.dalsemi.com/Prod_info
/Telecom/t1_e1_tools.html), was developed to implement the FDL. The code for the DS2151
incorporates the LAPD protocol and can be used with any of the 51/52/352/552 SCTs. The code for the
DS2152 can be used with the 52/352/552 SCTs.
15.3 HDLC AND BOC CONTROLLER FOR THE FDL
15.3.1 GENERAL OVERVIEW
The device contains a complete HDLC controller with 64–byte buffers in both the transmit and receive
directions as well as separate dedicated hardware for Bit Oriented Codes (BOC). The HDLC controller
performs all the necessary overhead for generating and receiving Performance Report Messages (PRM)
as described in ANSI T1.403 and the messages as described in AT&T TR54016. The HDLC controller
automatically generates and detects flags, generates and checks the CRC check sum, generates and
detects abort sequences, stuffs and destuffs zeros (for transparency), and byte aligns to the FDL data
stream. The 64–byte buffers in the HDLC controller are large enough to allow a full PRM to be received
or transmitted without host intervention. The BOC controller will automatically detect incoming BOC
sequences and alert the host. When the BOC ceases, the device will also alert the host. The user can set
the device up to send any of the possible 6–bit BOC codes.
There are thirteen registers that the host will use to operate and control the operation of the HDLC and
BOC controllers. A brief description of the registers is shown in Table 15-2.
67 of 137
DS21352/DS21552
Table 15-2 HDLC/BOC CONTROLLER REGISTERS
NAME
HDLC Control Register (HCR)
HDLC Status Register (HSR)
HDLC Interrupt Mask Register (HIMR)
Receive HDLC Register (RHIR)
Receive BOC Register (RBOC)
Receive HDLC FIFO Register (RHFR)
Receive HDLC DS0 Control Register 1 (RDC1)
Receive HDLC DS0 Control Register 2 (RDC2)
Transmit HDLC Register (THIR)
Transmit BOC Register (TBOC)
Transmit HDLC FIFO Register (THFR)
Transmit HDLC DS0 Control Register 1 (TDC1)
Transmit HDLC DS0 Control Register 2 (TDC2)
FUNCTION
general control over the HDLC and BOC controllers
key status information for both transmit and receive directions
allows/stops status bits to/from causing an interrupt
status information on receive HDLC controller
status information on receive BOC controller
access to 64–byte HDLC FIFO in receive direction
controls the HDLC function when used on DS0 channels
controls the HDLC function when used on DS0 channels
status information on transmit HDLC controller
enables/disables transmission of BOC codes
access to 64–byte HDLC FIFO in transmit direction
controls the HDLC function when used on DS0 channels
controls the HDLC function when used on DS0 channels
15.3.2 STATUS REGISTER FOR THE HDLC
Four of the HDLC/BOC controller registers (HSR, RHIR, RBOC, and THIR) provide status information.
When a particular event has occurred (or is occurring), the appropriate bit in one of these four registers
will be set to a one. Some of the bits in these four HDLC status registers are latched and some are real
time bits that are not latched. Section 15.3.2 contains register descriptions that list which bits are latched
and which are not. With the latched bits, when an event occurs and a bit is set to a one, it will remain set
until the user reads that bit. The bit will be cleared when it is read and it will not be set again until the
event has occurred again. The real time bits report the current instantaneous conditions that are occurring
and the history of these bits is not latched.
Like the other status registers, the user will always proceed a read of any of the four registers with a
write. The byte written to the register will inform the device which of the latched bits the user wishes to
read and have cleared (the real time bits are not affected by writing to the status register). The user will
write a byte to one of these registers, with a one in the bit positions he or she wishes to read and a zero in
the bit positions he or she does not wish to obtain the latest information on. When a one is written to a bit
location, the read register will be updated with current value and it will be cleared. When a zero is written
to a bit position, the read register will not be updated and the previous value will be held. A write to the
status and information registers will be immediately followed by a read of the same register. The read
result should be logically AND’ed with the mask byte that was just written and this value should be
written back into the same register to insure that bit does indeed clear. This second write step is necessary
because the alarms and events in the status registers occur asynchronously in respect to their access via
the parallel port. This write–read–write (for polled driven access) or write–read (for interrupt driven
access) scheme allows an external microcontroller or microprocessor to individually poll certain bits
without disturbing the other bits in the register. This operation is key in controlling the device with
higher–order software languages.
68 of 137
DS21352/DS21552
Like the SR1 and SR2 status registers, the HSR register has the unique ability to initiate a hardware
interrupt via the INT* output pin. Each of the events in the HSR can be either masked or unmasked from
the interrupt pin via the HDLC Interrupt Mask Register (HIMR). Interrupts will force the INT* pin low
when the event occurs. The INT pin will be allowed to return high (if no other interrupts are present)
when the user reads the event bit that caused the interrupt to occur.
15.3.3 BASIC OPERATION DETAILS
To allow the framer to properly source/receive data from/to the HDLC and BOC controller the legacy FDL circuitry (which is
described in Section 15.4) should be disabled and the following bits should be programmed as shown:
TCR1.2 = 1 (source FDL data from the HDLC and BOC controller)
TBOC.6 = 1 (enable HDLC and BOC controller)
CCR2.5 = 0 (disable SLC–96 and D4 Fs–bit insertion)
CCR2.4 = 0 (disable legacy FDL zero stuffer)
CCR2.1 = 0 (disable SLC–96 reception)
CCR2.0 = 0 (disable legacy FDL zero stuffer)
IMR2.4 = 0 (disable legacy receive FDL buffer full interrupt)
IMR2.3 = 0 (disable legacy transmit FDL buffer empty interrupt)
IMR2.2 = 0 (disable legacy FDL match interrupt)
IMR2.1 = 0 (disable legacy FDL abort interrupt).
As a basic guideline for interpreting and sending both HDLC messages and BOC messages, the following sequences can be
applied:
15.3.3.1 RECEIVE AN HDLC MESSAGE OR A BOC
1)
2)
3)
4)
5)
6)
7)
8)
9)
10)
11)
12)
13)
Enable RBOC and RPS interrupts.
Wait for interrupt to occur.
If RBOC=1, then follow steps 5 and 6.
If RPS=1, then follow steps 7 through 13.
If LBD=1, a BOC is present, then read the code from the RBOC register and take action as needed.
If BD=0, a BOC has ceased, take action as needed and then return to step 1.
Disable RPS interrupt and enable either RPE, RNE, or RHALF interrupt.
Read RHIR to obtain REMPTY status.
a) If REMPTY=0, then record OBYTE, CBYTE, and POK bits and then read the FIFO.
i) If CBYTE=0 then skip to step 9.
ii) If CBYTE=1 then skip to step 11.
b) If REMPTY=1, then skip to step 10.
Repeat step 8.
Wait for interrupt, skip to step 8.
If POK=0, then discard whole packet.
If POK=1, accept the packet.
Disable RPE, RNE, or RHALF interrupt, enable RPS interrupt and return to step 1.
69 of 137
DS21352/DS21552
15.3.3.2 TRANSMIT AN HDLC MESSAGE
1) Make sure HDLC controller is done sending any previous messages and is current sending flags by checking that the
FIFO is empty by reading the TEMPTY status bit in the TPRM register.
2) Enable either the THALF or TNF interrupt.
3) Read THIR to obtain TFULL status.
a) If TFULL=0, then write a byte into the FIFO and skip to next step (special case occurs when the last byte is to be
written, in this case set TEOM=1 before writing the byte and then skip to step 6).
b) If TFULL=1, then skip to step 5.
4) Repeat step 3.
5) Wait for interrupt, skip to step 3.
6) Disable THALF or TNF interrupt and enable TMEND interrupt.
7) Wait for an interrupt, then read TUDR status bit to make sure packet was transmitted correctly.
15.3.3.3 TRANSMIT A BOC
1) Write 6–bit code into TBOC.
2) Set SBOC bit in TBOC=1.
15.3.4 HDLC/BOC Register Description
HCR: HDLC CONTROL REGISTER (Address=00 Hex)
(MSB)
RBR
RHR
TFS
SYMBOL
POSITION
RBR
HCR.7
RHR
HCR.6
TFS
HCR.5
THR
HCR.4
TABT
HCR.3
TEOM
HCR.2
TZSD
HCR.1
TCRCD
HCR.0
THR
TABT
TEOM
(LSB)
TCRCD
TZSD
NAME AND DESCRIPTION
Receive BOC Reset. A 0 to 1 transition will reset the BOC circuitry. Must be cleared
and set again for a subsequent reset.
Receive HDLC Reset. A 0 to 1 transition will reset the HDLC controller. Must be
cleared and set again for a subsequent reset.
Transmit Flag/Idle Select.
0 = 7Eh
1 = FFh
Transmit HDLC Reset. A 0 to 1 transition will reset both the HDLC controller and the
transmit BOC circuitry. Must be cleared and set again for a subsequent reset.
Transmit Abort. A 0 to 1 transition will cause the FIFO contents to be dumped and one
FEh abort to be sent followed by 7Eh or FFh flags/idle until a new packet is initiated by
writing new data into the FIFO. Must be cleared and set again for a subsequent abort to
be sent.
Transmit End of Message. Should be set to a one just before the last data byte of a
HDLC packet is written into the transmit FIFO at TFFR. This bit will be cleared by the
HDLC controller when the last byte has been transmitted.
Transmit Zero Stuffer Defeat. Overrides internal enable.
0 = enable the zero stuffer (normal operation)
1 = disable the zero stuffer
Transmit CRC Defeat.
0 = enable CRC generation (normal operation)
1 = disable CRC generation
HSR: HDLC STATUS REGISTER (Address=01 Hex)
(MSB)
RBOC
RPE
RPS
RHALF
RNE
SYMBOL
POSITION
NAME AND DESCRIPTION
RBOC
HSR.7
THALF
TNF
(LSB)
TMEND
Receive BOC Detector Change of State. Set whenever the BOC detector sees a
change of state from a BOC Detected to a No Valid Code seen or vice versa. The setting
of this bit prompt the user to read the RBOC register for details.
70 of 137
RPE
HSR.6
RPS
HSR.5
RHALF
HSR.4
RNE
HSR.3
THALF
HSR.2
TNF
HSR.1
TMEND
HSR.0
DS21352/DS21552
Receive Packet End. Set when the HDLC controller detects either the finish of a valid
message (i.e., CRC check complete) or when the controller has experienced a message
fault such as a CRC checking error, or an overrun condition, or an abort has been seen.
The setting of this bit prompts the user to read the RPRM register for details.
Receive Packet Start. Set when the HDLC controller detects an opening byte. The
setting of this bit prompts the user to read the RPRM register for details.
Receive FIFO Half Full. Set when the receive 64–byte FIFO fills beyond the half way
point. The setting of this bit prompts the user to read the RPRM register for details.
Receive FIFO Not Empty. Set when the receive 64–byte FIFO has at least one byte
available for a read. The setting of this bit prompts the user to read the RPRM register
for details.
Transmit FIFO Half Empty. Set when the transmit 64–byte FIFO empties beyond the
half way point. The setting of this bit prompts the user to read the TPRM register for
details.
Transmit FIFO Not Full. Set when the transmit 64–byte FIFO has at least one byte
available. The setting of this bit prompts the user to read the TPRM register for details.
Transmit Message End. Set when the transmit HDLC controller has finished sending a
message. The setting of this bit prompts the user to read the TPRM register for details.
NOTE:
The RBOC, RPE, RPS, and TMEND bits are latched and will be cleared when read.
71 of 137
DS21352/DS21552
HIMR: HDLC INTERRUPT MASK REGISTER (Address=02 Hex)
(MSB)
RBOC
RPE
RPS
RHALF
RNE
SYMBOL
POSITION
NAME AND DESCRIPTION
RBOC
HIMR.7
RPE
HIMR.6
RPS
HIMR.5
RHALF
HIMR.4
RNE
HIMR.3
THALF
HIMR.2
TNF
HIMR.1
TMEND
FIMR.0
Receive BOC Detector Change of State.
0 = interrupt masked
1 = interrupt enabled
Receive Packet End.
0 = interrupt masked
1 = interrupt enabled
Receive Packet Start.
0 = interrupt masked
1 = interrupt enabled
Receive FIFO Half Full.
0 = interrupt masked
1 = interrupt enabled
Receive FIFO Not Empty.
0 = interrupt masked
1 = interrupt enabled
Transmit FIFO Half Empty.
0 = interrupt masked
1 = interrupt enabled
Transmit FIFO Not Full.
0 = interrupt masked
1 = interrupt enabled
Transmit Message End.
0 = interrupt masked
1 = interrupt enabled
72 of 137
THALF
TNF
(LSB)
TMEND
DS21352/DS21552
RHIR: RECEIVE HDLC INFORMATION REGISTER (Address=03 Hex)
(MSB)
RABT
RCRCE
SYMBOL
RABT
POSITION
RHIR.7
RCRCE
RHIR.6
ROVR
RHIR.5
RVM
RHIR.4
REMPTY
RHIR.3
POK
RHIR.2
CBYTE
RHIR.1
OBYTE
RHIR.0
ROVR
RVM
REMPTY
POK
CBYTE
(LSB)
OBYTE
NAME AND DESCRIPTION
Abort Sequence Detected. Set whenever the HDLC controller sees 7 or more ones in a
row.
CRC Error. Set when the CRC checksum is in error.
Overrun. Set when the HDLC controller has attempted to write a byte into an already full
receive FIFO.
Valid Message. Set when the HDLC controller has detected and checked a complete
HDLC packet.
Empty. A real–time bit that is set high when the receive FIFO is empty.
Packet OK. Set when the byte available for reading in the receive FIFO is the last byte of
a valid message (and hence no abort was seen, no overrun occurred, and the CRC was
correct).
Closing Byte. Set when the byte available for reading in the receive FIFO is the last byte
of a message (whether the message was valid or not).
Opening Byte. Set when the byte available for reading in the receive FIFO is the first byte
of a message.
NOTE:
The RABT, RCRCE, ROVR, and RVM bits are latched and will be cleared when read.
73 of 137
DS21352/DS21552
RBOC: RECEIVE BIT ORIENTED CODE REGISTER (Address=04 Hex)
(MSB)
LBD
BD
BOC5
BOC4
BOC3
BOC2
BOC1
(LSB)
BOC0
SYMBOL
POSITION
NAME AND DESCRIPTION
LBD
RBOC.7
BD
RBOC.6
BOC5
RBOC.5
Latched BOC Detected. A latched version of the BD status bit (RBOC.6). Will be
cleared when read.
BOC Detected. A real–time bit that is set high when the BOC detector is presently
seeing a valid sequence and set low when no BOC is currently being detected.
BOC Bit 5. Last bit received of the 6–bit codeword.
BOC4
RBOC.4
BOC Bit 4.
BOC3
RBOC.3
BOC Bit 3.
BOC2
RBOC.2
BOC Bit 2.
BOC1
RBOC.1
BOC Bit 1.
BOC0
RBOC.0
BOC Bit 0. First bit received of the 6–bit codeword.
NOTE:
1. The LBD bit is latched and will be cleared when read.
2. The RBOC0 to RBOC5 bits display the last valid BOC code verified; these bits will be set to all ones on reset.
74 of 137
DS21352/DS21552
RHFR: RECEIVE HDLC FIFO (Address=05 Hex)
(MSB)
RHFR7
SYMBOL
RHFR6
RHFR5
RHFR4
RHFR3
POSITION
NAME AND DESCRIPTION
RHFR2
RHFR7
RHFR.7
HDLC Data Bit 7. MSB of a HDLC packet data byte.
RHFR6
RHFR.6
HDLC Data Bit 6.
RHFR5
RHFR.5
HDLC Data Bit 5.
RHFR4
RHFR.4
HDLC Data Bit 4.
RHFR3
RHFR.3
HDLC Data Bit 3.
RHFR2
RHFR.2
HDLC Data Bit 2.
RHFR1
RHFR.1
HDLC Data Bit 1.
RHFR0
RHFR.0
HDLC Data Bit 0. LSB of a HDLC packet data byte.
RHFR1
(LSB)
RHFR0
TFULL
(LSB)
TUDR
THIR: TRANSMIT HDLC INFORMATION (Address=06 Hex)
(MSB)
–
–
–
–
–
TEMPTY
SYMBOL
POSITION
NAME AND DESCRIPTION
–
THIR.7
Not Assigned. Could be any value when read.
–
THIR.6
Not Assigned. Could be any value when read.
–
THIR.5
Not Assigned. Could be any value when read.
–
THIR.4
Not Assigned. Could be any value when read.
–
THIR.3
Not Assigned. Could be any value when read.
TEMPTY
TFULL
TUDR
THIR.2
THIR.1
THIR.0
Transmit FIFO Empty. A real–time bit that is set high when the FIFO is empty.
Transmit FIFO Full. A real–time bit that is set high when the FIFO is full.
Transmit FIFO Under-run. Set when the transmit FIFO empties out without the
TEOM control bit being set. An abort is automatically sent.
NOTE:
The TUDR bit is latched and will be cleared when read.
TBOC: TRANSMIT BOC REGISTER (Address=07 Hex)
(MSB)
SBOC
HBEN
SYMBOL
POSITION
SBOC
TBOC.7
HBEN
TBOC.6
BOC5
BOC4
BOC3
BOC2
BOC1
(LSB)
BOC0
NAME AND DESCRIPTION
Send BOC. Rising edge triggered. Must be transitioned from a 0 to a 1 transmit the
BOC code placed in the BOC0 to BOC5 bits instead of data from the HDLC controller.
Transmit HDLC & BOC Controller Enable.
75 of 137
DS21352/DS21552
BOC5
TBOC.5
0 = source FDL data from the TLINK pin
1 = source FDL data from the onboard HDLC and BOC controller
BOC Bit 5. Last bit transmitted of the 6–bit codeword.
BOC4
TBOC.4
BOC Bit 4.
BOC3
TBOC.3
BOC Bit 3.
BOC2
TBOC.2
BOC Bit 2.
BOC1
TBOC.1
BOC Bit 1.
BOC0
TBOC.0
BOC Bit 0. First bit transmitted of the 6–bit codeword.
THFR: TRANSMIT HDLC FIFO (Address=08 Hex)
(MSB)
THFR7
THFR6
THFR5
THFR4
THFR3
THFR2
SYMBOL
POSITION
THFR7
THFR.7
HDLC Data Bit 7. MSB of a HDLC packet data byte.
THFR6
THFR.6
HDLC Data Bit 6.
THFR5
THFR.5
HDLC Data Bit 5.
THFR4
THFR.4
HDLC Data Bit 4.
THFR3
THFR.3
HDLC Data Bit 3.
THFR2
THFR.2
HDLC Data Bit 2.
THFR1
THFR.1
HDLC Data Bit 1.
THFR0
THFR.0
HDLC Data Bit 0. LSB of a HDLC packet data byte.
THFR1
(LSB)
THFR0
NAME AND DESCRIPTION
RDC1: RECEIVE HDLC DS0 CONTROL REGISTER 1 (Address=90 Hex)
(MSB)
RDS0E
-
RDS0M
RD4
RD3
RD2
RD1
(LSB)
RD0
SYMBOL
POSITION
NAME AND DESCRIPTION
RDS0E
RDC1.7
-
RDC1.6
RDS0M
RDC1.5
RD4
RDC1.4
DS0 Selection Mode.
0 = utilize the RD0 to RD4 bits to select which single DS0 channel to use.
1 = utilize the RCHBLK control registers to select which DS0 channels to use.
DS0 Channel Select Bit 4. MSB of the DS0 channel select.
RD3
RDC1.3
DS0 Channel Select Bit 3.
RD2
RDC1.2
DS0 Channel Select Bit 2.
HDLC DS0 Enable.
0 = use the receive HDLC controller for the FDL.
1 = use the receive HDLC controller for one or more DS0 channels.
Not Assigned. Should be set to 0.
76 of 137
DS21352/DS21552
RD1
RDC1.1
DS0 Channel Select Bit 1.
RD0
RDC1.0
DS0 Channel Select Bit 0. LSB of the DS0 channel select.
77 of 137
DS21352/DS21552
RDC2: RECEIVE HDLC DS0 CONTROL REGISTER 2 (Address=91 Hex)
(MSB)
RDB8
RDB7
SYMBOL
POSITION
RDB8
RDC2.7
RDB7
RDB6
RDB5
RDB4
RDB3
RDB2
RDB1
RDC2.6
RDC2.5
RDC2.4
RDC2.3
RDC2.2
RDC2.1
RDC2.0
RDB6
RDB5
RDB4
RDB3
RDB2
(LSB)
RDB1
NAME AND DESCRIPTION
DS0 Bit 8 Suppress Enable. MSB of the DS0. Set to one to stop this bit from being
used.
DS0 Bit 7 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 6 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 5 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 4 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 3 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 2 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 1 Suppress Enable. LSB of the DS0. Set to one to stop this bit from being
used.
78 of 137
DS21352/DS21552
TDC1: TRANSMIT HDLC DS0 CONTROL REGISTER 1 (Address=92 Hex)
(MSB)
TDS0E
-
TDS0M
TD4
TD3
TD2
TD1
(LSB)
TD0
SYMBOL
POSITION
NAME AND DESCRIPTION
TDS0E
TDC1.7
-
TDC1.6
TDS0M
TDC1.5
TD4
TDC1.4
DS0 Selection Mode.
0 = utilize the TD0 to TD4 bits to select which single DS0 channel to use.
1 = utilize the TCHBLK control registers to select which DS0 channels to use.
DS0 Channel Select Bit 4. MSB of the DS0 channel select.
TD3
TDC1.3
DS0 Channel Select Bit 3.
TD2
TDC1.2
DS0 Channel Select Bit 2.
TD1
TDC1.1
DS0 Channel Select Bit 1.
TD0
TDC1.0
DS0 Channel Select Bit 0. LSB of the DS0 channel select.
HDLC DS0 Enable.
0 = use the transmit HDLC controller for the FDL.
1 = use the transmit HDLC controller for one or more DS0 channels.
Not Assigned. Should be set to 0.
79 of 137
DS21352/DS21552
TDC2: TRANSMIT HDLC DS0 CONTROL REGISTER 2 (Address=93 Hex)
(MSB)
TDB8
TDB7
TDB6
SYMBOL
POSITION
TDB8
TDC2.7
TDB7
TDB6
TDB5
TDB4
TDB3
TDB2
TDB1
TDC2.6
TDC2.5
TDC2.4
TDC2.3
TDC2.2
TDC2.1
TDC2.0
TDB5
TDB4
TDB3
TDB2
(LSB)
TDB1
NAME AND DESCRIPTION
DS0 Bit 8 Suppress Enable. MSB of the DS0. Set to one to stop this bit from
being used.
DS0 Bit 7 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 6 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 5 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 4 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 3 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 2 Suppress Enable. Set to one to stop this bit from being used.
DS0 Bit 1 Suppress Enable. LSB of the DS0. Set to one to stop this bit from
being used.
15.4 LEGACY FDL SUPPORT
15.4.1 OVERVIEW
In order to provide backward compatibility to the older DS2152 device, the DS21352/552 maintains the
circuitry that existed in the previous generation of the T1 Quad Framer. Sections 15.4.2 and 15.4.3 cover
the circuitry and operation of this legacy functionality. In new applications, it is recommended that the
HDLC controller and BOC controller described in Section 15.3 are used. On the receive side, it is
possible to have both the new HDLC/BOC controller and the legacy hardware working at the same time.
On the transmit side the HDLC/BOC controller can be assigned to a DSO while the legacy function
supports the FDL via software. Software for supporting the legacy functions is available from Dallas
Semiconductor.
15.4.2 RECEIVE SECTION
In the receive section, the recovered FDL bits or Fs bits are shifted bit–by–bit into the Receive FDL
register (RFDL). Since the RFDL is 8 bits in length, it will fill up every 2 ms (8 times 250 us). The framer
will signal an external microcontroller that the buffer has filled via the SR2.4 bit. If enabled via IMR2.4,
the INT pin will toggle low indicating that the buffer has filled and needs to be read. The user has 2 ms to
read this data before it is lost. If the byte in the RFDL matches either of the bytes programmed into the
RFDLM1 or RFDLM2 registers, then the SR2.2 bit will be set to a one and the INT pin will toggled low
if enabled via IMR2.2. This feature allows an external microcontroller to ignore the FDL or Fs pattern
until an important event occurs.
80 of 137
DS21352/DS21552
The framer also contains a zero destuffer which is controlled via the CCR2.0 bit. In both ANSI T1.403
and TR54016, communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol
states that no more than 5 ones should be transmitted in a row so that the data does not resemble an
opening or closing flag (01111110) or an abort signal (11111111). If enabled via CCR2.0, the
DS21352/552 will automatically look for 5 ones in a row, followed by a zero. If it finds such a pattern, it
will automatically remove the zero. If the zero destuffer sees six or more ones in a row followed by a
zero, the zero is not removed. The CCR2.0 bit should always be set to a one when the DS21352/552 is
extracting the FDL. More on how to use the DS21352/552 in FDL applications in this legacy support
mode is covered in a separate Application Note.
RFDL: RECEIVE FDL REGISTER (Address=28 Hex)
(MSB)
RFDL7
RFDL6
RFDL5
RFDL4
RFDL3
SYMBOL
POSITION
NAME AND DESCRIPTION
RFDL7
RFDL.7
MSB of the Received FDL Code
RFDL0
RFDL.0
LSB of the Received FDL Code
RFDL2
RFDL1
(LSB)
RFDL0
The Receive FDL Register (RFDL) reports the incoming Facility Data Link (FDL) or the incoming Fs bits. The LSB is
received first.
RFDLM1: RECEIVE FDL MATCH REGISTER 1 (Address=29 Hex)
RFDLM2: RECEIVE FDL MATCH REGISTER 2 (Address=2A Hex)
(MSB)
RFDL7
RFDL6
RFDL5
RFDL4
RFDL3
SYMBOL
POSITION
RFDL7
RFDL.7
MSB of the FDL Match Code
RFDL0
RFDL.0
LSB of the FDL Match Code
RFDL2
RFDL1
(LSB)
RFDL0
NAME AND DESCRIPTION
When the byte in the Receive FDL Register matches either of the two Receive FDL Match Registers (RFDLM1/RFDLM2),
SR2.2 will be set to a one and the INT will go active if enabled via IMR2.2.
81 of 137
DS21352/DS21552
15.4.3 TRANSMIT SECTION
The transmit section will shift out into the T1 data stream, either the FDL (in the ESF framing mode) or
the Fs bits (in the D4 framing mode) contained in the Transmit FDL register (TFDL). When a new value
is written to the TFDL, it will be multiplexed serially (LSB first) into the proper position in the outgoing
T1 data stream. After the full eight bits has been shifted out, the framer will signal the host
microcontroller that the buffer is empty and that more data is needed by setting the SR2.3 bit to a one.
The INT will also toggle low if enabled via IMR2.3. The user has 2 ms to update the TFDL with a new
value. If the TFDL is not updated, the old value in the TFDL will be transmitted once again. The framer
also contains a zero stuffer which is controlled via the CCR2.4 bit. In both ANSI T1.403 and TR54016,
communications on the FDL follows a subset of a LAPD protocol. The LAPD protocol states that no
more than 5 ones should be transmitted in a row so that the data does not resemble an opening or closing
flag (01111110) or an abort signal (11111111). If enabled via CCR2.4, the framer will automatically look
for 5 ones in a row. If it finds such a pattern, it will automatically insert a zero after the five ones. The
CCR2.0 bit should always be set to a one when the framer is inserting the FDL. More on how to use the
DS21352/552 in FDL applications is covered in a separate Application Note.
TFDL: TRANSMIT FDL REGISTER (Address=7E Hex)
[also used to insert Fs framing pattern in D4 framing mode; see Section 15.5]
(MSB)
TFDL7
TFDL6
TFDL5
TFDL4
TFDL3
SYMBOL
TFDL7
POSITION
TFDL.7
NAME AND DESCRIPTION
MSB of the FDL code to be transmitted
TFDL0
TFDL.0
LSB of the FDL code to be transmitted
TFDL2
TFDL1
(LSB)
TFDL0
The Transmit FDL Register (TFDL) contains the Facility Data Link (FDL) information that is to be inserted on a byte basis
into the outgoing T1 data stream. The LSB is transmitted first.
15.5 D4/SLC–96 OPERATION
In the D4 framing mode, the framer uses the TFDL register to insert the Fs framing pattern. To allow the
device to properly insert the Fs framing pattern, the TFDL register at address 7Eh must be programmed to
1Ch and the following bits must be programmed as shown: TCR1.2=0 (source Fs data from the TFDL
register) CCR2.5=1 (allow the TFDL register to load on multiframe boundaries)
Since the SLC–96 message fields share the Fs–bit position, the user can access the these message fields
via the TFDL and RFDL registers. Please see the separate Application Note for a detailed description of
how to implement a SLC–96 function.
82 of 137
DS21352/DS21552
16. LINE INTERFACE FUNCTION
The line interface function in the DS21352/552 contains three sections; (1) the receiver which handles
clock and data recovery, (2) the transmitter which waveshapes and drives the T1 line, and (3) the jitter
attenuator. Each of the these three sections is controlled by the Line Inter-face Control Register (LICR)
which is described below.
LICR: LINE INTERFACE CONTROL REGISTER (Address=7C Hex)
(MSB)
L2
L1
SYMBOL
L2
L1
L0
EGL
POSITION
LICR.7
LICR.6
LICR.5
LICR.4
JAS
LICR.3
JABDS
LICR.2
DJA
TPD
LICR.1
LICR.0
L0
EGL
JAS
JABDS
DJA
(LSB)
TPD
NAME AND DESCRIPTION
Line Build Out Select Bit 2. Sets the transmitter build out; see Table 16-1
Line Build Out Select Bit 1. Sets the transmitter build out; see Table 16-1
Line Build Out Select Bit 0. Sets the transmitter build out; see Table 16-1
Receive Equalizer Gain Limit. 0 = –36 dB 1 = –30 dB
Jitter Attenuator Select. 0 = place the jitter attenuator on the receive side 1 = place
the jitter attenuator on the transmit side
Jitter Attenuator Buffer Depth Select 0 = 128 bits 1 = 32 bits (use for delay
sensitive applications)
Disable Jitter Attenuator. 0 = jitter attenuator enabled 1 = jitter attenuator disabled
Transmit Power Down. 0 = normal transmitter operation 1 = powers down the
transmitter and 3-states the TTIP and TRING pins
16.1 RECEIVE CLOCK AND DATA RECOVERY
The DS21352/552 contains a digital clock recovery system. See Figure 3-1 and Figure 16-1 for more
details. The DS21352/552 couples to the receive T1 twisted pair via a 1:1 transformer. See for details.
The 1.544 MHz clock applied to the MCLK pin is internally multiplied by 16 via an internal PLL and fed
to the clock recovery system. The clock recovery system uses the clock from the PLL circuit to form a 16
times oversampler which is used to recover the clock and data. This oversampling technique offers
outstanding jitter tolerance (see Figure 16-4).
Normally, the clock that is output at the RCLKO pin is the recovered clock from the T1 AMI/B8ZS
waveform presented at the RTIP and RRING inputs. When no AMI signal is present at RTIP and RRING,
a Receive Carrier Loss (LRCL) condition will occur and the RCLKO will be sourced from the clock
applied at the MCLK pin. If the jitter attenuator is either placed in the transmit path or is disabled, the
RCLKO output can exhibit slightly shorter high cycles of the clock. This is due to the highly oversampled
digital clock recovery circuitry. If the jitter attenuator is placed in the receive path (as is the case in most
applications), the jitter attenuator restores the RCLK to being close to 50% duty cycle. Please see the
Receive AC Timing Characteristics in section 24 for more details.
83 of 137
DS21352/DS21552
16.2 TRANSMIT WAVE SHAPING AND LINE DRIVING
The DS21352/552 uses a set of laser–trimmed delay lines along with a precision Digital–to–Analog
Converter (DAC) to create the waveforms that are transmitted onto the T1 line. The waveforms created
by the DS21352/552 meet the latest ANSI, AT&T, and ITU specifications. See Figure 16-3. The user
will select which waveform is to be generated by properly programming the L2/L1/L0 bits in the Line
Interface Control Register (LICR). The DS21352/552 can set up in a number of various configurations
depending on the application. See Table 16-1.
Table 16-1 LINE BUILD OUT SELECT IN LICR
L2
0
0
0
0
1
1
1
1
L1
0
0
1
1
0
0
1
1
L0
0
1
0
1
0
1
0
1
LINE BUILD OUT
0 to133 feet/
133 feet to266
266 feet to399
399 feet to533
533 feet to655
–7.5 dB
–15 dB
–22.5 dB
APPLICATION
DSX–1/0dB CSU
DSX–1
DSX–1
DSX–1
DSX–1
CSU
CSU
CSU
Due to the nature of the design of the transmitter in the DS21352/552, very little jitter (less then 0.005
UIpp broad-band from 10 Hz to 100 kHz) is added to the jitter present on TCLKI. Also, the waveforms
that they create are independent of the duty cycle of TCLK. The transmitter in the DS21352/552 couples
to the T1 transmit twisted pair via a 1:1.15 or 1:1.36 step up transformer for the DS21552 or a 1:2 step up
transformer for the DS21352 as shown in Figure 16-1. In order for the devices to create the proper
waveforms, this transformer used must meet the specifications listed in Table 16-3.
16.3 JITTER ATTENUATOR
The DS21352/552 contains an onboard jitter attenuator that can be set to a depth of either 32 or 128 bits
via the JABDS bit in the Line Interface Control Register (LICR). The 128 bit mode is used in applications
where large excursions of wander are expected. The 32 bit mode is used in delay sensitive applications.
The characteristics of the attenuation are shown in Figure 16-4. The jitter attenuator can be placed in
either the receive or transmit path via the JAS bit in the LICR. Also, the jitter attenuator can be disabled
(in effect, removed) by setting the DJA bit in the LICR. In order for the jitter attenuator to operate
properly, a 1.544 MHz clock (+50 ppm) must be applied at the MCLK pin or a crystal with similar
characteristics must be applied across the MCLK and XTALD pins. If a crystal is applied across the
MCLK and XTALD pins, then the maximum effective series resistance (ESR) should be 40 Ohms and
capacitors should be placed from each leg of the crystal to the local ground plane as shown in Figure 16–
1. Onboard circuitry adjusts either the recovered clock from the clock/data recovery block or the clock
applied at the TCLKI pin to create a smooth jitter free clock which is used to clock data out of the jitter
attenuator FIFO. It is acceptable to provide a gapped/ bursty clock at the TCLKI pin if the jitter attenuator
is placed on the transmit side. If the incoming jitter exceeds either 120 UIpp (buffer depth is 128 bits) or
28 UIpp (buffer depth is 32 bits), then the DS21352/552 will divide the internal nominal 24.704 MHz
clock by either 15 or 17 instead of the normal 16 to keep the buffer from overflowing. When the device
divides by either 15 or 17, it also sets the Jitter Attenuator Limit Trip (JALT) bit in the Receive
Information Register (RIR3.5).
84 of 137
DS21352/DS21552
Figure 16-1 EXTERNAL ANALOG CONNECTIONS
0.47uF
(nonpolarized)
Rt
T1 Transmit
Line
DS21352 / 552
DVDD
DVSS
TTIP
TRING
Rt
N:1
(see table below)
1:1
VDD
0.1uF
0.01uF
RVDD
RVSS
0.1uF
TVDD
TVSS
0.1uF
XTALD
NC
MCLK
1.544MHz
RTIP
T1 Receive
Line
RRING
50
50
0.1uF
Table 16-2 TRANSMIT TRANSFORMER SELECTION
DEVICE
DS21552
TRANSFORMER
1.15 : 1
1.36 : 1
DS21352
2:1
See separate application note on line interface design criteria for full details.
RESISTOR Rt
0 ohms Ideal, 2.2 ohms max
4.7 ohms Ideal
0 ohms
NOTES:
1. Resistor values are +/-1%.
2. The Rt resistors are used to protect the device from over–voltage.
3. See the Separate Application Note for details on how to construct a protected interface.
4. Normally a TTL level clock is applied MCLK and the XTAL pin is left as an NC. Optionally a crystal can be applied across
the MCLK and XTALD pins.
Table 16-3 TRANSFORMER SPECIFICATIONS
SPECIFICATION
Turns Ratio DS21352
Turns Ratio DS21552
Primary Inductance
Leakage Inductance
Intertwining Capacitance
DC Resistance
RECOMMENDED VALUE
1:1(receive) and1:2(transmit) 5%
1:1(receive) and1:1.15 or1:1.36(transmit) 5%
600mH minimum
1.0mH maximum
40 pF maximum
1.2 Ohms maximum
85 of 137
DS21352/DS21552
Figure 16-2 OPTIONAL CRYSTAL CONNECTIONS
DS21352/552
XTALD
1.544MHz
MCLK
C1
C2
NOTES:
1.
C1 and C2 should be 5 pF lower than two times the nominal loading capacitance of the crystal to adjust for the input
capacitance of the DS21352/552.
86 of 137
DS21352/DS21552
Figure 16-3 TRANSMIT WAVEFORM TEMPLATE
1.2
1.1
1.0
0.9
0.8
NORMALIZED AMPLITUDE
0.7
0.6
0.5
0.4
0.3
0.2
0.1
0
-0.1
-0.2
-0.3
T1.102/87, T1.403,
CB 119 (Oct. 79), &
I.431 Template
-0.4
-0.5
-500 -400 -300 -200 -100
0
100
200
TIME (ns)
87 of 137
300
400
500
600
700
DS21352/DS21552
Table 16-4 PULSE TEMPLATE CORNER POINTS
TIME (ns)
UI
MAX CURVE
MIN CURVE
-500
-0.77
0.05
-0.05
-255
-0.39
0.05
-175
-0.27
0.80
-175
-.027
1.15
-150
-0.23
-0.05
-150
-0.23
0.05
-100
0.95
-75
-0.12
1.15
0
0.00
1.05
100
0.15
0.90
150
0.23
0.50
150
0.23
-0.45
175
0.27
1.05
225
0.35
-0.07
300
0.46
-0.45
430
0.66
-0.20
600
0.93
0.05
-0.05
750
1.16
0.05
-0.05
88 of 137
0.95
DS21352/DS21552
Figure 16-4 JITTER TOLERANCE
UNIT INTERVALS (UIpp)
1K
DS2152
Tolerance
100
10
MimimumTolerance
Level as per
TR 62411 (Dec. 90)
1
0.1
1
10
100
1K
FREQUENCY (Hz)
Figure 16-5 JITTER ATTENUATION
89 of 137
10K
100K
DS21352/DS21552
16.4 PROTECTED INTERFACES
In certain applications, such as connecting to the PSTN, it is required that the network interface be
protected from and resistant to certain electrical conditions. These conditions are divided into two
categories, surge and power line cross. A typical cause of surge is lightening strike. Power line cross
refers to accidental contact with high voltage power wiring. For protection against surges, additional
components and PCB layout considerations are required to reroute and dissipate this energy. In a surge
event, the network interface must not be damaged and continue to work after the event. In the event of a
power line contact, components such as fuses or PTCs that can “open” the circuit are required to prevent
the possibility of a fire caused by overheating the transformer. The circuit examples in this data sheet are
for “Secondary Over Voltage Protection” schemes for the line terminating equipment. Primary protection
is typically provided by the network service provide and is external to the equipment.
Figure 16-6 shows an example circuit for the 5 volt device and Figure 16-7 is an example for the 3.3
device. In both examples, fuses are used to provide protection against power line cross. 470 ohm input
resistors on the receive pair, a transient suppresser and a diode bridge on the transmit pair provide surge
protection. Resistors R1 – R4 provide surge protection for the fuse. Careful selection of the transformer
will allow the use of a fuse that requires no additional surge protection such as the circuit shown in Figure
16-7. The circuit shown in Figure 16-7 is required for 3.3 volt operation since additional resistance in the
transmit pair cannot be tolerated. For more information on line interface design, consult the T1 Line
Interface Design Criteria (note 353) and Secondary Over Voltage Protection (note 324) application notes.
These notes are available from Dallas Semiconductor’s web site.
90 of 137
DS21352/DS21552
Figure 16-6 PROTECTED INTERFACE EXAMPLE FOR THE DS21552
+VDD
D1
Fuse
Transmit
Line
R1
N:1
Rt
S
R2
Fuse
Fuse
Receive
Line
X1
R3
Rt
TTIP
C2
C1
D3
1:1
DS21552
D2
TRING
D4
RVDD
RVSS
TVDD
TVSS
470
RTIP
R4
DVDD
DVSS
470
MCLK
+5V
0.1uF
0.01uF
+
68uf
0.1uF
0.1uF
1.544MHz
RRING
Fuse
X2
Rterm
Rterm
0.1uF
Note:
The 68uf cap is required to maintain VDD during a transient event.
COMPONET
D1 – D4
C1
C2
S
Fuse
Rt
Rterm
R1, R2, R3, R4
X1
X2
DESCRIPTION
Schottky Diode, International Rectifier 11DQ04
0.1uf ceramic in parallel with 10uf tantalum
.47 uf, non polarized ceramic construction
Semtech LC01-6, 6V low capacitance TVS
For more information on the selection of these components see the separate
application notes on Secondary Over Voltage Protection and T1 Network
Interface Design Criteria. These applications notes are available from Dallas
Semiconductor’s Web site at www.dalsemi.com
91 of 137
DS21352/DS21552
Figure 16-7 PROTECTED INTERFACE EXAMPLE FOR THE DS21352
+VDD
D1
Fuse
DS21352
D2
2:1
TTIP
Transmit
Line
S
Fuse
Fuse
X1
C2
C1
D3
1:1
TRING
D4
DVDD
DVSS
RVDD
RVSS
TVDD
TVSS
470
RTIP
Receive
Line
470
MCLK
RRING
Fuse
X2
50
50
0.1uF
Note:
The 68uf cap is required to maintain VDD levels during a transient event.
COMPONET
D1 – D4
C1
C2
Fuse
S
X1, X2
DESCRIPTION
Schottky Diode, International Rectifier 11DQ04
0.1uf ceramic in parallel with 10uf tantalum
.47 uf, non polarized ceramic construction
1.25A slo-blo, Littlefuse V2301.25
Semtech LC01-6, 6V low capacitance TVS
Transpower PT314, Low DCR
92 of 137
+3.3V
0.1uF
0.01uF
+
0.1uF
0.1uF
1.544MHz
68uf
DS21352/DS21552
16.5 RECEIVE MONITOR MODE
When connecting to a monitor port a large resistive loss is incurred due to the voltage divider between the
T1 line termination resistors (Rt) and the monitor port isolation resistors (Rm) as shown below. The Rm
resistors are typically 470 ohm. This, along with the 100 ohm termination (Rt), produces 20dB of loss.
The receiver of the DS21352/552 can provide gain to overcome the resistive loss of a monitor connection.
This is a purely resistive loss/gain and should not be confused with the cable loss characteristics of a T1
transmission line. Via the TEST2 register as shown in the table below, the receiver can be programmed
to provide both 12dB and 20dB of gain.
Figure 16-8 TYPICAL MONITOR PORT APPLICATION
PRIMARY
T1 TERMINATING
DEVICE
T1 LINE
Rm
Rm
X
F
M
R
MONITOR
PORT JACK
Rt
DS21X52
SECONDARY T1
TERMINATING
DEVICE
Table 16-5 RECEIVE MONITOR MODE GAIN
TEST2 (Address = 09 Hex) Register Value
Gain
12dB
20dB
72 Hex
70 Hex
93 of 137
DS21352/DS21552
17. PROGRAMMABLE IN–BAND LOOP CODE GENERATION AND
DETECTION
Each framer in the DS21352/552 has the ability to generate and detect a repeating bit pattern that is from
one to eight bits in length. To transmit a pattern, the user will load the pattern to be sent into the Transmit
Code Definition (TCD) register and select the proper length of the pattern by setting the TC0 and TC1
bits in the In–Band Code Control (IBCC) register. Once this is accomplished, the pattern will be
transmitted as long as the TLOOP control bit (CCR3.1) is enabled. Normally (unless the transmit
formatter is programmed to not insert the F–bit position) the framer will overwrite the repeating pattern
once every 193 bits to allow the F–bit position to be sent. As an example, if the user wished to transmit
the standard “loop up” code for Channel Service Units which is a repeating pattern of ...10000100001...
then 80h would be loaded into TDR and the length would set to 5 bits.
Each framer can detect two separate repeating patterns to allow for both a “loop up” code and a “loop
down” code to be detected. The user will program the codes to be detected in the Receive Up Code
Definition (RUPCD) register and the Receive Down Code Definition (RDNCD) register and the length of
each pattern will be selected via the IBCC register. The framer will detect repeating pattern codes in both
framed and unframed circumstances with bit error rates as high as 10E–2. The code detector has a
nominal integration period of 48 ms. Hence, after about 48 ms of receiving either code, the proper status
bit (LUP at SR1.7 and LDN at SR1.6) will be set to a one. Normally codes are sent for a period of 5
seconds. it is recommend that the software poll the framer every 100 ms to 1000 ms until 5 seconds has
elapsed to insure that the code is continuously present.
IBCC: IN–BAND CODE CONTROL REGISTER (Address=12 Hex)
(MSB)
TC1
TC0
RUP2
RUP1
RUP0
RDN2
RDN1
SYMBOL
TC1
POSITION
IBCC.7
NAME AND DESCRIPTION
Transmit Code Length Definition Bit 1. See Table 17-1
TC0
IBCC.6
Transmit Code Length Definition Bit 0. See Table 17-1
RUP2
IBCC.5
Receive Up Code Length Definition Bit 2. See Table 17-2
RUP1
IBCC.4
Receive Up Code Length Definition Bit 1. See Table 17-2
RUP0
IBCC.3
Receive Up Code Length Definition Bit 0. See Table 17-2
RDN2
IBCC.2
Receive Down Code Length Definition Bit 2. See Table 17-2
RDN1
IBCC.1
Receive Down Code Length Definition Bit 1. See Table 17-2
RDN0
IBCC.0
Receive Down Code Length Definition Bit 0. See Table 17-2
94 of 137
(LSB)
RDN0
DS21352/DS21552
Table 17-1 TRANSMIT CODE LENGTH
TC1
0
0
1
1
TC0
0
1
0
1
LENGTH SELECTED
5 bits
6 bits / 3 bits
7 bits
8 bits / 4 bits / 2 bits / 1 bits
Table 17-2 RECEIVE CODE LENGTH
RUP2/ RDN2
0
0
0
0
1
1
1
1
RUP1/ RDN1
0
0
1
1
0
0
1
1
RUP0/ RDN0
0
1
0
1
0
1
0
1
LENGTH SELECTED
1 bits
2 bits
3 bits
4 bits
5 bits
6 bits
7 bits
8 bits
TCD: TRANSMIT CODE DEFINITION REGISTER (Address=13 Hex)
(MSB)
C7
C6
C5
C4
C3
C2
C1
(LSB)
C0
SYMBOL
POSITION
NAME AND DESCRIPTION
C7
TCD.7
Transmit Code Definition Bit 7. First bit of the repeating pattern.
C6
TCD.6
Transmit Code Definition Bit 6.
C5
TCD.5
Transmit Code Definition Bit 5.
C4
TCD.4
Transmit Code Definition Bit 4.
C3
TCD.3
Transmit Code Definition Bit 3.
C2
C1
C0
TCD.2
TCD.1
TCD.0
Transmit Code Definition Bit 2. A Don’t Care if a 5 bit length is selected.
Transmit Code Definition Bit 1. A Don’t Care if a 5 or 6 bit length is selected.
Transmit Code Definition Bit 0. A Don’t Care if a 5, 6 or 7 bit length is selected.
95 of 137
DS21352/DS21552
RUPCD: RECEIVE UP CODE DEFINITION REGISTER (Address=14 Hex)
(MSB)
C7
C6
C5
C4
C3
C2
C1
(LSB)
C0
SYMBOL
POSITION
NAME AND DESCRIPTION
C7
RUPCD.7
Receive Up Code Definition Bit 7. First bit of the repeating pattern.
C6
C5
C4
C3
C2
C1
C0
RUPCD.6
RUPCD.5
RUPCD.4
RUPCD.3
RUPCD.2
RUPCD.1
RUPCD.0
Receive Up Code Definition Bit 6. A Don’t Care if a 1 bit length is selected.
Receive Up Code Definition Bit 5. A Don’t Care if a 1 or 2 bit length is selected.
Receive Up Code Definition Bit 4. A Don’t Care if a 1 to 3 bit length is selected.
Receive Up Code Definition Bit 3. A Don’t Care if a 1 to 4 bit length is selected.
Receive Up Code Definition Bit 2. A Don’t Care if a 1 to 5 bit length is selected.
Receive Up Code Definition Bit 1. A Don’t Care if a 1 to 6 bit length is selected.
Receive Up Code Definition Bit 0. A Don’t Care if a 1 to 7 bit length is selected.
RDNCD: RECEIVE DOWN CODE DEFINITION REGISTER (Address=15 Hex)
(MSB)
C7
C6
SYMBOL
C7
POSITION
RDNCD.7
C6
C5
C4
C3
C2
C1
C0
RDNCD.6
RDNCD.5
RDNCD.4
RDNCD.3
RDNCD.2
RDNCD.1
RDNCD.0
C5
C4
C3
C2
C1
(LSB)
C0
NAME AND DESCRIPTION
Receive Down Code Definition Bit 7. First bit of the repeating pattern.
Receive Down Code Definition Bit 6. A Don’t Care if a 1 bit length is selected.
Receive Down Code Definition Bit 5. A Don’t Care if a 1 or 2 bit length is selected.
Receive Down Code Definition Bit 4. A Don’t Care if a 1 to 3 bit length is selected.
Receive Down Code Definition Bit 3. A Don’t Care if a 1 to 4 bit length is selected.
Receive Down Code Definition Bit 2. A Don’t Care if a 1 to 5 bit length is selected.
Receive Down Code Definition Bit 1. A Don’t Care if a 1 to 6 bit length is selected.
Receive Down Code Definition Bit 0. A Don’t Care if a 1 to 7 bit length is selected.
96 of 137
DS21352/DS21552
18. TRANSMIT TRANSPARENCY
Each of the 24 T1 channels in the transmit direction of the framer can be either forced to be transparent or
in other words, can be forced to stop Bit 7 Stuffing and/or Robbed Signaling from overwriting the data in
the channels. Transparency can be invoked on a channel by channel basis by properly setting the TTR1,
TTR2, and TTR3 registers.
TTR1/TTR2/TTR3: TRANSMIT TRANSPARENCY REGISTER (Address=39 to
3B Hex)
(MSB)
CH8
CH16
CH24
CH7
CH15
CH23
CH6
CH14
CH22
SYMBOLS
POSITIONS
CH1-24
TTR1.0-3.7
CH5
CH13
CH21
CH4
CH12
CH20
CH3
CH11
CH19
CH2
CH10
CH18
(LSB)
CH1
CH9
CH17
TTR1 (39)
TTR2 (3A)
TTR3 (3B)
NAME AND DESCRIPTION
Transmit Transparency Registers.
0 = this DS0 channel is not transparent
1 = this DS0 channel is transparent
Each of the bit position in the Transmit Transparency Registers (TTR1/TTR2/TTR3) represent a DS0
channel in the outgoing frame. When these bits are set to a one, the corresponding channel is transparent
(or clear). If a DS0 is programmed to be clear, no robbed bit signaling will be inserted nor will the
channel have Bit 7 stuffing performed. However, in the D4 framing mode, bit 2 will be overwritten by a
zero when a Yellow Alarm is transmitted. Also the user has the option to prevent the TTR registers from
determining which channels are to have Bit 7 stuffing performed. If the TCR2.0 and TCR1.3 bits are set
to one, then all 24 T1 channels will have Bit 7 stuffing performed on them regardless of how the TTR
registers are programmed. In this manner, the TTR registers are only affecting which channels are to have
robbed bit signaling inserted into them.
19. JTAG-BOUNDARY SCAN ARCHITECTURE AND TEST ACCESS PORT
19.1 DESCRIPTION
The DS21352/552 IEEE 1149.1 design supports the standard instruction codes SAMPLE/PRELOAD,
BYPASS, and EXTEST. Optional public instructions included are HIGHZ, CLAMP, and IDCODE. See
Figure 19-1. The DS21352/552 contains the following as required by IEEE 1149.1 Standard Test Access
Port and Boundary Scan Architecture.
Test Access Port (TAP)
TAP Controller
Instruction Register
Bypass Register
Boundary Scan Register
Device Identification Register
97 of 137
DS21352/DS21552
The DS21352/552 are enhanced versions of the DS2152 and are backward pin-compatible. The JTAG
feature uses pins that had no function in the DS2152. When using the JTAG feature, be sure FMS (pin
76) is tied LOW enabling the newly defined pins of the DS21352/552.
Details on Boundary Scan
Architecture and the Test Access Port can be found in IEEE 1149.1-1990, IEEE 1149.1a-1993, and IEEE
1149.1b-1994.
The Test Access Port has the necessary interface pins; JTRST, JTCLK, JTMS, JTDI, and JTDO. See the
pin descriptions for details.
Figure 19-1 JTAG FUNCTIONAL BLOCK DIAGRAM
Boundary Scan
Register
Identification
Register
Bypass
Register
MUX
Instruction
Register
Test Access Port
Controller
+V
10K
+V
10K
JTDI
Select
Output Enable
+V
10K
JTMS
JTCLK
98 of 137
JTRST
JTDO
DS21352/DS21552
19.2 TAP CONTROLLER STATE MACHINE
The TAP controller is a finite state machine that responds to the logic level at JTMS on the rising edge of
JTCLK. See Figure 19-1.
TEST-LOGIC-RESET
Upon power up, the TAP Controller will be in the Test-Logic-Reset state. The Instruction register will
contain the IDCODE instruction. All system logic of the device will operate normally.
RUN-TEST-IDLE
The Run-Test-Idle is used between scan operations or during specific tests. The Instruction register and
test registers will remain idle.
SELECT-DR-SCAN
All test registers retain their previous state. With JTMS LOW, a rising edge of JTCLK moves the
controller into the Capture-DR state and will initiate a scan sequence. JTMS HIGH during a rising edge
on JTCLK moves the controller to the Select-IR-Scan state.
CAPTURE-DR
Data may be parallel-loaded into the test data registers selected by the current instruction. If the
instruction does not call for a parallel load or the selected register does not allow parallel loads, the test
register will remain at its current value. On the rising edge of JTCLK, the controller will go to the ShiftDR state if JTMS is LOW or it will go to the Exit1-DR state if JTMS is HIGH.
SHIFT-DR
The test data register selected by the current instruction will be connected between JTDI and JTDO and
will shift data one stage towards its serial output on each rising edge of JTCLK. If a test register selected
by the current instruction is not placed in the serial path, it will maintain its previous state.
EXIT1-DR
While in this state, a rising edge on JTCLK will put the controller in the Update-DR state, which
terminates the scanning process, if JTMS is HIGH. A rising edge on JTCLK with JTMS LOW will put
the controller in the Pause-DR state.
PAUSE-DR
Shifting of the test registers is halted while in this state. All test registers selected by the current
instruction will retain their previous state. The controller will remain in this state while JTMS is LOW.
A rising edge on JTCLK with JTMS HIGH will put the controller in the Exit2-DR state.
EXIT2-DR
A rising edge on JTCLK with JTMS HIGH while in this state will put the controller in the Update-DR
state and terminate the scanning process. A rising edge on JTCLK with JTMS LOW will enter the ShiftDR state.
UPDATE-DR
A falling edge on JTCLK while in the Update-DR state will latch the data from the shift register path of
the test registers into the data output latches. This prevents changes at the parallel output due to changes
in the shift register.
99 of 137
DS21352/DS21552
SELECT-IR-SCAN
All test registers retain their previous state. The instruction register will remain unchanged during this
state. With JTMS LOW, a rising edge on JTCLK moves the controller into the Capture-IR state and will
initiate a scan sequence for the instruction register. JTMS HIGH during a rising edge on JTCLK puts the
controller back into the Test-Logic-Reset state.
CAPTURE-IR
The Capture-IR state is used to load the shift register in the instruction register with a fixed value. This
value is loaded on the rising edge of JTCLK. If JTMS is HIGH on the rising edge of JTCLK, the
controller will enter the Exit1-IR state. If JTMS is LOW on the rising edge of JTCLK, the controller will
enter the Shift-IR state.
SHIFT-IR
In this state, the shift register in the instruction register is connected between JTDI and JTDO and shifts
data one stage for every rising edge of JTCLK towards the serial output. The parallel register, as well as
all test registers, remain at their previous states. A rising edge on JTCLK with JTMS HIGH will move
the controller to the Exit1-IR state. A rising edge on JTCLK with JTMS LOW will keep the controller in
the Shift-IR state while moving data one stage thorough the instruction shift register.
EXIT1-IR
A rising edge on JTCLK with JTMS LOW will put the controller in the Pause-IR state. If JTMS is HIGH
on the rising edge of JTCLK, the controller will enter the Update-IR state and terminate the scanning
process.
PAUSE-IR
Shifting of the instruction shift register is halted temporarily. With JTMS HIGH, a rising edge on JTCLK
will put the controller in the Exit2-IR state. The controller will remain in the Pause-IR state if JTMS is
LOW during a rising edge on JTCLK.
100 of 137
DS21352/DS21552
Figure 19-2 TAP CONTROLLER STATE DIAGRAM
1
Test Logic
Reset
0
0
Run Test/
Idle
1
Select
DR-Scan
1
Select
IR-Scan
0
1
0
1
Capture DR
Capture IR
0
Shift DR
0
Shift IR
0
1
Exit DR
1
Exit IR
Exit2 DR
Pause IR
0
1
0
0
1
0
Exit2 IR
1
Update DR
1
0
1
0
0
1
0
Pause DR
1
1
Update IR
1
0
19.3 INSTRUCTION REGISTER
The instruction register contains a shift register as well as a latched parallel output and is 3 bits in length.
When the TAP controller enters the Shift-IR state, the instruction shift register will be connected between
JTDI and JTDO. While in the Shift-IR state, a rising edge on JTCLK with JTMS LOW will shift the data
one stage towards the serial output at JTDO. A rising edge on JTCLK in the Exit1-IR state or the Exit2IR state with JTMS HIGH will move the controller to the Update-IR state. The falling edge of that same
JTCLK will latch the data in the instruction shift register to the instruction parallel output. Instructions
supported by the DS21352/552 with their respective operational binary codes are shown in Table 19-1.
101 of 137
DS21352/DS21552
Table 19-1 INSTRUCTION CODES FOR IEEE 1149.1 ARCHITECTURE
Instruction
Selected Register
Instruction Codes
SAMPLE/PRELOAD
BYPASS
EXTEST
CLAMP
HIGHZ
IDCODE
Boundary Scan
Bypass
Boundary Scan
Bypass
Bypass
Device Identification
010
111
000
011
100
001
SAMPLE/PRELOAD
This is a mandatory instruction for the IEEE 1149.1 specification. This instruction supports two
functions. The digital I/Os of the device can be sampled at the boundary scan register without interfering
with the normal operation of the device by using the Capture-DR state. SAMPLE/PRELOAD also allows
the device to shift data into the boundary scan register via JTDI using the Shift-DR state.
BYPASS
When the BYPASS instruction is latched into the parallel instruction register, JTDI connects to JTDO
through the one-bit bypass test register. This allows data to pass from JTDI to JTDO not affecting the
device’s normal operation.
EXTEST
This allows testing of all interconnections to the device. When the EXTEST instruction is latched in the
instruction register, the following actions occur. Once enabled via the Update-IR state, the parallel
outputs of all digital output pins will be driven. The boundary scan register will be connected between
JTDI and JTDO. The Capture-DR will sample all digital inputs into the boundary scan register.
CLAMP
All digital outputs of the device will output data from the boundary scan parallel output while connecting
the bypass register between JTDI and JTDO. The outputs will not change during the CLAMP instruction.
HIGHZ
All digital outputs of the device will be placed in a high impedance state. The BYPASS register will be
connected between JTDI and JTDO.
EXIT2-IR
A rising edge on JTCLK with JTMS LOW will put the controller in the Update-IR state. The controller
will loop back to Shift-IR if JTMS is HIGH during a rising edge of JTCLK in this state.
UPDATE-IR
The instruction code shifted into the instruction shift register is latched into the parallel output on the
falling edge of JTCLK as the controller enters this state. Once latched, this instruction becomes the
current instruction. A rising edge on JTCLK with JTMS LOW, will put the controller in the Run-TestIdle state. With JTMS HIGH, the controller will enter the Select-DR-Scan state.
102 of 137
DS21352/DS21552
IDCODE
When the IDCODE instruction is latched into the parallel instruction register, the identification test
register is selected. The device identification code will be loaded into the identification register on the
rising edge of JTCLK following entry into the Capture-DR state. Shift-DR can be used to shift the
identification code out serially via JTDO. During Test-Logic-Reset, the identification code is forced into
the instruction register’s parallel output. The ID code will always have a ‘1’ in the LSB position. The
next 11 bits identify the manufacturer’s JEDEC number and number of continuation bytes followed by 16
bits for the device and 4 bits for the version. See Table 19-2. Table 19-3 lists the device ID codes for the
SCT devices.
Table 19-2 ID CODE STRUCTURE
MSB
Version
Contact Factory
4 bits
Device ID
JEDEC
LSB
1
16bits
00010100001
1
Table 19-3 DEVICE ID CODES
DEVICE
DS21354
DS21554
DS21352
DS21552
16-BIT ID
0005h
0003h
0004h
0002h
19.4 TEST REGISTERS
IEEE 1149.1 requires a minimum of two test registers; the bypass register and the boundary scan register.
An optional test register has been included with the DS21352/552 design. This test register is the
identification register and is used in conjunction with the IDCODE instruction and the Test-Logic-Reset
state of the TAP controller.
BOUNDARY SCAN REGISTER
This register contains both a shift register path and a latched parallel output for all control cells and
digital I/O cells and is n bits in length. See Table 19-4 for all of the cell bit locations and definitions.
BYPASS REGISTER
This is a single one-bit shift register used in conjunction with the BYPASS, CLAMP, and HIGHZ
instructions which provides a short path between JTDI and JTDO.
103 of 137
DS21352/DS21552
IDENTIFICATION REGISTER
The identification register contains a 32-bit shift register and a 32-bit latched parallel output. This
register is selected during the IDCODE instruction and when the TAP controller is in the Test-LogicReset state. See Table 19-2. Table 19-3 lists the device ID codes for the SCT devices.
Table 19-4 BOUNDARY SCAN CONTROL BITS
BIT
2
65
64
63
62
61
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
–
SYMBOL
RCHBLK
JTMS
8MCLK
JTCLK
JTRST
RCL
JTDI
N/C
N/C
JTDO
BTS
LIUC
8XCLK
TEST
NC
RTIP
RRING
RVDD
RVSS
RVSS
MCLK
XTALD
NC
RVSS
INT
N/C
N/C
N/C
TTIP
TVSS
TVDD
TRING
TCHBLK
TLCLK
TLINK
CI
TSYNC.cntl
TYPE
O
I
O
I
I
O
I
–
–
O
I
I
O
I
–
I
I
–
–
–
I
O
–
–
O
–
–
–
O
–
–
O
O
O
I
I
–
60
37
TSYNC
I/O
1
0
72
71
70
69
68
67
66
CONTROL BIT DESCRIPTION
0 = TSYNC an input
1 = TSYNC an output
Table 19-4 BOUNDARY SCAN CONTROL BITS (cont.)
BIT
59
58
57
56
55
54
PIN
38
39
40
41
42
43
44
SYMBOL
TPOSI
TNEGI
TCLKI
TCLKO
TNEGO
TPOSO
DVDD
TYPE
I
I
I
O
O
O
–
104 of 137
CONTROL BIT DESCRIPTION
DS21352/DS21552
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
22
21
45
46
47
48
49
50
51
52
53
54
55
–
DVSS
TCLK
TSER
TSIG
TESO
TDATA
TSYSCLK
TSSYNC
TCHCLK
CO
MUX
BUS.cntl
–
I
I
I
O
I
I
I
O
O
I
–
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
D0/AD0
D1/AD1
D2/AD2
D3/AD3
DVSS
DVDD
D4/AD4
D5/AD5
D6/AD6
D7/AD7
A0
A1
A2
A3
A4
A5
A6
ALE(AS)/A7
RD*(DS*)
CS*
FMS
WR*(R/W*)
RLINK
RLCLK
DVSS
I/O
I/O
I/O
I/O
–
–
I/O
I/O
I/O
I/O
I
I
I
I
I
I
I
I
I
I
I
I
O
O
–
0 = D0-D7/AD0-AD7 are inputs
1 = D0-D7/AD0-AD7 are outputs
Table 19-4 BOUNDARY SCAN CONTROL BITS (cont.)
BIT
20
19
18
17
16
15
14
13
12
11
10
9
8
PIN
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
SYMBOL
DVDD
RCLK
DVDD
DVSS
RDATA
RPOSI
RNEGI
RCLKI
RCLKO
RNEGO
RPOSO
RCHCLK
RSIGF
RSIG
RSER
RMSYNC
TYPE
O
–
–
O
I
I
I
O
O
O
O
O
O
O
O
105 of 137
CONTROL BIT DESCRIPTION
DS21352/DS21552
7
6
97
–
RFSYNC
RSYNC.cntl
O
–
5
4
3
98
99
100
RSYNC
RLOS/LOTC
RSYSCLK
I/O
O
I
0 = RSYNC an input
1 = RSYNC an output
106 of 137
DS21352/DS21552
20. INTERLEAVED PCM BUS OPERATION
In many architectures, the outputs of individual framers are combined into higher speed serial buses to
simplify transport across the system. The DS21352/552 can be configured to allow data and signaling
buses to be multiplexed into higher speed data and signaling buses eliminating external hardware saving
board space and cost.
The interleaved PCM bus option (IBO) supports two bus speeds. The 4.096 MHz bus speed allows two
SCTs to share a common bus. The 8.192 MHz bus speed allows four SCTs to share a common bus. See
Figure 20-1 for an example of 4 devices sharing a common 8.192MHz PCM bus. Each SCT that shares a
common bus must be configured through software and requires the use of one or two device pins. The
elastic stores of each SCT must be enabled and configured for 2.048 MHz operation. See Figure 21-6
and Figure 21-7.
For all bus configurations, one SCT will be configured as the master device and the remaining SCTs will
be configured as slave devices. In the 4.096 MHz bus configuration there is one master and one slave. In
the 8.192 MHz bus configuration there is one master and three slaves. Refer to the IBO register
description for more detail.
IBO: INTERLEAVE BUS OPERATION REGISTER (Address = 94 Hex)
(MSB)
SYMBOL
-
POSITION
-
IBOEN
INTSEL
NAME AND DESCRIPTION
-
IBO.7
Not Assigned. Should be set to 0.
-
IBO.6
Not Assigned. Should be set to 0.
-
IBO.5
Not Assigned. Should be set to 0.
-
IBO.4
Not Assigned. Should be set to 0.
IBOEN
IBO.3
INTSEL
IBO.2
MSEL0
MSEL1
IBO.1
IBO.0
Interleave Bus Operation Enable
0 = Interleave Bus Operation disabled.
1 = Interleave Bus Operation enabled.
Interleave Type Select
0 = Byte interleave.
1 = Frame interleave.
Master Device Bus Select Bit 0. See Table 20-1.
Master Device Bus Select Bit 1. See Table 20-1.
107 of 137
MSEL0
(LSB)
MSEL1
DS21352/DS21552
Table 20-1 MASTER DEVICE BUS SELECT
MSEL1
0
0
1
1
MSEL0
0
1
0
1
Function
Slave device.
Master device with 1 slave device (4.096 MHz bus rate)
Master device with 3 slave devices (8.192 MHz bus rate)
Reserved
Figure 20-1 IBO BASIC CONFIGURATION USING 4 SCTS
CI
RSYSCLK
TSYSCLK
MASTER
SCT
CI
RSYSCLK
TSYSCLK
RSYNC
TSSYNC
RSYNC
TSSYNC
RSIG
TSIG
TSER
RSER
CO
SLAVE #2 RSIG
TSIG
TSER
RSER
CO
8.192MHz System Clock In
System 8KHz Frame Sync In
PCM Signaling Out
PCM Signaling In
PCM Data In
PCM Data Out
CI
RSYSCLK
TSYSCLK
CI
RSYSCLK
TSYSCLK
RSYNC
TSSYNC
SLAVE #1
CO
RSIG
TSIG
TSER
RSER
RSYNC
TSSYNC
SLAVE #3
CO
RSIG
TSIG
TSER
RSER
108 of 137
DS21352/DS21552
20.1 CHANNEL INTERLEAVE
In channel interleave mode data is output to the PCM Data Out bus one channel at a time from each of the
connected SCTs until all channels of frame n from all each SCT has been place on the bus. This mode
can be used even when the connected SCTs are operating asynchronous to each other. The elastic stores
will manage slip conditions. See Figure 21-13 for details.
20.2 FRAME INTERLEAVE
In frame interleave mode data is output to the PCM Data Out bus one frame at a time from each of the
connected SCTs. This mode is used only when all connected SCTs are synchronous. In this mode, slip
conditions are not allowed. See Figure 21-14 for details.
21. FUNCTIONAL TIMING DIAGRAMS
Figure 21-1 RECEIVE SIDE D4 TIMING
FRAME#
1
2
3
4
5
6
7
8
9
10
11
12
1
2
3
4
5
RFSYNC
RSYNC 1
RSYNC 2
3
RSYNC
RLCLK
RLINK
4
Notes:
1. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is not enabled (RCR2.5 = 0)
2. RSYNC in the frame mode (RCR2.4 = 0) and double-wide frame sync is enabled (RCR2.5 = 1)
3. RSYNC in the multiframe mode (RCR2.4 = 1)
4. RLINK data (Fs - bits) is updated one bit prior to even frames and held for two frames
5. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled
109 of 137
DS21352/DS21552
Figure 21-2 RECEIVE SIDE ESF TIMING
FRAME#
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 1
1
RSYNC
RFSYNC
RSYNC
RSYNC
RLCLK
2
3
4
5
RLINK
TLCLK
6
TLINK 7
Notes:
1. RSYNC in frame mode (RCR2.4 = 0) and double wide frame sync is not enabled (RCR2.5 = 0)
2. RSYNC in frame mode (RCR2.4 = 0) and double wide frame sync is enabled (RCR2.5 = 1)
3. RSYNC in multiframe mode (RCR2.4 = 1)
4. ZBTSI mode disabled (RCR2.6 = 0)
5. RLINK data (FDL bits) is updated one bit time before odd frames and held for two frames
6. ZBTSI mode is enabled (RCR2.6 = 1)
7. RLINK data (Z bits) is updated one bit time before odd frames and held for four frames
8. RLINK and RLCLK are not synchronous with RSYNC when the receive side elastic store is enabled
110 of 137
2
3
4
5
DS21352/DS21552
Figure 21-3 RECEIVE SIDE BOUNDARY TIMING (with elastic store disabled)
RCLK
CHANNEL 23
RSER
CHANNEL 24
CHANNEL 1
LSB
LSB MSB
F
MSB
RSYNC
RFSYNC
RSIG
CHANNEL 23
A
B C/A D/B
CHANNEL 24
A
B C/A D/B
CHANNEL 1
A
RCHCLK
RCHBLK1
RLCLK
RLINK 2
Notes:
1. RCHBLK is programmed to block channel 24
2. Shown is RLINK/RLCLK in the ESF framing mode
Figure 21-4 RECEIVE SIDE 1.544 MHz BOUNDARY TIMING (with elastic store
enabled)
RSYSCLK
CHANNEL 23
RSER
CHANNEL 24
CHANNEL 1
LSB
LSB MSB
F
MSB
RSYNC1
RMSYNC
RSYNC2
RSIG
CHANNEL 23
A
B C/A D/B
CHANNEL 24
A
B C/A D/B
RCHCLK
RCHBLK
3
Notes:
1. RSYNC is in the output mode (RCR2.3 = 0)
2. RSYNC is in the input mode (RCR2.3 = 1)
3. RCHBLK is programmed to block channel 24
111 of 137
CHANNEL 1
A
DS21352/DS21552
Figure 21-5 RECEIVE SIDE 2.048 MHz BOUNDARY TIMING (with elastic store
enabled)
RSYSCLK
1
RSER
CHANNEL 31
CHANNEL 32
LSB MSB
CHANNEL 1
LSB
F5
2
RSYNC
RMSYNC
3
RSYNC
RSIG
CHANNEL 32
A
B C/A D/B
CHANNEL 31
A
B C/A D/B
RCHCLK
RCHBLK
4
Notes:
1. RSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 are forced to one
2. RSYNC is in the output mode (RCR2.3 = 0)
3. RSYNC is in the input mode (RCR2.3 = 1)
4. RCHBLK is forced to one in the same channels as RSER (see Note 1)
5. The F-Bit position is passed through the receive side elastic store
112 of 137
CHANNEL 1
DS21352/DS21552
Figure 21-6 RECEIVE SIDE INTERLEAVE BUS OPERATION, BYTE MODE
RSYNC
RSER1
FR1 CH32
FR0 CH1
FR1 CH1
FR0 CH2
FR1 CH2
RSIG1
FR1 CH32
FR0 CH1
FR1 CH1
FR0 CH2
FR1 CH2
RSER2
FR2 CH32 FR3 CH32 FR0 CH1
FR1 CH1
FR2 CH1
FR3 CH1
FR0 CH2
FR1 CH2
FR2 CH2
FR3 CH2
RSIG2
FR2 CH32 FR3 CH32 FR0 CH1
FR1 CH1
FR2 CH1
FR3 CH1
FR0 CH2
FR1 CH2
FR2 CH2
FR3 CH2
BIT DETAIL
RSYSCLK
RSYNC3
FRAMER 3, CHANNEL 32
RSER
FRAMER 3, CHANNEL 32
RSIG
A
B
C
D
FRAMER 1, CHANNEL 1
FRAMER 0, CHANNEL 1
LSB MSB
LSB MSB
FRAMER 1, CHANNEL 1
FRAMER 0, CHANNEL 1
A
Notes:
1. 4.096 MHz bus configuration.
2. 8.192 MHz bus configuration.
3. RSYNC is in the input mode (RCR1.5 = 0)
113 of 137
B
C
LSB
D
A
B
C
D
DS21352/DS21552
Figure 21-7 RECEIVE SIDE INTERLEAVE BUS OPERATION, FRAME MODE
RSYNC
RSER1
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
RSIG
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
RSER
2
RSIG2
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
BIT DETAIL
RSYSCLK
RSYNC3
FRAMER 3, CHANNEL 32
RSER
A
B
C/A D/B
FRAMER 0, CHANNEL 2
LSB MSB
LSB MSB
FRAMER 3, CHANNEL 32
RSIG
FRAMER 0, CHANNEL 1
FRAMER 0, CHANNEL 1
A
B
Notes:
1. 4.096 MHz bus configuration.
2. 8.192 MHz bus configuration.
3. RSYNC is in the input mode (RCR1.5 = 0).
114 of 137
C/A D/B
LSB
FRAMER 0, CHANNEL 2
A
B
C/A D/B
DS21352/DS21552
Figure 21-8 TRANSMIT SIDE D4 TIMING
FRAME#
1
2
3
4
5
6
7
8
9
10
11
12
1
2
1
TSYNC
TSSYNC
2
TSYNC
3
TSYNC
TLCLK
TLINK
4
Notes:
1. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is not enabled (TCR2.4 = 0)
2. TSYNC in the frame mode (TCR2.3 = 0) and double-wide frame sync is enabled (TCR2.4 = 1)
3. TSYNC in the multiframe mode (TCR2.3 = 1)
4. TLINK data (Fs - bits) sampled during the F-bit position of even frames for insertion into the outgoing
T1 stream when enabled via TCR1.2
5. TLINK and TLCLK are not synchronous with TSSYNC
115 of 137
3
4
5
DS21352/DS21552
Figure 21-9 TRANSMIT SIDE ESF TIMING
FRAME#
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 1
2
3
4
5
TSYNC1
TSSYNC
TSYNC
2
3
TSYNC
TLCLK
4
TLINK
TLCLK
5
TLINK
6
Notes:
1.
2.
3.
4.
5.
6.
7.
TSYNC in frame mode (TCR2.3 = 0) and double-wide frame sync is not enabled (TCR2.4 = 0)
TSYNC in frame mode (TCR2.3 = 0) and double-wide frame sync is enabled (TCR2.4 = 1)
TSYNC in multiframe mode (TCR2.3 = 1)
TLINK data (FDL bits) sampled during the F-bit time of odd frame and inserted into the outgoing T1 stream if enabled via
TCR1.2
ZBTSI mode is enabled (TCR2.5 = 1)
TLINK data (Z bits) sampled during the F-bit time of frames 1, 5, 9, 13, 17, and 21 and inserted into the outgoing stream
if enabled via TCR1.2
TLINK and TLCLK are not synchronous with TSSYNC
116 of 137
DS21352/DS21552
Figure 21-10 TRANSMIT SIDE BOUNDARY TIMING (with elastic store
disabled)
TCLK
CHANNEL 1
LSB
TSER
F
CHANNEL 2
MSB
LSB MSB
LSB MSB
TSYNC1
TSYNC2
CHANNEL 1
TSIG
D/B
A
B
CHANNEL 2
C/A
D/B
A
B
C/A
D/B
TCHCLK
TCHBLK 3
TLCLK
TLINK
DON'T CARE
4
Notes:
1. TSYNC is in the output mode (TCR2.2 = 1)
2. TSYNC is in the input mode (TCR2.2 = 0)
3. TCHBLK is programmed to block channel 2
4. Shown is TLINK/TLCLK in the ESF framing mode
Figure 21-11 TRANSMIT SIDE 1.544 MHz BOUNDARY TIMING (with elastic
store enabled)
TSYSCLK
CHANNEL 23
CHANNEL 24
LSB MSB
TSER
CHANNEL 1
LSB
F
MSB
TSSYNC
CHANNEL 23
TSIG
A
B
CHANNEL 24
C/A D/B
A
B
CHANNEL 1
C/A D/B
A
TCHCLK
TCHBLK 1
Notes:
1. TCHBLK is programmed to block channel 24 (if the TPCSI bit is set, then the signaling data at TSIG will be ignored during
channel 24).
117 of 137
DS21352/DS21552
Figure 21-12 TRANSMIT SIDE 2.048 MHz BOUNDARY TIMING (with elastic
store enabled)
TSYSCLK
CHANNEL 31
TSER1
CHANNEL 32
LSB MSB
CHANNEL 1
LSB
F
4
TSSYNC
CHANNEL 31
TSIG
A
B
CHANNEL 32
C/A D/B
A
B
CHANNEL 1
C/A D/B
TCHCLK
TCHBLK 2,3
Notes:
1. TSER data in channels 1, 5, 9, 13, 17, 21, 25, and 29 is ignored
2. TCHBLK is programmed to block channel 31 (if the TPCSI bit is set, then the signaling data at TSIG
will be ignored).
3. TCHBLK is forced to one in the same channels as TSER is ignored (see Note 1)
4. The F-bit position for the T1 frame is sampled and passed through the transmit side elastic store into
the MSB bit position of channel 1. (normally the transmit side formatter overwrites the F-bit
position unless the formatter is programmed to pass-through the F-bit position)
118 of 137
A
DS21352/DS21552
Figure 21-13 TRANSMIT SIDE INTERLEAVE BUS OPERATION, BYTE MODE
TSSYNC
TSER1
FR1 CH32
FR0 CH1
FR1 CH1
FR0 CH2
FR1 CH2
TSIG1
FR1 CH32
FR0 CH1
FR1 CH1
FR0 CH2
FR1 CH2
TSER2
FR2 CH32 FR3 CH32 FR0 CH1
FR1 CH1
FR2 CH1
FR3 CH1
FR0 CH2
FR1 CH2
FR2 CH2
FR3 CH2
TSIG2
FR2 CH32 FR3 CH32 FR0 CH1
FR1 CH1
FR2 CH1
FR3 CH1
FR0 CH2
FR1 CH2
FR2 CH2
FR3 CH2
BIT DETAIL
TSYSCLK
3
TSSYNC
FRAMER 3, CHANNEL 32
TSER
TSIG
LSB MSB
LSB MSB
FRAMER 3, CHANNEL 32
A
B
C/A D/B
FRAMER 0, CHANNEL 1
A
Notes:
1.
2.
FRAMER 1, CHANNEL 1
FRAMER 0, CHANNEL 1
4.096 MHz bus configuration.
8.192 MHz bus configuration.
119 of 137
B
C/A D/B
LSB
FRAMER 1, CHANNEL 1
A
B
C/A D/B
DS21352/DS21552
Figure 21-14 TRANSMIT INTERLEAVE BUS OPERATION, FRAME MODE
TSSYNC
TSER1
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
TSIG1
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
FR0 CH1-32
FR1 CH1-32
TSER2
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
TSIG2
FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32 FR0 CH1-32 FR1 CH1-32 FR2 CH1-32 FR3 CH1-32
BIT DETAIL
TSYSCLK
TSSYNC
FRAMER 3, CHANNEL 32
TSER
TSIG
LSB MSB
LSB MSB
FRAMER 3, CHANNEL 32
A
B
C/A D/B
FRAMER 0, CHANNEL 1
A
Notes:
1.
2.
FRAMER 0, CHANNEL 2
FRAMER 0, CHANNEL 1
4.096 MHz bus configuration.
8.192 MHz bus configuration.
120 of 137
B
C/A D/B
LSB
FRAMER 0, CHANNEL 2
A
B
C/A D/B
DS21352/DS21552
22. RECEIVE AND TRANSMIT DATA FLOW DIAGRAMS
Figure 22-1 RECEIVE DATA FLOW
RNEGI
RSYNC
RPOSI
B8ZS Decoder
0
RMR1 to RMR3
RCR2.7
1
Receive Mark
Code Insertion
0
RCC1 to RCC3
RC1 to RC24
1
Per Channel
Code Insertion
Signaling All Ones
CCR4.5
Elastic
Store
Freeze
SIGNALING
EXTRACTION
0
RCBR1 to RCBR3
Per Channel Signaling Re-Insert Enable
(CCR4.6)
SIGNALING
BUFFER
1
Receive Signaling
Re-insertion
Signaling Re-insertion enable
(CCR4.7)
RSER
121 of 137
RSIG
DS21352/DS21552
Figure 22-2 TRANSMIT DATA FLOW
TSER
&
TDATA
HDLC
ENGINE
TCBR1/2/3
0
CCR4.1
TSIG
Hardware
Signaling
Insertion
CCR4.2
DS0 insertion enable (TDC1.7)
TCD2 Figure 15.11
DS2152 TRANSMIT DATA FLOW
0
TCD1 4:0
1
0
Source Mux
TCHBLK
1
TC1 to TC24
1
TDC1.5
TCC1 to TCC3
0
Per-Channel Code
Generation
IBCC
TIR Function Select (CCR4.0)
0
TIDR
In-Band Loop
Code Generator
TCD
CCR3.1
RSER
1
(note#1)
1
0
Idle Code / Per
Channel LB
TIR1 to TIR3
0
Software Signaling Enable (TCR1.4)
TS1 to TS12
1
Software Signaling
Insertion
TTR1 to TTR3
Global Bit 7 Stuffing (TCR1.3)
Bit 7 Stuffing
Bit 7 Zero Suppression Enable (TCR2.0)
Frame Mode Select (CCR2.7)
D4 Yellow Alarm Select (TCR2.1)
Transmit Yellow (TCR1.0)
D4 Bit 2 Yellow
Alarm Insertion
Frame Mode Select (CCR2.7)
TLINK
FDL HDLC & BOC Controller
TFDL
0
FPS or Ft Bit Insertion
0
0
1
1
HDLC/BOC Enable (TBOC.6)
TFDL Select (TCR1.2)
0
1
FDL Mux
0
1
F-Bit Pass Through (TCR1.6)
F-Bit Mux
Frame Mode Select (CCR2.7)
CRC Calculation
0
1
CRC Mux
CRC Pass Through (TCR1.5)
Frame Mode Select (CCR2.7)
D4 Yellow Alarm Select (TCR2.1)
Transmit Yellow (TCR1.0)
D4 12th Fs Bit
Yellow Alarm Gen.
Frame Mode Select (CCR2.7)
ESF Yellow Alarm Gen.
(00FF Hex in the FDL)
Transmit Yellow (TCR1.0)
Pulse Density Enforcer Enable (CCR3.3)
Pulse Density Violation (RIR2.0)
One's Density Monitor
KEY:
= Register
DS0 Monitor
= Device Pin
= Selector
Transmit Blue (TCR1.1)
B8ZS Enable (CCR2.6)
AMI or B8ZS Converter /
Blue Alarm Gen.
NOTES:
1. TCLK should be tied to RCLK and TSYNC should be tied to
RFSYNC for data to be properly sourced from RSER.
TPOS TNEG
122 of 137
1
DS21352/DS21552
23. OPERATING PARAMETERS
ABSOLUTE MAXIMUM RATINGS*
Voltage on Any Pin Relative to Ground
Operating Temperature for DS21352L/DS21552L
Operating Temperature for DS21352LN/DS21552LN
Storage Temperature
Soldering Temperature
–1.0V to +6.0V
0°C to 70°C
–40°C to +85°C
–55°C to +125°C
260°C for 10 seconds
* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the
operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of
time may affect reliability.
RECOMMENDED DC
OPERATING CONDITIONS
PARAMETER
SYMBOL
Logic 1
VIH
Logic 0
VIL
Supply for DS21352
VDD
Supply for DS21552
VDD
CAPACITANCE
PARAMETER
Input Capacitance
Output Capacitance
SYMBOL
CIN
COUT
MIN
2.0
–0.3
3.135
4.75
TYP
MIN
TYP
5
7
DC CHARACTERISTICS
PARAMETER
Supply Current @ 5V
Supply Current @ 3.3V
Input Leakage
Output Leakage
Output Current (2.4V)
Output Current (0.4V)
SYMBOL
IDD
IDD
IIL
ILO
IOH
IOL
MIN
–1.0
–1.0
+4.0
3.3
5
(0°C to 70°C for DS21352L/DS21552L;
-40°C to +85°C for DS21352LN/DS21552LN)
MAX
UNITS
NOTES
5.5
V
+0.8
V
3.465
V
1
5.25
V
1
MAX
UNITS
pF
pF
(tA =25°C)
NOTES
(0°C to 70°C; VDD = 3.3V ± 5% for DS21352L;
0°C to 70°C; VDD = 5.0V ± 5% for DS21552L;
-40°C to +85°C; VDD = 3.3V ± 5% for DS21352LN;
-40°C to +85°C; VDD = 5.0V ± 5% for DS21552LN)
TYP
MAX
UNITS
NOTES
75
mA
2
75
mA
2
+1.0
3
mA
1.0
4
mA
mA
mA
NOTES:
1. Applies to RVDD, TVDD, and DVDD.
1. TCLK = TCLKI = RCLKI = TSYSCLK = RSYSCLK = MCLK = 1.544 MHz; outputs open circuited.
2. 0.0V < VIN < VDD.
3. Applied to INT* when 3–stated.
123 of 137
DS21352/DS21552
24. AC TIMING PARAMETERS AND DIAGRAMS
24.1 MULTIPLEXED BUS AC CHARACTERISTICS
AC CHARACTERISTICS –
MULTIPLEXED PARALLEL PORT
(MUX = 1)
[See Figure 24-1 to Figure 24-3]
PARAMETER
SYMBOL
Cycle Time
tCYC
Pulse Width, DS low or RD*
PWEL
high
Pulse Width, DS high or
PWEH
RD* low
Input Rise/Fall times
tR , tF
R/W* Hold Time
tRWH
R/W* Set Up time before DS
tRWS
high
CS* Set Up time before DS,
tCS
WR* or RD* active
CS* Hold time
tCH
Read Data Hold time
tDHR
Write Data Hold time
tDHW
Muxed Address valid to AS
tASL
or ALE fall
Muxed Address Hold time
tAHL
Delay time DS, WR* or RD*
tASD
to AS or ALE rise
Pulse Width AS or ALE high
PWASH
Delay time, AS or ALE to
tASED
DS, WR* or RD*
Output Data Delay time from
tDDR
DS or RD*
Data Set Up time
tDSW
MIN
200
100
(0°C to 70°C; VDD = 3.3V ± 5% for DS21352L;
0°C to 70°C; VDD = 5.0V ± 5% for DS21552L;
-40°C to +85°C; VDD = 3.3V ± 5% for DS21352LN;
-40°C to +85°C; VDD = 5.0V ± 5% for DS21552LN)
TYP
MAX
UNITS
NOTES
ns
ns
100
ns
10
50
20
ns
ns
ns
20
ns
0
10
0
15
50
ns
ns
ns
ns
10
20
ns
ns
30
10
ns
ns
20
80
50
ns
ns
124 of 137
DS21352/DS21552
Figure 24-1 INTEL BUS READ TIMING (BTS=0 / MUX = 1)
t CYC
ALE
WR*
PWASH
t ASD
t ASD
t ASED
PWEH
RD*
t CH
t CS
PWEL
CS*
t ASL
t DHR
t DDR
AD0-AD7
t AHL
Figure 24-2 INTEL BUS WRITE TIMING (BTS=0 / MUX=1)
t CYC
ALE
RD*
PWASH
t ASD
t ASED
t ASD
WR*
PWEL
PWEH
t CH
t CS
CS*
t ASL
t DHW
AD0-AD7
t AHL
125 of 137
t DSW
DS21352/DS21552
Figure 24-3 MOTOROLA BUS TIMING (BTS = 1 / MUX = 1)
PWASH
AS
DS
PWEH
t ASED
t ASD
PWEL
t CYC
t RWS
t RWH
R/W*
AD0-AD7
(read)
t DDR
t ASL
t AHL
t DHR
t CH
t CS
CS*
AD0-AD7
(write)
t DSW
t ASL
t DHW
t AHL
126 of 137
DS21352/DS21552
24.2 NON-MULTIPLEXED BUS AC CHARACTERISTICS
AC CHARACTERISTICS –
NON-MULTIPLEXED PARALLEL PORT
(MUX = 0)
[See Figure 24-4 to Figure 24-7]
PARAMETER
SYMBOL
Set Up Time for A0 to A7,
t1
Valid to CS* Active
t2
Set Up Time for CS* Active
to either RD*, WR*, or DS*
Active
Delay Time from either RD*
t3
or DS* Active to Data Valid
t4
Hold Time from either RD*,
WR*, or DS* Inactive to
CS* Inactive
Hold Time from CS*
t5
Inactive to Data Bus 3–state
Wait Time from either WR*
t6
or DS* Active to Latch Data
Data Set Up Time to either
t7
WR* or DS* Inactive
Data Hold Time from either
t8
WR* or DS* Inactive
Address Hold from either
t9
WR* or DS* inactive
MIN
0
(0°C to 70°C; VDD = 3.3V ± 5% for DS21352L;
0°C to 70°C; VDD = 5.0V ± 5% for DS21552L;
-40°C to +85°C; VDD = 3.3V ± 5% for DS21352LN;
-40°C to +85°C; VDD = 5.0V ± 5% for DS21552LN)
TYP
MAX
UNITS
NOTES
ns
0
ns
75
0
ns
ns
5
20
ns
75
ns
10
ns
10
ns
10
ns
127 of 137
DS21352/DS21552
Figure 24-4 INTEL BUS READ TIMING (BTS=0 / MUX=0)
A0 to A7
Address Valid
D0 to D7
Data Valid
5ns min. / 20ns max.
t5
WR*
t1
0ns min.
CS*
0ns min.
t2
RD*
t3
75ns max.
t4
0ns min.
Figure 24-5 INTEL BUS WRITE TIMING (BTS=0 / MUX=0)
A0 to A7
Address Valid
D0 to D7
t7
10ns
min.
RD*
t1
CS*
0ns min.
WR*
t8
10ns
min.
0ns min.
t2
t6
75ns min.
128 of 137
t4
0ns min.
DS21352/DS21552
Figure 24-6 MOTOROLA BUS READ TIMING (BTS=1 / MUX=0)
A0 to A7
Address Valid
D0 to D7
Data Valid
5ns min. / 20ns max.
t5
R/W*
t1
0ns min.
CS*
0ns min.
t2
t3
t4
0ns min.
75ns max.
DS*
Figure 24-7 MOTOROLA BUS WRITE TIMING (BTS=1 / MUX=0)
A0 to A7
Address Valid
D0 to D7
10ns
min.
R/W*
t1
t7 t8
10ns
min.
0ns min.
CS*
0ns min.
DS*
t2
t6
75ns min.
129 of 137
t4
0ns min.
DS21352/DS21552
24.3 RECEIVE SIDE AC CHARACTERISTICS
AC CHARACTERISTICS –
RECEIVE SIDE
[See Figure 24-8 to Figure 24-10]
PARAMETER
RCLKO Period
RCLKO Pulse Width
RCLKO Pulse Width
RCLKI Period
RCLKI Pulse Width
RSYSCLK Period
RSYSCLK Pulse Width
RSYNC Set Up to RSYSCLK Falling
RSYNC Pulse Width
RPOSI/RNEGI Set Up to RCLKI
Falling
RPOSI/RNEGI Hold From RCLKI
Falling
RSYSCLK/RCLKI Rise and Fall
Times
Delay RCLKO to RPOSO, RNEGO
Valid
Delay RCLK to RSER, RDATA,
RSIG, RLINK Valid
Delay RCLK to RCHCLK, RSYNC,
RCHBLK, RFSYNC, RLCLK
Delay RSYSCLK to RSER, RSIG
Valid
Delay RSYSCLK to RCHCLK,
RCHBLK, RMSYNC, RSYNC, CO
CI Set Up to RSYSCLK Rising
CI Pulse Width
SYMBOL
tLP
tLH
tLL
tLH
tLL
tCP
tCH
tCL
tSP
tSP
tSP
tSP
tSH
tSL
tSU
tPW
tSU
MIN
tHD
20
200
200
150
150
75
75
100
100
100
100
50
50
20
50
20
(0°C to 70°C; VDD = 3.3V ± 5% for DS21352L;
0°C to 70°C; VDD = 5.0V ± 5% for DS21552L;
-40°C to +85°C; VDD = 3.3V ± 5% for DS21352LN;
-40°C to +85°C; VDD = 5.0V ± 5% for DS21552LN)
TYP
MAX
UNITS
NOTES
648
ns
324
ns
1
324
ns
1
324
ns
2
324
ns
2
648
ns
ns
ns
3
ns
648
4
ns
488
5
ns
244
6
ns
122
ns
ns
tSH –5
ns
ns
ns
ns
tR, tF
25
ns
tDD
50
ns
tD1
50
ns
tD2
50
ns
tD3
50
ns
tD4
50
ns
tSC
tWC
20
50
NOTES:
1. Jitter attenuator enabled in the receive path.
2. Jitter attenuator disabled or enabled in the transmit path.
3. RSYSCLK = 1.544 MHz.
4. RSYSCLK = 2.048 MHz.
5. RSYSCLK = 4.096 MHz
6. RSYSCLK = 8.192 MHz
Figure24-8 RECEIVE SIDE TIMING
130 of 137
ns
ns
DS21352/DS21552
RCLK
t D1
F Bit
RSER / RDATA / RSIG
t D2
RCHCLK
t D2
RCHBLK
t D2
RFSYNC / RMSYNC
t D2
RSYNC 1
RLCLK
t D2
2
t D1
RLINK
Notes:
1. RSYNC is in the output mode (RCR2.3 = 0).
2. Shown is RLINK/RLCLK in the ESF framing mode
3. No Relationship between RCHCLK and RCHBLK and other signals is implied
131 of 137
DS21352/DS21552
Figure 24.9 RECEIVE SIDE TIMING, ELASTIC STORE ENABLED
t SL
tF
tR
RSYSCLK
t SH
t SP
t D3
SEE NOTE 3
RSER / RSIG
t D4
RCHCLK
t D4
RCHBLK
t
D4
RMSYNC / CO
t D4
RSYNC1
t HD
t SU
RSYNC2
t SC
t WC
CI
Notes:
1. RSYNC is in the output mode (RCR2.3 = 0)
2. RSYNC is in the input mode (RCR2.3 = 1)
3. F-BIT when CCR1.3 = 0, MSB of TS0 when CCR1.3 = 1
132 of 137
DS21352/DS21552
Figure 24-10 RECEIVE LINE INTERFACE TIMING
t LL
RCLKO
t LH
t LP
t DD
RPOSO, RNEGO
tR
t CL
tF
RCLKI
t CH
t CP
t SU
RPOSI, RNEGI
t HD
133 of 137
DS21352/DS21552
24.4 TRANSMIT AC CHARACTERISTICS
AC CHARACTERISTICS –
TRANSMIT SIDE
[See Figure 24-11 to Figure 24-13]
PARAMETER
TCLK Period
TCLK Pulse Width
TCLKI Period
TCLKI Pulse Width
TSYSCLK Period
TSYSCLK Pulse Width
TSYNC or TSSYNC Set Up to TCLK
or TSYSCLK falling
TSYNC or TSSYNC Pulse Width
TSER, TSIG, TDATA, TLINK,
TPOSI, TNEGI Set Up to TCLK,
TSYSCLK, TCLKI Falling
TSER, TSIG, TDATA, TLINK,
TPOSI, TNEGI Hold from TCLK,
TSYSCLK, TCLKI Falling
TCLK, TCLKI or TSYSCLK Rise and
Fall Times
Delay TCLKO to TPOSO, TNEGO
Valid
Delay TCLK to TESO Valid
Delay TCLK to TCHBLK, TCHCLK,
TSYNC, TLCLK
Delay TSYSCLK to TCHCLK,
TCHBLK, CO
CI Set Up to TSYSCLK Rising
CI Pulse Width
SYMBOL
tCP
tCH
tCL
tLP
tLH
tLL
tSP
tSP
tSP
tSP
tSH
tSL
tSU
MIN
tPW
tSU
50
20
tHD
20
75
75
75
75
100
100
100
100
50
50
20
(0°C to 70°C; VDD = 3.3V ± 5% for DS21352L;
0°C to 70°C; VDD = 5.0V ± 5% for DS21552L;
-40°C to +85°C; VDD = 3.3V ± 5% for DS21352LN;
-40°C to +85°C; VDD = 5.0V ± 5% for DS21552LN)
TYP
MAX
UNITS
NOTES
648
ns
ns
ns
648
ns
ns
ns
648
ns
1
488
ns
2
244
ns
3
122
ns
4
ns
ns
tCH –5 or
ns
tSH –5
ns
ns
ns
tR , tF
25
ns
tDD
50
ns
tD1
tD2
50
50
ns
ns
tD3
75
ns
tSC
tWC
20
50
NOTES:
1. TSYSCLK = 1.544 MHz.
2. TSYSCLK = 2.048 MHz.
3. TSYSCLK = 4.096 MHz
4. TSYSCLK = 8.192 MHz
134 of 137
ns
ns
DS21352/DS21552
Figure 24-11 TRANSMIT SIDE TIMING
t CP
t CL
tF
tR
t CH
TCLK
t D1
TESO
t SU
TSER / TSIG /
TDATA
t HD
t D2
TCHCLK
t D2
TCHBLK
t D2
TSYNC1
t HD
t SU
TSYNC2
5
TLCLK
t D2
t HD
TLINK
t SU
Notes:
1. TSYNC is in the output mode (TCR2.2 = 1).
2. TSYNC is in the input mode (TCR2.2 = 0).
3. TSER is sampled on the falling edge of TCLK when the transmit side elastic store is disabled.
4. TCHCLK and TCHBLK are synchronous with TCLK when the transmit side elastic store is disabled.
5. TLINK is only sampled during F-bit locations.
6. No relationship between TCHCLK and TCHBLK and the other signals is implied.
135 of 137
DS21352/DS21552
Figure 24-12 TRANSMIT SIDE TIMING, ELASTIC STORE ENABLED
t SP
t SL
tF
tR
t SH
TSYSCLK
t SU
TSER
t D3
t HD
TCHCLK
t D3
TCHBLK
t HD
t SU
TSSYNC
Notes:
1. TSER is only sampled on the falling edge of TSYSCLK when the transmit side elastic store is enabled.
2. TCHCLK and TCHBLK are synchronous with TSYSCLK when the transmit side elastic store is enabled.
Figure 24-13 TRANSMIT LINE INTERFACE TIMING
TCLKO
TPOSO, TNEGO
t DD
tR
t LP
t LL
tF
TCLKI
t SU
TPOSI, TNEGI
t HD
136 of 137
t LH
DS21352/DS21552
25. MECHANICAL DESCRIPTION
137 of 137