ATMEL AT71-ATM2M60M-B0 Camera link areascan camera Datasheet

Main Features
•
•
•
•
•
•
•
•
•
•
•
•
High Sensitivity and High SNR Performance 2/3" CMOS Sensor
Total Resolution of 2.5M (with 5 µm Square Pixels)
High Data Rate: 150 Mpixels/s Provides 60 Frame/s at 2M Resolution (for 2M60)
Camera Link® Data Format (Base Configuration - 2 Channels)
Flexible and Easy to Operate via Serial Communication Control
– Gain: 0 dB to 18 dB in 3 dB Steps
– Bit Depth: 8, 10 or 12-bit Data
– Contrast Expansion
– Shutter Time Pogrammable
– Trigger Mode: Free-run or External Trigger Mode
– Programmable ROI
– Test Pattern
Column FPN Correction
Programmable Look-up Table
Single Power Supply: DC 12V to 24V Provided on Hirose-6 Connector
Input TTL Trigger Signal and Output TTL Shutter Signal on Hirose-5 Connector
Compact Design: 44 × 44 × 45 mm (w, h, l)
C-mount Adapter
High Reliability - CE and FCC Compliant
Camera Link®
Areascan
Cameras
ATMOS™ 2M60
ATMOS™ 2M30
Product Description
This camera features an outstanding sensitivity and dynamic range even at maximal
speeds. The ROI allows to increase the frame rate (for instance, 157 fps in VGA
format 2M60). ATMOS™ cameras are based on a rolling shutter CMOS sensor.
Preliminary
The configuration interface provides access to advanced functions (contrast expansion, image calibration, LUT). The versatile and compact mechanical housing enables
you to implement various configurations.
These features combined with a compelling price, make ATMOS an attractive alternative for demanding users of megapixel cameras.
Applications
High-speed, dynamic range performance and reliability of this camera make it suitable
for machine vision, especially:
• Material Inspection (e.g. glass, IC, PCB)
• Robot Guidance
• Metrology
and various applications like:
• Microscopy
• Surveillance Demanding Tasks
5440A–IMAGE–10/05
1. Typical Performances
Table 1-1.
Camera Typical Performances
Sensor Characteristics at Maximum Pixel Rate
2M60
2M30
Unit
2096 × 1184
2096 × 1184
Pixels
5×5
5×5
µm
Maximum frame rate
48
24
Hz
Pixel rate
150
75
MHz
Resolution H × V
Pixel size (square)
Camera Performances
Bit depth
8, 10 or 12
Bits
Spectral range
350–1000
nm
Linearity
±2% in 5% and 95% of FSR
PRNU
1.5% rms
FPN
0.1% rms
33(1)
LSB/nJ/cm2
Output RMS Noise
Dynamic range
< 3 LSB rms
> 62.5
dB
Conversion factor
11
e-/ LSB
1500
e-/s
Peak Response @ G = 0
Dark Current
Over Illumination Behavior
75 Esat
Mechanical and Electrical Interface
Size (w × h × l)
44 × 44 × 45
mm
115
g
Weight
Lens Mount
Sensor Alignment
Power supply
C-mount
∆x, y = ± 250
∆z = ±150
∆0xy = ± 0.7
∆tiltz = 0-200
µm
µm
degree
µm
single 12 to 24
VDC
<3
W
0 to 55 (non-condensing)
°C
-40 to 70
°C
Power consumption
Operating temperature
Storage temperature
Note:
2
1. Measured with light source 3200°K and BG38 IR cut-off filter 2 mm thickness.
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
Figure 1-1.
Responsivity Diagram
Responsivity at 0 dB gain
η = 70%
100%
Response (%)
80%
η = 50%
60%
η = 60%
40%
20%
0%
300
400
500
600
700
800
900
1000
Wavelength (nm)
Figure 1-2.
Quantum Efficiency
Quantum Efficiency
0,8
0,7
0,6
0,5
0,4
0,3
0,2
0,1
0
500
800
Wavelength (nm)
3
5440A–IMAGE–10/05
2. Standard Conformity
The cameras have been tested in the following conditions:
• Camera with complete Atmel housing
• Shielded power supply cable
• Camera Link data transfer cable ref. 14B26-SZLB-500-OLC (3M™)
• Linear AC-DC power supply
Atmel recommends using the same configuration to ensure compliance with the following
standards.
2.1
CE Conformity
The ATMOS cameras comply with the European directive 89/336/CEE (EN55022 A/CISPR22 A,
EN55024, EN61000-6-2).
2.2
FCC conformity
ATMOS Cameras comply with Part 15 of FCC rules. Operation is subject to the following two
conditions:
1. This device may not cause harmful interference, and
2. This device must accept any interference received, including interference that may
cause undesired operation.
This equipment has been tested and found to comply with the limits for a Class A digital device,
pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment.
This equipment generates, uses, and can radiate radio frequency energy and, if not installed
and used in accordance with the instruction manual, may cause harmful interference to radio
communications. Operation of this equipment in a residential area is likely to cause harmful
interference in which case the user will be required to correct the interference at his own
expense.
Warning: Changes or modifications to this unit not expressly approved by the party responsible
for compliance could void the user's authority to operate this equipment.
4
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
3. Camera Description
Figure 3-1.
Camera Synoptic
Power Supplies
DC power
Data
CameraLink
Transceiver
Strobe, LVAL
FVAL
Sequencer
Controller
CMOS
SENSOR
TX
Camera Link
I/F
Trigger
RX
Shutter
Trigger
Shutter
Serial Line
Microcontroller
The camera is based on a single tap CMOS sensor which delivers a 12-bit digital video signal at
its output. An FPGA has been implemented for image processing (FPN column correction, conversion LUT, contrast expansion). The camera is powered by a single DC power supply from
12V to 24V. The functional interface (data and control) is provided with the Camera Link interface. The camera uses the base configuration of the Camera Link standard.
Note:
DVAL permanently tied to 1 (high) level.
Data is delivered on two channels. The data format configuration might be in 12-bit, 10-bit, or 8bit. It is possible to use external triggers with the camera (CC1 signal or TTL_IO trigger input) in
different trigger modes see ”Synchronization Modes” on page 6 The camera configuration and
settings are done via the Camera Link serial communication. This interface is used for:
• Gain and offset setting
• Data output format
• Synchronization modes: free-run or external trigger modes
• Shutter time
• Test pattern generation
• Upload and download of correction data (FPN column correction, LUT)
5
5440A–IMAGE–10/05
4. Timing
4.1
Synchronization Modes
The camera operates in rolling shutter mode.
4.1.1
Optimal Use of the Rolling Shutter
As shown in the following timing diagrams, Figure 4-1, exposure does not happen at the same
time for all lines. When using the camera with a strobe light or a shutter element all the lines are
exposed during the same time and no image distortion is visible when capturing fast moving
objects.
The integration time for each line is: readout (+ programmable shutter time, when used). A shutter signal is provided to strobe a light source or to drive a shutter element. You can set the
camera to operate in one of the following synchronization modes: periodic, triggered, triggered
without full reset and ITC. See register Mode Control @ 204H, Internal Register Mapping on
page 16.
4.1.2
Free-run Mode (or Periodic Mode)
Principle: The camera operates in periodic mode.
The period is defined by readout time (+ programmable shutter time, when used). Valid data is
forwarded to the Camera Link interface during the next frame readout starting with the first line.
If shutter time is set to 0:
The frame N is readout while the first line integrates for frame N+1. As soon as the frame N
readout has ended starts the readout of frame N +1.
Figure 4-1.
Free-run Mode Chronogram
Line 1 Readout
and Reset
Line 1
Integration
(frame N)
Line n Readout
and Reset
Line n
Integration
(Frame N)
Frame N
Readout
6
Frame N+1
Readout
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
If shutter time is set to > 0:
Readout is suspended between two consecutive frame readout and shutter output signal is activated (programmable polarity) for a time configurable within 0 to Tsh range by step of T1.
Table 4-1.
Label
Shutter Time Values at Free-run Mode
Description
2M60
2M30
Tsh
Maximum shutter time (ms)
655
1310
T1
Step duration (µs)
10
20
Figure 4-2.
Free-run Mode and Shutter Chronogram
Line 1 Readout
and Reset
Line 1
Integration
(Frame N)
Line n
Integration
(Frame N)
Line n Readout
and Reset
Frame N - 1
Frame N
Readout Time
Readout Time
Shutter out
Programmable
Shutter Time
The maximum frame rate of 48 frame/s for the 2M60 camera (or 24 frame/s for the 2M30 camera) is given in this mode with a shutter time set to 0.
See register Aperture Shutter Time @ 246H, Internal Register Mapping on page 16.
4.1.3
Triggered Mode
Principle: An external trigger starts the reset of the sensor, then snap and readout of a frame,
the integration time is defined by readout time (+ programmable shutter time, when used).
The trigger event initiates the following sequence:
• Stop of readout frame in progress and reset of readout pointer to line 1
• Readout of previous dummy frame and integration start of the frame N. The readout data of
previous frame is not forwarded on Camera Link interface (FVAL inactive)
• Shutter output signal is activated during a time programmable within 0 to Tsh range by step
of T1
7
5440A–IMAGE–10/05
• Readout of frame N. The readout data is forwarded to the Camera Link interface (FVAL
active) starting with the first line
• Readout of dummy frames (to prevent against large dark current integration) while the
camera waits for the next trigger event
The trigger delay is a few µs. The minimum pulse duration is 1 µs. The edge of trigger is programmable. The source of trigger is selectable between Camera Link CC1 signal and TTL/IO
trigger input. The period is defined by readout time + programmable shutter time + readout time
+ wait. Therefore the minimum period is 2 × readout time.
See register Aperture Shutter Time @ 246H, Internal Register Mapping on page 16.
Table 4-2.
Shutter Time Values at Triggered Mode
Label
Description
2M60
2M30
Tsh
Maximum shutter time (ms)
655
1310
T1
Step duration (µs)
10
20
Figure 4-3.
Triggered Mode Chronogram
Trigger In
Trigger N Event
Trigger Delay
Line 1 reset
Line 1
Integration
(Frame N)
Line 1 Readout
and Reset
Line n
Integration
(Frame N)
Line n Readout
and Reset
Line n Reset
Frame N
Readout
Shutter out
FVAL
4.1.4
Programmable
Shutter Time
Triggered Mode without Full Reset
Principle: An external trigger starts the snap and readout of a frame, without resetting the sensor. The integration time is defined by readout time (+ programmable shutter time, when used).
The trigger event initiates the following sequence:
• Stop of readout frame in progress and reset of readout pointer to line 1
• Shutter output signal is activated during a time programmable within 0 to Tsh range by step
of T1
8
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
• Readout of frame N. The readout data is forwarded to the Camera Link interface (FVAL
active) starting with the first line
• Readout of dummy frames (to prevent against large dark current integration) while the
camera waits for the next trigger event
The trigger delay is a few µs. The minimum pulse duration is 1 µs. The edge of trigger is programmable. The source of trigger is selectable between Camera Link CC1 signal and TTL_IO
trigger input. The period is defined by the programmable shutter time + readout time + wait.
Therefore the minimum period is reduced to 1 × readout time. As the integration time is not the
same for all lines (in the following timing diagram line n integration time is greater than line 1
integration time) this mode must be used with a pulsed light source or a shutter element. Moreover any residual light when shutter output signal is inhibited must be avoided. The exposure
time is defined by the shutter time and all the lines are exposed during the same time.
See register Aperture Shutter Time @ 246H Internal Register Mapping on page 16.
Table 4-3.
Shutter Time Values at Triggered Mode without Full Reset
Label
Description
2M60
2M30
Tsh
Maximum shutter time (ms)
655
1310
T1
Step duration (µs)
10
20
Figure 4-4.
Triggered Mode Without Full Reset Chronogram
Trigger In
Trigger Delay
Line1 Reset
Trigger N Event
Line 1
Integration
(Frame N)
Line 1 Readout
and Reset
Line n
Integration
(Frame N)
Line n Readout
and Reset
Line n Reset
Frame N
Readout
Shutter out
FVAL
Programmable
Shutter Time
9
5440A–IMAGE–10/05
4.1.5
ITC Mode
Principle: An external sync controls both the integration time and the frame rate.
The trigger event initiates the following sequence:
• Stop of readout frame in progress and reset of readout pointer to line 1
• Shutter output signal is activated during a time defined by the high state of the ITC signal
• Readout of frame N. The readout data is forwarded to the Camera Link interface (FVAL
active) starting with the first line
• Readout of dummy frames (to prevent against large dark current integration) while the
camera waits for the next trigger event
The integration delay is a few µs. The minimum pulse duration is 1 µs. The source of ITC signal
is selectable between Camera Link CC1 signal and TTL_IO trigger input. See Register Mode
Control @ 204H Internal Register Mapping on page 16. The period is defined by the ITC signal
period.
As the integration time is not the same for all lines (in the following timing diagram line n integration time is greater than line 1 integration time) this mode must be used with a pulsed light
source or a shutter element. Moreover any residual light when shutter output signal is inhibited
must be avoided. The exposure time is defined by the ITC signal high state time and all the lines
are exposed during the same time.
Figure 4-5.
ITC Mode Chronogram
Trigger N Event
ITC in
Trigger Delay
Line 1 Reset
Line n Reset
Line 1
Integration
(Frame N)
Line 1 Readout
and Reset
Line n
Integration
(Frame N)
Line n Readout
and Reset
Frame N
Readout
Shutter out
Shutter Time
FVAL
10
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
4.2
Ouput Data Timing
Table 4-4.
Timing Values
Label
Description
Min
Ts
Input setup to clock delay
1ns
Th
Output hold from clock delay
1ns
Figure 4-6.
Typ
Max
Output Data Chronogram
ts
LVAL
th
STROBE
DATA
First Valid Pixel
Last Valid Pixel
5. Camera Features
5.1
Region of Interest
The full resolution of the camera is 2096 pixels by 1184 lines.You might program a smaller resolution in order to reduce the readout time. You must be careful that depending on the
sequencing mode, the exposure time can be reduced too.The authorized values for horizontal
size are 32 to 2096 pixels. This value is rounded to the lower multiple of 16 pixels. The authorized values for vertical size are 32 to 1184 lines. This value is rounded to the lower multiple of 9
lines. See registers ROI area @ 280H, 282H, 284H and 286H Internal Register Mapping on
page 16.
Examples of frame rate versus resolution:
Table 5-1.
5.2
R.O.I Performance
ROI Size
Frame Rate 2M60 (fps)
Frame Rate 2M30 (fps)
2096 × 1184
48
24
1920 × 1080
60
30
1600 × 999
75.7
37
640 × 477
157
78
Analog Gain
The analog gain can be adjusted by setting the gain register via the serial communication.
• Gain adjusted from 0 dB to 18 dB: code 0 to 6
• Step 3 dB
• Nominal gain (factory configuration): 0 dB
See register Sensor Analog Gain @ 240H, Internal Register Mapping on page 16.
11
5440A–IMAGE–10/05
5.3
Output Format
The data format available on the Camera Link output interface is programmable via the serial
interface.
Note:
5.4
The pixel depth is set by default at 12-bit, it can be set to 10 or 8-bit. The assignment for each configuration comply with the specifications of the Camera Link interface standard. See register Mode
Control bits [3:2] @ 204H, Internal Register Mapping page 16 .
Test Pattern
In normal mode, the digital video signal from the sensor is available on the Camera Link output
interface. For test purposes a digital pattern is generated and is available instead of the video
signal in the Camera Link output interface. The pattern can be fixed or sliding. The fixed digital
pattern is ramp-up from 960 LSB code to 2008 LSB code (line width). The same pattern is
shown for each line:
Figure 5-1.
Test Pattern View
The sliding pattern starts with the fixed pattern, the first code of each line is then incremented by
two on each frame. It is useful to validate the connection to the acquisition system before the
adjustment settings of the image capture. The output format is the only processing which applies
to the test pattern. See ”Digital Processing Synoptic” on page 14.
See register Mode Control bits [1:0] @ 204H, Internal Register Mapping on page 16.
5.5
Contrast Expansion
This processing does not apply to the test pattern. The digital gain and offset can be adjusted via
the serial communication in order to focus on a particular part of the dynamic range.
• Gain adjusted from x1 to x32.875: code 0 to 255
• Step 0.125
• Nominal gain (factory configuration): × 1
See register Digital Gain @ 242H, Internal Register Mapping on page 16.
• Offset adjusted from -4096 to +4095: code 0 to 8191 in 2's complement
• Step 1
• Nominal offset (factory configuration): 0
See register Digital Offset @ 244H, Internal Register Mapping on page 16.
See register Processing Control bits [1:0] @ 202H, Internal Register Mapping on page 16.
12
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
5.6
Look- up Table (LUT)
The look-up Table is a conversion table which applies to the sensor data. At each input pixel
value corresponds a single output value. This allows you to apply a correction table like a
gamma correction for example. The Look-up Table does not apply to the test pattern. The Lookup Table might be generated by the camera by programming the gamma setting:
• Gamma 0.125 to 7.875: code 1 to 63 (0 not admitted)
You might also write your own correction table via the serial communication channel. Four banks
are available to store four distinct correction tables.
See register LUT Coefficient Save in Dataflash @ 10DH, Internal Register Mapping on page 16.
See register LUT Coefficient Restore in Dataflash @ 10EH, Internal Register Mapping on
page 16. See register Processing Control bit 2 @ 202H, Internal register mapping on page 16.
5.7
Fixed Pattern Noise (FPN) Correction
The fixed pattern noise (FPN) is a spatial fluctuation of the sensor data particularly between successive columns. The purpose is to calculate an offset for each column of the frame in the
darkness. The table of column offsets is stored in the internal memory. If the FPN correction is
then enabled the offset values are subtracted to the value of the input pixel. Two methods are
available to realize this processing: the off-line calibration and the online correction.
5.8
Off-line Calibration
A calibration step is required while the camera is in darkness condition. Offset coefficients for
each column are calculated on an average value measured on the 1024 first lines. Offset coefficients are 8-bit data. Therefore to be efficient the pixel value should be always within the values
1LSB to 255 LSB. If not, the overflow/underflow flags are set in the status register. The calibration step must be done in full resolution. Calibration data can be saved in nonvolatile memory
and four distinct banks are reserved for this use. You might access to these banks in read or
write mode.
See register Processing Control bits [4:3] @ 202H, Internal register mapping on page 16.
See register Calibration Control @ 200H, Internal register mapping on page 16.
See register FPN Coefficient Save in Dataflash @ 10BH, Internal register mapping on page 16.
See register FPN Coefficient Restore in Dataflash @ 10CH, Internal Register Mapping on
page 16.
5.9
Online Correction
No calibration step is required. When online correction is enabled the camera calculates the offset coefficients for each column on masked lines and then processes the input sensor data.
These coefficients are updated at each frame. The calculated values are less accurate with
these methods but unlike the off-line calibration do not depend on the settings like the analog
gain.
See register Processing Control bits [4:3] @ 202H, Internal Register Mapping on page 16.
See register FPN Coefficient Save in Dataflash @ 10BH,Internal Register Mapping on page 16.
See register FPN Coefficient Restore in Dataflash @ 10CH, Internal Register Mapping on
page 16.
13
5440A–IMAGE–10/05
5.10
Digital Processing Synoptic
Figure 5-2.
Synoptic
Pattern
C
P
T
MUX
Sensor_Out
FORMAT
Pixel_Out
LUT
Coef_FPN
Offset
Gain
5.11
Defective Pixels Correction
The sensor may present defective pixels. Hot pixels have a higher value than the average of
their neighbor pixels. A correction can be applied by replacing these defective pixels by the average value of their neighbors. The threshold which determines if a pixel is defective can be
programmed. This threshold is defined in LSB value above the average value of the neighbor
pixels.
See register Defective Pixel Control @ 2C4H, Internal Register Mapping on page 16.
See register Hot Pixel Detection Threshold @ 2C0H, Internal Register Mapping on page 16.
5.12
LED Indicator
The green LED on the rear panel gives information on the internal state of the camera. On
power up, after internal configuration, the LED flashes on and has the following behavior
(decreasing priority order):
• Internal hardware error or configuration error: fast blinking
• Waiting for external trigger (triggered and ITC modes): slow blinking
• All other situation: continuous
14
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
6. Electrical Interface
6.1
Power Supply
It is recommended to insert a 1A fuse between the power supply and the camera. The voltage
ripple of the power supply shall be below ±50 mVp-p at BW = 50 MHz to have full camera
performance.
Table 6-1.
Power Supply Description
Signal Name
Note:
6.2
I/O
Type
Description
PWR
P
-
DC power input: +12V to + 24V
GND
P
-
Electrical and mechanical ground
I = input, O = output, I/O = bi-directional signal, P = power/ground, NC = not connected.
Command and Control
The Camera Link interface provides four LVDS signals dedicated to camera control (CC1 to
CC4). On the ATMOS, one of them is used to synchronize the camera on external events.
Table 6-2.
Camera Link Input Description
Signal Name
I/O
Type
TRIG1
I
RS644
Note:
Description
CC1 - Synchronization input
I = input, O = output, I/O = bi-directional signal, P = power/ground, NC = not connected.
The TTL/I/O interface provides two TTL signals dedicated to camera control.
Table 6-3.
TTL/IO Description
Signal Name
I/O
Type
TRIGGER
I
5 V-TTL
External trigger input
SHUTTER
O
3 V-TTL
Shutter output, maximum output current
1.6 mA
Note:
Description
I = input, O = output, I/O = bi-directional signal, P = power/ground, NC = not connected.
See register Mode Control @ 204H, Internal Register Mapping on page 16.
6.3
Video Data
Data and Enable signals are provided on the Camera Link interface.
Table 6-4.
Camera Link Output Description
Signal Name
I/O
Type
ODD-D[11-0]
O
RS644
Odd pixel data, ODD-00 = LSB, ODD-11 = MSB
EVEN-D[11-0]
O
RS644
Even pixel data, EVEN-00 = LSB, EVEN-11 = MSB
STROBE
O
RS644
Output data clock, data valid on the rising edge
LVAL
O
RS644
Line valid or line enable, active high signal
FVAL
O
RS644
Frame valid or frame enable, active high signal
Note:
Description
1. I = input, O = output, I/O = bi-directional signal, P = power/ground, NC = not connected.
2. Note: DVAL, as defined in the Camera Link standard, is not used. DVAL is permanently tied to
1 (high) level.
15
5440A–IMAGE–10/05
6.4
Serial Communication
The Camera Link interface provides two LVDS signal pairs for the communication between the
camera and the frame grabber. This is an asynchronous serial communication based on RS-232
protocol.
The configuration of the serial line is:
• Full duplex/without handshaking
• 8-bit data, no parity bit, 1 stop bit
• 9600 bauds at power up, then programmable up to 115200 bauds (see register
Communication Speed Multiplieur @ 001H, Internal Register Mapping on page 16.
Table 6-5.
6.4.1
Camera Link Serial Communication Description
Signal Name
I/O
Type
Description
SerTFG
O
RS644
Differential pair for serial communication
to the frame grabber
SerTC
I
RS644
Differential pair for serial communication
from the frame grabber
Internal Register
Table 6-6.
Internal Register Mapping
Access Type
End
Addr (Hex)
Start Addr
(Hex)
Size (Dec)
000
1
RO
RO
001
1
RW
-
040
51
RO
-
Hardware identifier
080
8
RO
-
Firmware identifier
0C0
51
RW
-
User identifier
100
4
RW
RW
Factory
Settings
Description
Synchronization register for serial
communication (value 00)
1
Communication speed multiplier (9600 115,2K): volatile register 1, 2, 3, 4, 6, 8, 12
Status (ref. Camera Status Management)
104
4
WO
-
Lock/Unlock mode: advanced user/user
1: Lock advanced user mode
(into user mode)
Unlock key value: unlock user
108
1
RO
-
Privilege level
1: Advanced user mode
2: User mode
-
Current configuration save in Eeprom
1: User settings (allowed only for advanced
user mode)
2 to 4: User settings
109
16
Processing Internal Task
1
WO
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
Table 6-6.
Internal Register Mapping (Continued)
Access Type
End
Addr (Hex)
Start Addr
(Hex)
Size (Dec)
10A
1
RW
-
10B
1
WO
-
10C
1
RW
-
10D
1
WO
-
10E
1
RW
-
200
202
2
2
Processing Internal Task
RW
RW
204
2
RW
206
1
WO
RW
-
-
Factory
Settings
0
Description
Current configuration restore from Eeprom
1 to 4: User settings
FPN coefficient save in dataflash
1 to 4 (1 allowed only for advanced user
mode)
1
FPN coefficient restore in dataflash
1 to 4
LUT coefficient save in dataflash
1 to 4 (1 allowed only for advanced user
mode)
1
LUT coefficient restore in dataflash
1 to 4
0
Calibration control
[0] = off-line calibration enabled
(0: disabled; 1: enabled)
0
Processing control:
[0] = offset correction enable (0: disabled;
1: enabled)
[1] = gain correction enable (0: disabled;
1: enabled)
[2] = look-up table correction enable
(0: disabled; 1: enabled)[
[4:3] = fpn correction mode (00: disabled;
01: off-line fpn correction enabled; 11: online fpn correction enabled)
0
Mode control:
[1:0] = test pattern (00: disabled; 01: fixed
test pattern; 10: dynamic test pattern)
[3:2] = output format (00:12-bit; 01:10-bit;
10:8-bit)
[[7:5] = synchronization mode (000: Freerun; 001: External triggered; 010: external
triggered without full reset; 011: integration
time controlled); others reserved
[8] = trigger source (0: Camera Link; 1:
external)
[9] = trigger polarity (0:positive edge; 1:
negative edge)
[10] = shutter polarity output (0: positive
edge; 1: negative edge)
Software reset:
1 = camera reset
17
5440A–IMAGE–10/05
Table 6-6.
Internal Register Mapping (Continued)
Access Type
End
Addr (Hex)
Start Addr
(Hex)
Size (Dec)
240
2
RW
-
0
Sensor analog gain:
[3:0] = analog gain; value from 0 dB (= 0) to
18 dB (= 6) by step of 3 dB
242
2
RW
-
0
Digital gain (extended dynamic range):
[7:0] = gain; value from 1.000 (= 0) to
32.875 (= 255) in Q 8.3 representation
244
2
RW
-
0
Digital offset (extended dynamic range):
[12:0] = offset; value from -4096 to
+ 4095 in 2's complement
Aperture shutter time:
[15:0] = shutter time; value from 0 to 65535
(for 2M60: 0 to 655 ms by step of 10 µs)
(for 2M30: 0 to 1310 ms by step of 20µs)
Processing Internal Task
Factory
Settings
246
2
RW
-
1
248
2
RW
-
1600
280
8
287
RW
Description
ERS:
[10:0] value from 0% (= 0,Dark) to 100%
(= 1600, clear) in Q11.4 representation
ROI area:
Addr 280, size 2, default 0:
ROI horizontal start value from 0 to 2080
Addr 282, size 2, default 0
ROI vertical start value from 0 to 1182
Addr 284, size 2, default 1920
ROI vertical size value from 32 to 2096
Addr 286, size 2, default 1080
ROI vertical size value from 32 to 1184
2C0
2
RW
2C4
1
RW
300
1
1000
1312
2000
8192
Note:
18
-
50
Hot pixel detection threshold:
[10:0] = hot pixel threshold
0
Defective pixels control:
[0] = hot pixel detection
(0: disabled; 1: enabled
Gamma correction:
[5:0] = gamma settings; value from 0.125
(= 1) to 7.875 (= 63) in Q6.3 representation
WO
-
151F
RW
-
0
3FFF
RW
-
linear
FPN coefficients (8-bit):
Format: Fpn [0]; Fpn[1]; Fpn [2];…
Look-up table (4096 × 16-bit):
Format: Lut [0]; Lut [1]; … ; Lut [4095]
value: 0 to 4095
RO: Read Only register, WO: Write Only register, RW: Read and Write register.
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
6.4.2
Camera Settings Memory
ATMOS cameras have 5 banks to save settings:
• Bank 0 contains the factory settings. This bank cannot be modified by the user
• Bank 1 to 4 are used to store 4 different settings
• Bank 1 might be protected by an advanced user (see Register @ 104H). Contact Atmel for
details
7. Connector Description
All connectors are on the rear panel. Better results are obtained by using shielded cables (foil
and braid shielded).
Note: cables for digital signals shall be twisted pairs.
7.1
Power Supply
Camera connector type: Hirose HR10A-7R-6PB (male)
Cable connector type: Hirose HR10A-7P-6S (female)
Figure 7-1.
Power Supply Pinout
Signal
Power Connector : J01
Pin
Signal
PWR
NC
PWR
1
2
3
1
GND
NC
GND
Pin
4
5
6
6
5
2
3
4
Receptacle Viewed from Camera Back
19
5440A–IMAGE–10/05
7.2
Camera Link Connector
Standard Camera Link cable shall be used to ensure the full electrical compatibility.
• Camera connector type: MDR-26 (female) ref. 3M 10226-2210VE
• We recommend to use a Camera Link standard shielded cable as 3M 14X26-SZLB-XXX-0LC
Figure 7-2.
Camera Link Pinout
Command and Control Connector : J02
7.3
Signal
Pin
Signal
GND
1
GND
Pin
14
X0X1-
2
3
X0+
X1+
15
16
X2Xclk-
4
5
X2+
Xclk+
17
18
X3SerTC+
6
7
X3+
SerTC-
19
20
SerTFGCC1-
8
9
SerTFG+
CC1+
21
22
CC2+
CC3-
10
11
CC2CC3+
23
24
CC4+
GND
12
13
CC4GND
25
26
TTL I/O
Camera connector type: Hirose HR10A-7R-5SB (female)
Cable connector type: Hirose HR10A-7P-5P (male)
Figure 7-3.
TTL/IO Pinout
Signal
TRIGGER
GND
SHUTTER
TTL IO Connector : J03
Pin
Signal
1
2
3
GND
NC
Pin
4
5
1
4 5
2
3
Receptacle Viewed from Camera Back
20
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
8. Mechanical Drawing
Note:
(All dimensions are in mm)
Figure 8-1.
Figure 8-2.
Front Panel View
Front Panel Mechanical Drawing
44.75
44
12
φ35
A
3.75
B
First Pixel
of Line 1
sensor
Camera
Link
1 - 32 UN - 2A
(C mount)
22
Power
Supply
38.5
4 x (M3 x 8)
Note:
2 x (M4 x 8)
(on the 4 sides)
1. A and B are mechanical reference plans.
2. Sensor alignment ∆x, y refers to the optical axis.
3. Sensor alignment ∆0xy refers to the reference plans.
21
5440A–IMAGE–10/05
Figure 8-3.
Rear Panel
Figure 8-4.
Rear Panel Mechanical Drawing
23
9.90
44
TTL IO
12-24V
22.80
Camera Link®
31.30
22
ATMOS -2M60/2M30 [Preliminary]
5440A–IMAGE–10/05
[Preliminary] ATMOS -2M60/2M30
9. Ordering Code
Table 9-1.
Ordering Code
Part Number
Description
AT71-ATM2M60M-B0
ATMOS 2M60 with housing + power supply connector + TTL I/O
Connector + CD-Rom
AT71-ATM2M30M-B0
ATMOS 2M30 with housing + power supply connector + TTL I/O
Connector + CD-Rom
Delivery:
ATMOS areascan cameras are delivered with:
• Power supply female connector HR10A-7P-6S
• TTL I/O male connector HR10A-7P-5P
• CD-rom with:
– Friendly software CommCam
– Documentation
Note:
Optical lens is not provided.
23
5440A–IMAGE–10/05
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© Atmel Corporation 2005. All rights reserved. Atmel ®, logo and combinations thereof, and Everywhere You Are ®, DataFlash ® and others are
registered trademarks and ATMOS ™ and others , are trademarks of Atmel Corporation or its subsidiaries. Camera Link ® is the trademark of
Automated Imaging Association. Other terms and product names may be trademarks of others.
Printed on recycled paper.
5440A–IMAGE–10/05