ATMEL ATF1500A-15AC Highperformance epld Datasheet

Features
• High-density, High-performance Electrically-erasable Complex
Programmable Logic Device
– 44-pin, 32 I/O CPLD
– 7.5 ns Maximum Pin-to-pin Delay
– Registered Operation Up to 125 MHz
– Fully Connected Input and Feedback Logic Array
– Backward Compatibility with ATF1500/L Software and Hardware
Flexible Logic Macrocell
– D/T/Latch Configurable Flip-flops
– Global and Individual Register Control Signals
– Global and Individual Output Enable
– Programmable Output Slew Rate
Advanced Power Management Features
– Automatic 3 mA Standby (ATF1500AL)
– Pin-controlled 10 mA Standby Mode
– Programmable Pin-keeper Inputs and I/Os
Available in Commercial and Industrial Temperature Ranges
Available in 44-lead PLCC and TQFP Packages
Advanced Flash Technology
– 100% Tested
– Completely Reprogrammable
– 100 Program/Erase Cycles
– 20 Year Data Retention
– 2000V ESD Protection
– 200 mA Latch-up Immunity
Supported by Popular third-arty Tools
Security Fuse Feature
Pin-compatible with the Most Commonly Used Devices
Green (Pb/Halide-fee/RoHS Compliant) Package Options
•
•
•
•
•
•
•
•
•
Highperformance
EPLD
ATF1500A
ATF1500AL
Description
The ATF1500A is a high-performance, high-density complex PLD. Built on an
advanced Flash technology, it has maximum pin-to-pin delays of 7.5 ns and supports
sequential logic operation at speeds up to 125 MHz. With 32 logic macrocells and up
to 36 inputs, it easily integrates logic from several TTL, SSI, MSI and classic PLDs.
The ATF1500A’s global input and feedback architecture simplifies logic placement
and eliminates pinout changes due to design changes.
(continued)
Pin Configurations
GCLR
Register Reset
(active low)
OE1,
OE2
Output Enable
(active low)
VCC
+5V Supply
PD
Power-down
(active high)
I/O
I/O
I/O/PD
VCC
OE2/I
GCLR/I
OE1/I
CLK/I
GND
I/O
I/O
Bi-directional
Buffers
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
VCC
I/O
I/O
7
8
9
10
11
12
13
14
15
16
17
39
38
37
36
35
34
33
32
31
30
29
44
43
42
41
40
39
38
37
36
35
34
I/O
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
GND
I/O
I/O
I/O
I/O
VCC
I/O
I/O
33
32
31
30
29
28
27
26
25
24
23
1
2
3
4
5
6
7
8
9
10
11
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
GND
I/O
12
13
14
15
16
17
18
19
20
21
22
Logic Inputs
I/O
I/O
I/O
I/O
GND
VCC
I/O
I/O
I/O
I/O
I/O
I
I/O
I/O
I/O/PD
VCC
OE2/I
GCLR/I
OE1/I
CLK/I
GND
I/O
I/O
Clock
TQFP
Top View
6
5
4
3
2
1
44
43
42
41
40
CLK
PLCC
Top View
18
19
20
21
22
23
24
25
26
27
28
Function
I/O
I/O
I/O
I/O
GND
VCC
I/O
I/O
I/O
I/O
I/O
Pin
Name
Rev. 0759F–6/05
1
Functional Logic Diagram(1)
Note:
1.
Arrows connecting macrocells indicate direction and groupings of CASIN/CASOUT data flow.
The ATF1500A has 32 bi-directional I/O pins and four dedicated input pins. Each dedicated input pin can also serve
as a global control signal: register clock, register reset or
output enable. Each of these control signals can be
selected for use individually within each macrocell.
2
ATF1500A(L)
Each of the 32 logic macrocells generates a buried feedback, which goes to the global bus. Each input and I/O pin
also feeds into the global bus. Because of this global busing, each of these signals is always available to all 32 macrocells in the device.
ATF1500A(L)
Each macrocell also generates a foldback logic term, which
goes to a regional bus. All signals within a regional bus are
connected to all 16 macrocells within the region.
Cascade logic between macrocells in the ATF1500A allows
fast, efficient generation of complex logic functions. The
ATF1500A contains four such logic chains, each capable of
creating sum term logic with a fan-in of up to 40 product
terms.
Bus-friendly Pin-keeper Input and I/O’s
All Input and I/O pins on the ATF1500A have programmable “pin-keeper” circuits. If activated, when any pin is driven
high or low and then subsequently left floating, it will stay at
that previous high or low level.
This circuitry prevents unused Input and I/O lines from
floating to intermediate voltage levels, which causes
unnecessary power consumption and system noise. The
keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.
Pin-keeper circuits can be disabled. Programming is controlled in the logic design file. Once the pin-keeper circuits
are disabled, normal termination procedures are required
for unused inputs and I/Os.
Speed/Power Management
The ATF1500A has several built-in speed and power management features. The ATF1500A contains circuitry that
automatically puts the device into a low-power standby
mode when no logic transitions are occurring. This not only
reduces power consumption during inactive periods, but
also provides proportional power savings for most applications running at system speeds below 10 MHz.
All ATF1500As also have an optional pin-controlled powerdown mode. In this mode, current drops to below 10 mA.
When the power-down option is selected, the PD pin is
used to power-down the part. The power-down option is
selected in the design source file. When enabled, the
device goes into power-down when the PD pin is high. In
the power-down mode, all internal logic signals are latched
and held, as are any enabled outputs. All pin transitions are
ignored until the PD is brought low. When the power-down
feature is enabled, the PD cannot be used as a logic input
or output. However, the PD pin’s macrocell may still
be used to generate buried foldback and cascade
logic signals.
Each output also has individual slew rate control. This may
be used to reduce system noise by slowing down outputs
that do not need to operate at maximum speed. Outputs
default to slow switching, and may be specified as fast
switching in the design file.
Design Software Support
ATF1500A designs are supported by several third-party
tools. Automated fitters allow logic synthesis using a variety
of high-level description languages and formats.
Input Diagram
VCC
INPUT
100K
ESD
PROTECTION
CIRCUIT
PROGRAMMABLE
OPTION
I/O Diagram
VCC
OE
DATA
I/O
VCC
100K
PROGRAMMABLE
OPTION
3
ATF1500A(L) Macrocell
ATF1500A Macrocell
The ATF1500A macrocell is flexible enough to support
highly-complex logic functions operating at high speed. The
macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a
flip-flop, output select and enable, and logic array inputs.
Product Terms and Select Mux
Each ATF1500A macrocell has five product terms. Each
product term receives as its inputs all signals from both the
global bus and regional bus.
The product term select multiplexer (PTMUX) allocates the
five product terms as needed to the macrocell logic gates
and control signals. The PTMUX programming is determined by the design compiler that selects the optimum
macrocell configuration.
OR/XOR/CASCADE Logic
The ATF1500A macrocell’s OR/XOR/CASCADE logic
structure is designed to efficiently support all types of logic.
Within a single macrocell, all the product terms can be
4
ATF1500A(L)
routed to the OR gate, creating a five input AND/OR sum
term. With the addition of the CASIN from neighboring
macrocells, this can be expanded to as many as 40 product
terms with little small additional delay.
The macrocell’s XOR gate allows efficient implementation
of compare and arithmetic functions. One input to the XOR
comes from the OR sum term. The other XOR input can be
a product term or a fixed high or low level. For combinatorial outputs, the fixed level input allows output polarity
selection. For registered functions, the fixed levels allow De
Morgan minimization of the product terms. The XOR gate is
also used to emulate T-type flip-flops.
Flip-flop
The ATF1500A’s flip-flop has very flexible data and control
functions. The data input can come from either the XOR
gate or from a separate product term. Selecting the separate product term allows creation of a buried registered
feedback within a combinatorial output macrocell.
ATF1500A(L)
In addition to D, T, JK and SR operation, the flip-flop can
also be configured as a flow-through latch. In this mode,
data passes through when the clock is high and is latched
when the clock is low.
The clock itself can be either the global CLK pin or an individual product term. The flip-flop changes state on the
clock’s rising edge. When the CLK pin is used as the clock,
one of the macrocell product terms can be selected as a
clock enable. When the clock enable function is active and
the enable signal (product term) is low, all clock edges are
ignored.
The flip-flop’s asynchronous reset signal (AR) can be either
the pin global clear (GCLR), a product term, or always off.
AR can also be a logic OR of GCLR with a product term.
The asynchronous preset (AP) can be a product term or
always off.
Output Select and Enable
The ATF1500A macrocell output can be selected as registered or combinatorial. When the output is registered, the
same registered signal is fed back internally to the global
bus. When the output is combinatorial, the buried feedback
can be either the same combinatorial signal or it can be the
register output if the separate product term is chosen as
the flip-flop input.
The output enable multiplexer (MOE) controls the output
enable signals. Any buffer can be permanently enabled for
simple output operation. Buffers can also be permanently
disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander and CASCADE logic.
The output enable for each macrocell can also be selected
as either of the two OE pins or as an individual product
term.
Global/Regional Busses
The global bus contains all Input and I/O pin signals as well
as the buried feedback signal from all 32 macrocells.
Together with the complement of each signal, this provides
a 68-bit bus as input to every product term. Having the
entire global bus available to each macrocell eliminates
any potential routing problems. With this architecture
designs can be modified without requiring pinout changes.
Each macrocell also generates a foldback product term.
This signal goes to the regional bus, and is available to 16
macrocells. The foldback is an inverse polarity of one of the
macrocell’s product terms. The 16 foldback terms in each
region allow generation of high fan-in sum terms (up to 21
product terms) with little additional delay.
5
Absolute Maximum Ratings*
Temperature Under Bias.................................. -40°C to +85°C
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect device
reliability.
Note:
Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is VCC + 0.75V DC,
which may overshoot to 5.25V for pulses of less
than 20 ns.
Storage Temperature ..................................... -65°C to +150°C
Voltage on Any Pin with
Respect to Ground .........................................-2.0V to +7.0V(1)
Voltage on Input Pins
with Respect to Ground
During Programming.....................................-2.0V to +14.0V(1)
1.
Programming Voltage with
Respect to Ground .......................................-2.0V to +14.0V(1)
DC and AC Operating Conditions
Operating Temperature (ambient)
Commercial
Industrial
0°C - 70°C
-40°C - 85°C
5V ± 5%
5V ± 10%
VCC Power Supply
DC Characteristics
Symbol
Parameter
Condition
IIL
Input or I/O
Low Leakage Current
IIH
Input or I/O
High Leakage Current
Min
Typ
Max
Units
0 ≤ VIN ≤ VIL (Max)
-10
µA
VIH, Min ≤ VIN ≤ VCC
10
µA
Com.
70
mA
Ind.
100
mA
ATF1500A
ICC1(1)
Power Supply Current,
Standby
VCC = Max,
VIN = 0, VCC
Com.
3
mA
Ind.
5
mA
10
mA
-130
mA
-0.5
0.8
V
2.0
VCC + 1
V
0.45
V
ATF1500AL
ICC2
Power Supply Current,
Pin-Controlled Power
Down Mode
VCC = Max,
VIN = 0, VCC
IOS
Output Short Circuit
Current
VOUT = 0.5V
VIL
Input Low Voltage
VCC, Min < VCC
< VCC, Max
VIH
Input High Voltage
VOL
Output Low Voltage
VCC = Min
VOH
Output High Voltage
VCC = Min
Note:
6
2
IOL = 12 mA
IOH = -4 mA
IOH = -0.2 mA
2.4
V
VCC - 0.2
V
1. All ICC parameters measured with outputs open, and a 16-bit loadable, up/down counter programmed into each region.
ATF1500A(L)
ATF1500A(L)
AC Waveforms
Register AC Characteristics, Input Pin Clock
-7
-12
-15
-20
-25
Symbol
Parameter
tCOS(1)
Clock to Output
tCFS
Clock to Feedback
2
2
2
2
tSIS
I, I/O Setup Time
6
8
10
tSFS
Feedback Setup
Time
6
8
10
tHS
Input, I/O, Feedback
Hold Time
0
0
0
0
0
0
ns
tPS
Clock Period
6
8
9
10
11
12
ns
tWS
Clock Width
3
4
4.5
5
5.5
6
ns
fMAXS
Min
-10
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Units
4.5
2
5
2
6
2
8
2
9
2
9
ns
2
2
ns
11
14
16
ns
11
12
13
ns
External Feedback
1/(tSIS + tCOS)
95
76.9
62.5
52.6
43
40
MHz
Internal Feedback
1/(tSFS + tCFS)
125
100
83.3
76.9
71
66
MHz
166.7
125
111
100
91
83
MHz
No Feedback 1/(tPS)
tRPRS
Reset Pin Recovery
Time
2
3
3
4
5
5
ns
tRTRS
Reset Term
Recovery Time
6
9
10
12
13
14
ns
Note:
1. For slow slew outputs, add tSSO .
7
Register AC Characteristics, Product Term Clock
-7
Max
Min
-12
Max
Min
-15
Max
Min
-20
Max
Min
-25
Symbol
Parameter
tCOA(1)
Clock to Output
tCFA
Clock to Feedback
tSIA
I, I/O Setup Time
3
3
4
4
8
10
ns
tSFA
Feedback Setup
Time
3
3
4
4
12
15
ns
tHA
Input, I/O, Feedback
Hold Time
2
3
4
4
5
5
ns
tPA
Clock Period
6
8
10
12
24
30
ns
tWA
Clock Width
3
4
5
6
12
15
ns
fMAXA
Min
-10
Max
Min
Max
Units
7.5
10
12
15
18
20
ns
5
7
7
9
12
15
ns
External Feedback
1/(tSIA + tCOA)
95.2
76.9
62.5
52.6
38
33.3
MHz
Internal Feedback
1/(tSFA + tCFA)
125
100
90.9
76.9
41.7
33.3
MHz
166.7
125
100
83.3
41.7
33.3
MHz
No Feedback 1/(tPA)
tRPRA
Reset Pin Recovery
Time
0
0
0
0
0
0
ns
tRTRA
Reset Term
Recovery Time
4
5
6
6
7
8
ns
Note:
8
1. For slow slew outputs, add tSSO .
ATF1500A(L)
ATF1500A(L)
AC Characteristics
-7
-10
-12
-15
-20
-25
Symbol
Parameter
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Units
tPD(1)
I, I/O or FB to
Non-Registered
Output
2
7.5
3
10
3
12
3
15
3
20
3
25
ns
tPD2
I, I/O to Feedback
14
ns
tPD3(1)
Feedback to
Non-Registered
Output
25
ns
tPD4
Feedback to
Feedback
14
ns
tEA(1)
OE Term to Output
Enable
2
7.5
3
10
3
12
3
15
3
20
3
25
ns
tER
OE Term to Output
Disable
2
7.5
2
10
2
12
2
15
2
20
2
25
ns
tPZX(1)
OE Pin to Output
Enable
2
5.5
2
7
2
8
2
9
2
10
2
11
ns
tPXZ
OE Pin to Output
Disable
1.5
5.5
1..5
7
1.5
8
1.5
9
1.5
10
1.5
11
ns
tPF
Preset to Feedback
6
9
9
12
18
20
ns
tPO(1)
Preset to Registered
Output
8.5
12
14
20
23
25
ns
tRPF
Reset Pin to
Feedback
3
4
3
5
5.5
6
ns
tRPO(1)
Reset Pin to
Registered Output
5.5
7
8
11
13
15
ns
tRTF
Reset Term to
Feedback
6
9
9
12
15
20
ns
tRTO(1)
Reset Term to
Registered Output
8.5
12
14
20
23
25
ns
tCAS
Cascade Logic Delay
0.8
0.8
1
1
1.5
1.5
ns
tSSO
Slow Slew Output
Adder
3
3
3
4
4
4
ns
tFLD
Foldback Term Delay
4
5
7
8
10
12
ns
Note:
5
2
7.5
7
3
5
10
8
3
7
12
9
3
8
15
12
3
9
20
3
12
1. For slow slew outputs, add tSSO .
9
Power Down AC Characteristics
-7
Max
Min
-12
Max
Min
-15
Max
Min
-20
Max
Min
-25
Symbol
Parameter
tIVDH
Valid I, I/O Before
PD High
7
10
12
15
20
25
ns
tGVDH
Valid OE(2)
Before PD High
7
10
12
15
20
25
ns
tCVDH
Valid Clock(2)
Before PD High
7
10
12
15
20
25
ns
tDHIX
Input Don't Care
After PD High
15
20
22
25
30
35
ns
tDHGX
OE Don't Care
After PD High
15
20
22
25
30
35
ns
tDHCX
Clock Don't Care
After PD High
15
20
22
25
30
35
ns
tDLIV
PD Low to Valid I,
I/O
1
1
1
1
1
1
µs
tDLGV
PD Low to Valid
OE(2)
1
1
1
1
1
1
µs
tDLCV
PD Low to Valid
Clock(2)
1
1
1
1
1
1
µs
tDLOV(1)
PD Low to Valid
Output
1
1
1
1
1
1
µs
Notes:
Min
-10
Max
Min
Max
1. For slow slew outputs, add tSSO .
2. Pin or Product Term.
Input Test Waveforms and
Measurement Levels
Output Test Load
3.0V
AC
DRIVING
LEVELS
1.5V
AC
MEASUREMENT
LEVEL
0.0V
tr, tf ≤ 1.5 ns
Pin Capacitance
f = 1 MHz, T = 25°C (1)
Typ
Max
Units
Conditions
CIN
4.5
5.5
pF
VIN = 0V
COUT
3.5
4.5
pF
VOUT = 0V
Note:
10
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
ATF1500A(L)
Units
ATF1500A(L)
Power-up Reset
The ATF1500A’s registers are designed to reset during
power-up. At a point delayed slightly from VCC crossing
VRST, all registers will be reset to the low state. As a result,
the registered output state will always be low on power-up.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how VCC actually rises in the system, the following conditions are required:
1. The VCC rise must be monotonic, from below 0.7 volt,
2. After reset occurs, all input and feedback setup times
must be met before driving the clock signal high, and
3. Signals from which clocks are derived must remain stable during tPR.
when vectors are run by any approved programmers. The
preload mode is enabled by raising an input pin to a high
voltage level. Contact Atmel PLD Applications for PRELOAD pin assignments, timing and voltage requirements.
Power-down Mode
The ATF1500A includes an optional pin-controlled powerdown feature. When this mode is enabled, the PD pin acts
as the power down pin. When the PD pin is high, the device
supply current is reduced to less than 10 mA. During
power-down, all output data and internal logic states are
latched and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a
high-Z state at the onset of power-down will remain at
high-Z. During power-down, all input signals except the
power-down pin are blocked. Input and I/O hold latches
remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The powerdown pin feature is enabled in the logic design file. Designs
using the power-down pin may not use the PD pin logic
array input. However, all other PD pin macrocell resources
may still be used, including the buried feedback and foldback product term array inputs.
Parameter
Description
Typ
Max
Units
tPR
Power-up
Reset Time
2
10
µs
VRST
Power-up
Reset
Voltage
3.8
4.5
V
Output Slew Rate Control
Each ATF1500A macrocell contains a configuration bit for
each I/O to control its output slew rate. This allows selected
data paths to operate at maximum throughput while reducing system noise from outputs that are not speed-critical.
Outputs default to slow edges, and may be individually set
to fast in the design file. Output transition times for outputs
configured as “slow” have a tSSO delay adder.
Register Preload
Security Fuse Usage
The ATF1500A’s registers are provided with circuitry to
allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be
forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file
with preload vectors is compiled. Once downloaded, the
JEDEC file preload sequence will be done automatically
A single fuse is provided to prevent unauthorized copying
of the ATF1500A fuse patterns. Once programmed, fuse
verify and preload are prohibited. However, the 160-bit
User Signature remains accessible.
The security fuse should be programmed last, as its effect
is immediate.
11
SUPPLY CURRENT
vs. FREQUENCY
ATF1500AL (VCC = 5V, TA = 25˚C)
NORMALIZED SUPPLY CURRENT
vs. INPUT FREQUENCY
ATF1500A (Vcc = 5V, TA = 25˚C)
ICC
ICC mA
NORMALIZED SUPPLY CURRENT
vs. SUPPLY VOLTAGE
ATF1500 (TA = 25˚C)
ICC
NORMALIZED SUPPLY CURRENT
vs. AMBIENT TEMPERATURE
ATF1500 (VCC = 5V)
ICC mA
OUTPUT SOURCE CURRENT
vs. SUPPLY VOLTAGE (VOH = 2.4V, TA = 25˚C)
OUTPUT SINK SURRENT
vs. SUPPLY VOLTAGE (TA = 25˚C, VOL = 0.45V)
IOH
IOL mA
OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE (VOH = 2.4V, TA = 25˚C)
IOH mA
12
OUTPUT SOURCE CURRENT
vs. OUTPUT VOLTAGE (VCC = 5V, TA = 25˚C)
IOH mA
ATF1500A(L)
ATF1500A(L)
NORMALIZED tPD
vs. AMBIENT TEMPERATURE (VCC = 5V)
OUTPUT SINK CURRENT
vs. OUTPUT VOLTAGE (VCC = 5V, TA = 25˚C)
IOL mA
tPD
INPUT CLAMP CURRENT
vs. INPUT VOLTAGE
NORMALIZED tCOS
vs. AMBIENT TEMPERATURE (VCC = 5V)
tCOS
INPUT CURRENT vs. INPUT VOLTAGE
(VCC = 5V, TA = 25˚C)
NORMALIZED tCOA
vs. AMBIENT TEMPERATURE (VCC = 5V)
tCOA
NORMALIZED tCOS
vs. SUPPLY VOLTAGE (TA = 25˚C)
tCOS
13
NORMALIZED tSIS
vs. AMBIENT TEMPERATURE (VCC = 5V)
NORMALIZED tSIS
vs. SUPPLY VOLTAGE (TA = 25˚C)
tSIS
tSIS
NORMALIZED tSIA
vs. AMBIENT TEMPERATURE (VCC = 5V)
NORMALIZED tSIA
vs. SUPPLY VOLTAGE (TA = 25˚C)
tSIA
tSIA
14
ATF1500A(L)
ATF1500A(L)
Ordering Information
Standard Package Options
tPD
(ns)
tCOS
(ns)
fMAX
(MHz)
7.5
4.5
95
10
12
15
20
Note:
5
6
8
9
76.9
Ordering Code
Package
Operation Range
ATF1500A-7AC
ATF1500A-7JC
44A
44J
Commercial
(0°C to 70°C)
ATF1500A-10AC
ATF1500A-10JC
44A
44J
Commercial
(0°C to 70°C)
ATF1500A-10AI
ATF1500A-10JI
44A
44J
Industrial
(-40°C to 85°C)
ATF1500A-12AC
ATF1500A-12JC
44A
44J
Commercial
(0°C to 70°C)
ATF1500A-12AI
ATF1500A-12JI
44A
44J
Industrial
(-40°C to 85°C)
ATF1500A-15AC
ATF1500A-15JC
44A
44J
Commercial
(0°C to 70°C)
ATF1500A-15AI
ATF1500A-15JI
44A
44J
Industrial
(-40°C to 85°C)
ATF1500AL-20AC
ATF1500AL-20JC
44A
44J
Commercial
(0°C to 70°C)
ATF1500AL-20AI
ATF1500AL-20JI
44A
44J
Industrial
(-40°C to 85°C)
62.5
52.6
40
1. The last time buy date is Sept. 30, 2005 for shaded parts. The replacements for fast-speed grade is the ATF1502AS (pin
compatible). For others, suggested replacements are available in Green packages.
2. The ATF1500AL-25AC, -25AI, -25JC and -25JI were obsoleted in August 1999. The replacement was the ATF1500AL-20.
Using “C” Product for Industrial
To use commercial product for Industrial temperature ranges, down-grade one speed grade from the “I” to the “C” device
(7 ns “C” = 10 ns “I”) and de-rate power by 30%.
Green Package Options (Pb/Halide-free/RoHS Compliant)
tPD
(ns)
tCOS
(ns)
fMAX
(MHz)
10
5
20
9
Ordering Code
Package
Operation Range
76.9
ATF1500A-10AU
ATF1500A-10JU
44A
44J
Industrial
(-40°C to 85°C)
40
ATF1500AL-20AU
ATF1500AL-20JU
44A
44J
Industrial
(-40°C to 85°C)
Package Type
44A
44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J
44-lead, Plastic J-leaded Chip Carrier (PLCC)
15
Packaging Information
44A – TQFP
PIN 1
B
PIN 1 IDENTIFIER
E1
e
E
D1
D
C
0˚~7˚
A1
A2
A
L
COMMON DIMENSIONS
(Unit of Measure = mm)
Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable
protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum
plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.10 mm maximum.
SYMBOL
MIN
NOM
MAX
A
–
–
1.20
A1
0.05
–
0.15
A2
0.95
1.00
1.05
D
11.75
12.00
12.25
D1
9.90
10.00
10.10
E
11.75
12.00
12.25
E1
9.90
10.00
10.10
B
0.30
–
0.45
C
0.09
–
0.20
L
0.45
–
0.75
e
NOTE
Note 2
Note 2
0.80 TYP
10/5/2001
R
16
2325 Orchard Parkway
San Jose, CA 95131
TITLE
44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)
ATF1500A(L)
DRAWING NO.
REV.
44A
B
ATF1500A(L)
44J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
IDENTIFIER
E1
D2/E2
B1
E
B
e
A2
D1
A1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
SYMBOL
MIN
NOM
MAX
A
4.191
–
4.572
A1
2.286
–
3.048
A2
0.508
–
–
D
17.399
–
17.653
D1
16.510
–
16.662
E
17.399
–
17.653
E1
16.510
–
16.662
D2/E2
14.986
–
16.002
B
0.660
–
0.813
B1
0.330
–
0.533
e
NOTE
Note 2
Note 2
1.270 TYP
10/04/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)
DRAWING NO.
REV.
44J
B
17
Revision History
18
Revision
Comments
0759F
Green package options added.
ATF1500A(L)
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Regional Headquarters
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
Tel: (41) 26-426-5555
Fax: (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
Tel: (852) 2721-9778
Fax: (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Atmel Operations
Memory
RF/Automotive
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
Tel: (49) 71-31-67-0
Fax: (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131, USA
Tel: 1(408) 441-0311
Fax: 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
Tel: (33) 2-40-18-18-18
Fax: (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
Tel: (33) 4-76-58-30-00
Fax: (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
Tel: (33) 4-42-53-60-00
Fax: (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906, USA
Tel: 1(719) 576-3300
Fax: 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
Tel: (44) 1355-803-000
Fax: (44) 1355-242-743
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT
OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
®
®
© Atmel Corporation 2005. All rights reserved. Atmel , logo and combinations thereof, Everywhere You Are and others, are registered
trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
Printed on recycled paper.
0759F–6/05/xM