ATMEL ATA6824 High temperature h-bridge motor driver Datasheet

Features
•
•
•
•
•
•
•
•
•
•
•
PWM and Direction-controlled Driving of Four Externally-powered NMOS Transistors
High Temperature Capability up to 200°C Junction
A Programmable Dead Time Is Included to Avoid Peak Currents Within the H-bridge
Integrated Charge Pump to Provide Gate Voltages for High-side Drivers and to Supply
the Gate of the External Battery Reverse Protection NMOS
5V/3.3V Regulator and Current Limitation Function
Reset Derived From 5V/3.3V Regulator Output Voltage
A Programmable Window Watchdog
Battery Overvoltage Protection and Battery Undervoltage Management
Overtemperature Warning and Protection (Shutdown)
High Voltage Serial Interface for Communication
QFN32/TPQFP Package
1. Description
The ATA6824 is designed for DC motor control application in automotive high temperature environment like in mechatronic assemblies in the vicinity of the hot engine, e.g.
turbo charger. With a maximum junction temperature of 200°C, ATA6824 is suitable
for applications with an ambient temperature up to 150°C.
High
Temperature
H-bridge Motor
Driver
ATA6824
The IC includes 4 driver stages to control 4 external power MOSFETs. An external
microcontroller provides the direction signal and the PWM frequency. In PWM operation, the high-side switches are permanently on while the low-side switches are
activated by the PWM frequency. ATA6824 contains a voltage regulator to supply the
microcontroller; via the input pin VMODE the output voltage can be set to 5V or 3.3V
respectively.
The on-chip window watchdog timer provides a pin-programmable time window. The
watchdog is internally trimmed to an accuracy of 10%. For communication a high voltage serial interface with a maximum data range of 20 kBaud is integrated.
4931G–AUTO–04/09
Figure 1-1.
Block Diagram
M
CVRES
CP
VRES
RGATE
RGATE
H2
H1
S1
S2
RGATE
RGATE
L1
L2
PGND
CPLO
GND
Charge
Pump
CCP
HS Driver 2
HS Driver 1
LS Driver 1
LS Driver 2
VBAT
CPIH
DG3
OT
UV
12V
Regulator
VG
CVG
VBAT
PBAT
VINT
CP
OV
OTP
12 bit
DG2
DG1
CC
Logic Control
Vint 5V
Regulator
CVINT
Supervisor
CCC
CC timer
RCC
Oscillator
WD timer
RRWD
VBAT
TP1
VBG
VBATSW
VCC 5V
Regulator
Serial
Interface
Bandgap
CSIO
WD
VCC
SIO
VMODE
/RESET
TP2
DIR
PWM
RX
TX
CVCC
Battery
Microcontroller
2
ATA6824
4931G–AUTO–04/09
ATA6824
2. Pin Configuration
Pinning QFN32/TPQFP32
TP2
VBATSW
VBAT
VCC
PGND
L1
L2
PBAT
Figure 2-1.
1
2
3
4
5
6
7
8
32 31 30 29 28 27 26 25
24
23
22
Atmel YWW
21
ATA6824
20
ZZZZZ-AL
19
18
17
9 10 11 12 13 14 15 16
VG
CPLO
CPHI
VRES
H2
S2
H1
S1
TX
DIR
PWM
TP1
RX
DG3
DG2
DG1
VMODE
VINT
RWD
CC
/RESET
WD
GND
SIO
Note:
Table 2-1.
YWW
ATA6824
ZZZZZ
AL
Date code (Y = Year - above 2000, WW = week number)
Product name
Wafer lot number
Assembly sub-lot number
Pin Description
Pin
Symbol
I/O
Function
1
VMODE
I
2
VINT
I/O
3
RWD
I
4
CC
I/O
RC combination to adjust cross conduction time
5
/RESET
O
Reset signal for microcontroller
6
WD
I
Watchdog trigger signal
7
GND
I
Ground for chip core
8
SIO
I/O
9
TX
I
Transmit signal to serial interface from microcontroller
10
DIR
I
Defines the rotation direction for the motor
11
PWM
I
PWM input controls motor speed
12
TP1
–
Test pin to be connected to GND
13
RX
O
Receive signal from serial interface for microcontroller
14
DG3
O
Diagnostic output 3
15
DG2
O
Diagnostic output 2
16
DG1
O
Diagnostic output 1
17
S1
I/O
Source voltage H-bridge, high-side 1
18
H1
O
Gate voltage H-bridge, high-side 1
19
S2
I/O
Source voltage H-bridge, high-side 2
20
H2
O
Gate voltage H-bridge, high-side 2
21
VRES
I/O
Gate voltage for reverse protection NMOS, blocking capacitor 470 nF/25V/X7R
Selector for VCC and interface logic voltage level
Blocking capacitor 220 nF/10V/X7R
Resistor defining the watchdog interval
High Voltage (HV) serial interface
3
4931G–AUTO–04/09
Table 2-1.
Pin Description (Continued)
Pin
Symbol
I/O
Function
22
CPHI
I
23
CPLO
O
24
VG
I/O
25
PBAT
I
Power supply (after reverse protection) for charge pump and H-bridge
26
L2
O
Gate voltage H-bridge, low-side 2
27
L1
O
Gate voltage H-bridge, low-side 1
28
PGND
I
Power ground for H-bridge and charge pump
29
VCC
O
5V/100 mA supply for microcontroller, blocking capacitor 2.2 µF/10V/X7R
30
VBAT
I
Supply voltage for IC core (after reverse protection)
31
VBATSW
O
100Ω PMOS switch from VBAT
32
TP2
–
Test pin to be connected to GND
Charge pump capacitor 220 nF/25V/X7R
Blocking capacitor 470 nF/25V/X7R
3. General Statement and Conventions
• Parameter values given without tolerances are indicative only and not to be tested in
production
• Parameters given with tolerances but without a parameter number in the first column of
parameter table are “guaranteed by design” (mainly covered by measurement of other
specified parameters). These parameters are not to be tested in production. The tolerances
are given if the knowledge of the parameter tolerances is important for the application
• The lowest power supply voltage is named GND
• All voltage specifications are referred to GND if not otherwise stated
• Sinking current means that the current is flowing into the pin (value is positive)
• Sourcing current means that the current is flowing out of the pin (value is negative)
3.1
Related Documents
• Qualification of integrated circuits according to Atmel® HNO procedure based on AEC-Q100
• AEC-Q100-004 and JESD78 (Latch-up)
• ESD STM 5.1-1998
• CEI 801-2 (only for information regarding ESD requirements of the PCB)
4
ATA6824
4931G–AUTO–04/09
ATA6824
4. Application
4.1
General Remark
This chapter describes the principal application for which the ATA6824 was designed. Because
Atmel cannot be considered to understand fully all aspects of the system, application and environment, no warranties of fitness for a particular purpose are given.
Table 4-1.
Typical External Components (See also Figure 1-1 on page 2)
Component
Function
Value
Tolerance
CVINT
Blocking capacitor at VINT
220 nF, 10V, X7R
50%
CVCC
Blocking capacitor at VCC
2.2 µF, 10V, X7R
50%
CCC
Cross conduction time definition capacitor
Typical 680 pF, 100V, COG
RCC
Cross conduction time definition resistor
Typical 10 kΩ
CVG
Blocking capacitor at VG
Typical 470 nF, 25V, X7R
CCP
Charge pump capacitor
Typical 220 nF, 25V, X7R
CVRES
Reservoir capacitor
Typical 470 nF, 25V, X7R
RRWD
Watchdog time definition resistor
Typical 51 kΩ
CSIO
Filter capacitor for SIO
Typical 220 pF, 100V
50%
5. Functional Description
5.1
5.1.1
Power Supply Unit with Supervisor Functions
Power Supply
The IC is supplied by a reverse-protected battery voltage. To prevent it from destruction, proper
external protection circuitry has to be added. It is recommended to use at least a capacitor combination of storage and HF caps behind the reverse protection circuitry and closed to the VBAT
pin of the IC (see Figure 1-1 on page 2).
An internal low-power and low drop regulator (VINT), stabilized by an external blocking capacitor,
provides the necessary low-voltage supply for all internal blocks except the digital IO pins. This
voltage is also needed in the wake-up process. The low-power band gap reference is trimmed
and is used for the bigger VCC regulator, too. All internal blocks are supplied by the internal
regulator.
Note:
The internal supply voltage VINT must not be used for any other supply purpose!
Nothing inside the IC except the logic interface to the microcontroller is supplied by the 5V/3.3V
VCC regulator.
A power-good comparator checks the output voltage of the VINT regulator and keeps the whole
chip in reset as long as the voltage is too low.
There is a high-voltage switch which brings out the battery voltage to the pin VBATSW for measurement purposes. This switch is switched ON for VCC = HIGH and stays ON in case of a
watchdog reset. The signal can be used to switch on external voltage regulators, etc.
5
4931G–AUTO–04/09
5.1.2
Voltage Supervisor
This block is intended to protect the IC and the external power MOS transistors against overvoltage on battery level and to manage undervoltage on it.
Function: in case of both overvoltage alarm (VTHOV) and of undervoltage alarm (VTHUV) the external NMOS motor bridge transistors will be switched off. The failure state will be flagged via DG2.
No other actions will be carried out. The voltage supervision block is connected to VBAT and filtered by a first-order low pass with a corner frequency of typical 15 kHz.
5.1.3
Temperature Supervisor
There is a temperature sensor integrated on-chip to prevent the IC from overheating due to a
failure in the external circuitry and to protect the external NMOSFET transistors.
In case of detected overtemperature (180°C), the diagnostic pin DG3 will be switched to “H” to
signalize this event to the microcontroller. It should undertake actions to reduce the power dissipation in the IC. In case of detected overtemperature (200°C), the VCC regulator and all drivers
including the serial interface will be switched OFF immediately and /RESET will go LOW.
Both temperature thresholds are correlated. The absolute tolerance is ±15°C and there is a
built-in hysteresis of about 10°K to avoid fast oscillations. After cooling down below the 170°C
threshold; the IC will go into Active mode.
5.2
5V/3.3V VCC Regulator
The 5V/3.3V regulator is fully integrated on-chip. It requires only a 2.2 µF ceramic capacitor for
stability and has 100 mA current capability. Using the VMODE pin, the output voltage can be
selected to either 5V or 3.3V. Switching of the output voltage during operation is not intended to
be supported. The VMODE pin must be hard-wired to either VINT for 5V or to GND for 3.3V. The
logic HIGH level of the microcontroller interface will be adapted to the VCC regulator voltage.
The output voltage accuracy is in general < ±3%; in the 5V mode with VVBAT < 9V it is limited to
< 5%.
To prevent destruction of the IC, the current delivered by the regulator is limited to maximum
100 mA to 350 mA. The delivered voltage will break down and a reset may occur.
Please note that this regulator is the main heat source on the chip. The maximum output current
at maximum battery voltage and high ambient temperature can only guaranteed if the IC is
mounted on an efficient heat sink.
A power-good comparator checks the output voltage of the VCC regulator and keeps the external microcontroller in reset as long as the voltage is too low.
6
ATA6824
4931G–AUTO–04/09
ATA6824
Figure 5-1.
Voltage Dependence and Timing of VCC Controlled RESET
T delayRESL
T res
VCC
5V
V tHRES
/RESET
Figure 5-2.
Correlation between VCC Output Voltage and Reset Threshold
VCC
5.15V
4.9V
VCC1
Tracking voltage
VCC1-tHRESH
> 100 mV
4.85V
VtHRESH
4.1V
VCC1-VtHRESH = VCC1 - VtHRESH
The voltage difference between the regulator output voltage and the upper reset threshold voltage is bigger than 75 mV (VMODE = HIGH) and bigger than 50 mV (VMODE = LOW).
5.3
Reset and Watchdog Management
The timing basis of the watchdog is provided by the trimmed internal oscillator. Its period TOSC is
adjustable via the external resistor RWD.
The watchdog expects a triggering signal (a rising edge) from the microcontroller at the WD
input within a period time window of TWD.
Figure 5-3.
Timing Diagram of the Watchdog Function
tresshort
tres
/RESET
td
td
t1
t2
t1
t2
WD
7
4931G–AUTO–04/09
5.3.1
Timing Sequence
For example, with an external resistor RWD = 33 kΩ ±1% we get the following typical parameters
of the watchdog.
TOSC = 12.32 µs, t1 = 12.1 ms, t2 = 9.61 ms, TWD = 16.88 ms ±10%
The times tres = 68 ms and td = 68 ms are fixed values with a tolerance of 10%.
After ramp-up of the battery voltage (power-on reset), the VCC regulator is switched on. The
reset output, /RESET, stays low for the time tres (typically 68 ms), then switches to high. For an
initial lead time td (typically 68 ms for setups in the controller) the watchdog waits for a rising
edge on WD to start its normal window watchdog sequence. If no rising edge is detected, the
watchdog will reset the microcontroller for tres and wait td for the rising edge on WD.
Times t1 (close window) and t2 (open window) form the window watchdog sequence. To avoid
receiving a reset from the watchdog, the triggering signal from the microcontroller must hit the
timeframe of t2 = 9.61 ms. The trigger event will restart the watchdog sequence.
Figure 5-4.
TWD versus RWD
60
50
typ
TWD (ms)
max
40
30
min
20
10
0
10
20
30
40
50
60
70
80
90
100
RWD (kΩ)
If triggering fails, /RESET will be pulled to ground for a shortened reset time of typically 2 ms.
The watchdog start sequence is similar to the power-on reset.
The internal oscillator is trimmed to a tolerance of < ±10%. This means that t1 and t2 can also
vary by ±10%. The following calculation shows the worst case calculation of the watchdog
period Twd which the microcontroller has to provide.
t1min = 0.90 × t1 = 10.87 ms, t1max = 1.10 × t1 = 13.28 ms
t2min = 0.90 × t2 = 8.65ms, t2max = 1.10 × t2 = 10.57 ms
Twdmax = t1min + t2min = 10.87 ms + 8.65 ms = 19.52 ms
Twdmin = t1max = 13.28 ms
Twd = 16.42 ms ±3.15 ms (±19.1%)
Figure 5-4 on page 8 shows the typical watchdog period TWD depending on the value of the
external resistor ROSC.
A reset will be active for VCC < VtHRESx; the level VtHRESx is realized with a hysteresis (HYSRESth).
8
ATA6824
4931G–AUTO–04/09
ATA6824
5.4
High Voltage Serial Interface
A bi-directional bus interface is implemented for data transfer between hostcontroller and the
local microcontroller (SIO).
The transceiver consists of a low side driver (1.2V at 40 mA) with slew rate control, wave shaping, current limitation, and a high-voltage comparator followed by a debouncing unit in the
receiver. In case of an active reset shown at pin /RESET the pin SIO is switched to low.
5.4.1
Transmit Mode
During transmission, the data at the pin TX will be transferred to the bus driver to generate a bus
signal on pin SIO. The pin TX has a pull-down resistor included.
To minimize the electromagnetic emission of the bus line, the bus driver has an integrated slew
rate control and wave-shaping unit. Transmission will be interrupted in the following cases:
• Thermal shutdown active
Figure 5-5.
Definition of Bus Timing Parameters
tBit
tBit
tBit
TX
(input to transmitting Node)
tSIO_dom(max)
tSIO_rec(min)
Thresholds of
receiving node 1
THRec(max)
VS
(Transceiver
supply
of transmitting
node)
THDom(max)
SIO Signal
Thresholds of
receiving node 2
THRec(min)
THDom(min)
tSIO_dom(min)
tSIO_rec(max)
RX
(output of receiving Node 1)
trx_pdf(1)
trx_pdr(1)
RX
(output of receiving Node 2)
trx_pdr(2)
trx_pdf(2)
The recessive BUS level is generated from the integrated 30 kΩ pull-up resistor in series with an
active diode. This diode prevents the reverse current of VBUS during differential voltage
between VSUP and BUS (VBUS > VSUP).
9
4931G–AUTO–04/09
5.5
5.5.1
Control Inputs DIR and PWM
Pin DIR
Logical input to control the direction of the external motor to be controlled by the IC. An internal
pull-down resistor is included.
5.5.2
Pin PWM
Logical input for PWM information delivered by external microcontroller. Duty cycle and frequency at this pin are passed through to the H-bridge. An internal pull-down resistor is included.
Table 5-1.
Status of the IC Depending on Control Inputs and Detected Failures
Control Inputs
ON
DIR
0
1
1
Driver Stage for External Power MOS
H2
Comments
PWM
H1
L1
L2
X
X
OFF
OFF
OFF
OFF
Standby mode
0
PWM
ON
OFF
/PWM
PWM
Motor PWM forward
1
PWM
/PWM
PWM
ON
OFF
Motor PWM reverse
The internal signal ON is high when
• At least one valid trigger has been accepted (SYNC = 1)
• VBAT is inside the specified range (UV = 0 and nOV = 1)
• The charge pump has reached its minimum voltage (CPOK = 1) and
• The device is not overheated (OT2 = 0)
In case of a short circuit, the appropriate transistor is switched off after a debounce time of about
10 µs. In order to avoid cross current through the bridge, a cross conduction timer is implemented. Its time constant is programmable by means of an RC combination.
Table 5-2.
Status of the Diagnostic Outputs
Device Status
Comments
CPOK
OT1
OV
UV
SC
DG1
DG2
DG3
0
X
X
X
X
–
1
–
Charge pump failure
X
1
X
X
X
–
–
1
Overtemperature warning
X
X
1
X
X
–
1
–
Overvoltage
X
X
X
1
X
–
1
–
Undervoltage
X
X
X
1
1
X represents: don't care – no effect)
OT1: Overtemperature warning
OV: Overvoltage of VBAT
UV: Undervoltage of VBAT
SC: Short circuit
CPOK: Charge pump OK
–
–
Short circuit
X
Note:
10
Diagnostic Outputs
ATA6824
4931G–AUTO–04/09
ATA6824
5.6
VG Regulator
The VG regulator is used to generate the gate voltage for the low-side driver. Its output voltage
will be used as one input for the charge pump, which generates the gate voltage for the
high-side driver. The purpose of the regulator is to limit the gate voltage for the external power
MOS transistors to 12V. It needs a ceramic capacitor of 470 nF for stability. The output voltage
is reduced if the supply voltage at VBAT falls below 12V.
5.7
Charge Pump
The integrated charge pump is needed to supply the gates of the external power MOS transistors. It needs a shuffle capacitor of 220 nF and a reservoir capacitor of 470 nF. Without load, the
output voltage on the reservoir capacitor is VVBAT plus VG. The charge pump is clocked with a
dedicated internal oscillator of 100 KHz. The charge pump is designed to reach a good EMC
level. The charge pump will be switched off for VVBAT > VTHOV.
5.8
Thermal Shutdown
There is a thermal shutdown block implemented. With rising junction temperature, a first warning
level will be reached at 180°C. At this point the IC stays fully functional and a warning will be
sent to the microcontroller. At junction temperature 200°C the VCC regulator will be switched off
and a reset occurs.
5.9
H-bridge Driver
The IC includes two push-pull drivers for control of two external power NMOS used as high-side
drivers and two push-pull drivers for control of two external power NMOS used as low-side drivers. The drivers are able to be used with standard and logic-level power NMOS.
The drivers for the high-side control use the charge pump voltage to supply the gates with a voltage of VG above the battery voltage level. The low-side drivers are supplied by VG directly. It is
possible to control the external load (motor) in the forward and reverse direction (see Table 5-1
on page 10). The duty cycle of the PMW controls the speed. A duty cycle of 100% is possible in
both directions.
5.9.1
Cross Conduction Time
To prevent high peak currents in the H-bridge, a non-overlapping phase for switching the external power NMOS is realized. An external RC combination defines the cross conduction time in
the following way:
tCC (µs) = 0.41 × RCC (kΩ) × CCC (nF) (tolerance: ±5% ±0.15 µs)
The RC combination is charged to 5V and the switching level of the internal comparator is 67%
of the start level.
The resistor RCC must be greater than 5 kΩ and should be as close as possible to 10 kΩ, the CCC
value has to be ≤5 nF. Use of COG capacitor material is recommended.
The time measurement is triggered by the PWM or DIR signal crossing the 50% level.
11
4931G–AUTO–04/09
Figure 5-6.
Timing of the Drivers
PWM or
DIR
50%
t
tLxHL
tLxf
tLxLH
tLxr
80%
tCC
Lx
20%
t
tHxLH
tCC
tHxr
tHxHL
tHxf
80%
Hx
20%
t
The delays tHxLH and tLxLH include the cross conduction time tCC.
5.10
Short Circuit Detection
To detect a short in H-bridge circuitry, internal comparators detect the voltage difference
between source and drain of the external power NMOS. If the transistors are switched ON and
the source-drain voltage difference is higher than the value VSC (4V with tolerances) for a time
> tSC (typically 10 µs) the signal SC (short circuit) will be set and the drivers will be switched off
immediately. The diagnostic pin DG1 will be set to “H”. With the next transition on pin PWM, the
bit will be cleared and the corresponding drivers, depending on the DIR pin, will be switched on
again.
There is a PBAT supervision block implemented to detect the possible voltage drop on PBAT
during a short circuit. If the voltage at PBAT falls under VSCPB (5.6V with tolerances) for a time
> tSC the drivers will be switched off immediately and DG1 will be set to “H”. It will be cleared as
above.
12
ATA6824
4931G–AUTO–04/09
ATA6824
6. Absolute Maximum Ratings
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating
only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this
specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Pin Description
Pin Name
Min
Max
Unit
GND
0
0
V
Power ground
PGND
–0.3
+0.3
V
Reverse protected battery voltage
VBAT
+40
V
Ground
Reverse current out of pin
VBAT
Reverse protected battery voltage
PBAT
–1
mA
Reverse current out of pin
PBAT
–500
Digital output
/RESET
–0.3
VVCC + 0.3
Digital output
+40
V
mA
V
DG1, DG2, DG3
–0.3
VVCC + 0.3
V
4.9V output, external blocking capacitor
VINT
–0.3
+5.5
V
Cross conduction time capacitor/resistor
combination
CC
–0.3
VVCC + 0.3
V
Digital input coming from microcontroller
Watchdog timing resistor
Digital input direction control
Digital input PWM control + Test mode
5V regulator output
WD
–0.3
VVCC + 0.3
V
RWD
–0.3
VVCC + 0.3
V
DIR
–0.3
VVCC + 0.3
V
PWM
–0.3
VVCC + 0.3
V
VCC
–0.3
+5.5
V
VMODE
–0.3
VVINT + 0.3
V
12V output, external blocking capacitor
VG
–0.3
+16
V
Digital output
RX
–0.3
VVCC + 0.3
V
Digital input
TX
–0.3
VVCC + 0.3
V
VVBAT + 2
V
+30
+40(4)
V
Digital input
Serial interface data pin
Source external high-side NMOS
SIO
–27
(1)
S1, S2
–2
Gates external low-side NMOS
L1, L2
VPGND – 0.3
VVG + 0.3
V
Gates of external high-side NMOS
H1, H2
VSx – 1(3)
VSx + 16(3)
V
Charge pump
CPLO
–0.3
VPBAT + 0.3
V
Charge pump
CPHI
–0.3
VVRES + 0.3
V
Charge pump output
Switched VBAT
Power dissipation
Storage temperature
Notes:
VRES
–0.3
VBATSW
–0.3
Ptot
ϑ STORE
–55
+40
(5)
V
VVBAT + 0.3
V
1.4(2)
W
+200
°C
1. For VVBAT ≤ 13.5V
2. May be additionally limited by external thermal resistance
3. x = 1.2
4. t < 0.5s
5. Load dump of t < 0.5s tolerated
13
4931G–AUTO–04/09
7. Thermal Resistance
Parameters
Symbol
Value
Unit
Thermal resistance junction to heat slug
Rthjc
<5
K/W
Thermal resistance junction to ambient when heat
slug is soldered to PCB
Rthja
25
K/W
8. Operating Range
The operating conditions define the limits for functional operation and parametric characteristics of the device. Functionality outside these
limits is not implied unless otherwise stated explicitly.
Parameters
Symbol
Min
Max
Unit
Operating supply voltage
(1)
VVBAT1
VTHUV
VTHOV
V
Operating supply voltage
(2)
VVBAT2
6
< VTHUV
V
Operating supply voltage
(3)
VVBAT3
4.5
<6
V
Operating supply voltage(4)
VVBAT4
0
< 4.5
V
Operating supply voltage(5)
VVBAT5
> VTHOV
40
V
Junction temperature range under bias
Tj
–40
+200
°C
Normal functionality
Ta
–40
+150
°C
Normal functionality, overtemperature warning
Tj
180
200
°C
Drivers for H1, H2, L1, L2, and SIO are switched
OFF, VCC regulator is OFF
Tj
200
220
°C
Note:
1. Full functionality
2. H-bridge drivers are switched off (undervoltage detection)
3. H-bridge drivers are switched off, 5V/3.3V regulator with reduced parameters, RESET works correctly
4. H-bridge drivers are switched off, 5V regulator not working, RESET not correct
5. H-bridge drivers are switched off
9. Noise and Surge Immunity
Parameters
Test Conditions
Value
Conducted interferences
ISO 7637-1
Level 4(1)
Interference suppression
IEC-CISPR25
Level 5
ESD S 5.1
2 kV(2)
ESD STM5.3.
500V
ESD (Human Body Model)
CDM (Charge Device Model)
Notes:
1. Test pulse 5: Vvbmax = 40V
2. Exception: 1 kV at pin 8 (SIO)
14
ATA6824
4931G–AUTO–04/09
ATA6824
10. Electrical Characteristics
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
1
Power Supply and Supervisor Functions
25, 30
IVBAT1
7
1.1 Current consumption VVBAT VVBAT = 13.5V(1)
1.2 Internal power supply
2
VINT
4.8
4.94
5.1
1.235
1.3 Band gap voltage
3
VBG
Overvoltage threshold Up
1.4
30
VTHOV_UP
21.2
22.7
VVBAT
Overvoltage threshold
30
VTHOV_DOWN
19.8
21.3
1.4.1
Down VVBAT
Overvoltage threshold
30
VTOVhys
1
2.4
1.5
hysteresis VVBAT
Undervoltage threshold Up
30
VTHUV_UP
6.8
7.4
1.6
VVBAT
Undervoltage threshold
30
VTHUV_DOWN
6.5
7.0
1.6.1
Down VVBAT
Undervoltage threshold
Measured during
0.2
0.6
30
VTUVhys
1.7
hysteresis VVBAT
qualification only
On resistance of VVBAT
31
RON_VBATSW
100
1.8
VVBAT = 13.5V
switch
2
5V/3.3V Regulator
9V < VVBAT < 40V,
2.1 Regulated output voltage
4.85 (3.2)
5.15 (3.4)
29
VCC1
Iload = 0 mA to 100 mA
6V < VVBAT ≤ 9V
4.75 (3.2)
5.25 (3.4)
2.2 Regulated output voltage
29
VCC2
Iload = 0 mA to 100 mA
6V < VVBAT ≤ 9V
2.2a Regulated output voltage Iload = 0 mA to 80 mA
29
VCC2
4.75 (3.2)
5.25 (3.4)
Ta > 125°C
DC line
2.3 Line regulation
Iload = 0 mA to 100 mA
29
<1
50
regulation
DC load
29
<10
50
2.4 Load regulation
Iload = 0 mA to 100 mA
regulation
2.5 Output current limitation
VVBAT > 6V
29
IOS1
100
350
Serial inductance to CVCC
2.6
29
ESL
1
20
including PCB
Serial resistance to CVCC
29
ESR
0
0.5
2.7
including PCB
(2), (3)
29
CVCC
1.1
3.3
2.8 Blocking cap at VCC
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
mA
V
V
A
A
A
V
A
V
A
V
A
V
A
V
A
V
A
Ω
A
V
A
V
A
V
A
mV
A
mV
A
mA
A
nH
D
Ω
D
µF
D
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
15
4931G–AUTO–04/09
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
2.9 HIGH threshold VMODE
1
VMODE H
4.0
2.10 LOW threshold VMODE
1
VMODE L
0.7
3
VG Regulator
VPBAT ≥ 14V
11
14
3.1 Regulated output voltage
24
VVG
Imax = 20 mA
VPBAT = 9V
7.0
9.0
3.2 Regulated output voltage
24
VVG
Imax = 20 mA
4
Reset and Watchdog
VCC threshold voltage level VMODE = “H”
29
VtHRESH
4.1
4.9 (3.25)
for /RESET
(VMODE = “L”)
Tracking of reset thres-hold
75
VMODE = “H”
4.1a with regulated output
29
VVCC1-VtHRESH
(50)
(VMODE = “L”)
voltage
VCC threshold voltage level VMODE = “H”
4.3 (2.86)
4.2
29
VtHRESL
for /RESET
(VMODE = “L”)
350
VMODE = “H”
29
HYSRESth
70
200
4.3 Hysteresis of /RESET level
(240)
(VMODE = “L”)(4)
Length of pulse at /RESET (5)
5
tres
6800
4.4
pin
Length of short pulse at
(5)
5
tresshort
200
4.5
/RESET pin
4.6 Wait for the first WD trigger (5)
5
td
6800
Time for VCC < VtHRESL
(4)
4.7
29
tdelayRESL
0.5
2
before activating /RESET
Resistor defining internal
4.8 bias currents for watchdog
3
RRWD
10
91
oscillator
3
TOSC
11.09
13.55
4.9 Watchdog oscillator period RRWD = 33 kΩ
Watchdog input
0.3 ×
4.11
6
VILWD
low-voltage threshold
VVCC
0.7 ×
Watchdog input
4.12
6
VIHWD
VVCC
high-voltage threshold
Hysteresis of watchdog
0.3
0.8
4.13
6
VhysWD
input voltage threshold
980 ×
(5)
6
t1
4.14 Close window
TOSC
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
V
V
Type*
A
A
V
A
V
A
V
A
mV
A
V
A
mV
A
T100
A
T100
A
T100
A
µs
C
kΩ
D
µs
A
V
A
V
A
V
A
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
16
ATA6824
4931G–AUTO–04/09
ATA6824
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
780 ×
(5)
4.15 Open window
6
t2
TOSC
Output low-voltage of
5
VOLRES
0.4
4.16
At IOLRES = 1 mA
/RESET
Internal pull-up resistor at
5
10
15
4.17
5
RPURES
pin /RESET
5
High Voltage Serial Interface
Normal mode;
5.1 Low-level output current
13
ILRX
2
VSIO = 0V, VRX = 0.4V
Normal mode; VSIO = VVBAT
13
IHRX
0.8
5.2 High-level output current
VRX = VCC – 0.4V
VVBAT = 7.3V
Driver dominant voltage
8
V_LoSUP
1.2
5.4
Rload = 500Ω
VBUSdom_DRV_LoSUP
VVBAT = 18V
Driver dominant voltage
8
V_HiSUP
2
5.5
Rload = 500Ω
VBUSdom_DRV_HiSUP
VVBAT = 7.3V
Driver dominant voltage
8
V_LoSUP_1k
0.6
5.6
Rload = 1000Ω
VBUSdom_DRV_LoSUP
VVBAT = 18V
Driver dominant voltage
8
V_HiSUP_1k_
0.8
5.7
Rload = 1000Ω
VBUSdom_DRV_HiSUP
The serial diode is
20
30
60
5.8 Pull up resistor to VBAT
8
RSIO
mandatory
5.9 Current limitation
VSIO = VBAT_max
8
ISIO_LIM
40
250
Input leakage current
Input leakage current at
driver off
5.10 the receiver including
–1
8
ISIO_PAS_dom
V = 0V
pull-up resistor as specified SIO
VVBAT = 12V
Driver off
Leakage current SIO
8V < VVBAT < 18V
5.11
8
ISIO_PAS_rec
30
recessive
8V < VSIO < 18V
VSIO ≥ VVBAT
Leakage current at ground
loss
Control unit disconnected GNDDevice = VS
8
ISIO_NO_gnd
VVBAT =12V
–1
1
5.12 from ground
Loss of local ground must 0V < VSIO < 18V
not affect communication in
the residual network
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
A
V
A
kΩ
A
mA
A
mA
A
V
A
V
A
V
A
V
A
kΩ
A
mA
A
mA
A
µA
A
mA
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
17
4931G–AUTO–04/09
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
Node has to sustain the
current that can flow under VVBAT disconnected
5.13 this condition. Bus must
VSUP_Device = GND
8
ISIO
100
remain operational under 0V < VSIO < 18V
this condition
VSIO_CNT =
Center of receiver
5.14
0.475 VS 0.5 VS 0.525 VS
8
VSIO_CNT
(Vth_dom + Vth_rec)/2
threshold
5.15 Receiver dominant state
VEN = 5V
8
VSIOdom
0.4 VS
8
VSIOrec
0.6 VS
5.16 Receiver recessive state VEN = 5V
8
VSIOhys
0.1 VS 0.175 VS
5.17 Receiver input hysteresis VHYS = Vth_rec – Vth_dom
THRec(max) = 0.744 × VVBAT
THDom(max) = 0.581 × VVBAT
VVBAT = 7V to 18V
8
D1
0.380
5.18 Duty cycle 1
tBit = 50 µs
D1 = tsio_rec(min) / 2 × tBit(11)
THRec(min) = 0.422 × VVBAT
THDom(min) = 0.284 × VVBAT
5.19 Duty cycle 2
VVBAT = 7V to 18V
8
D2
0.600
tBit = 50 µs
D2 = tsio_rec(max) / 2 × tBit(11)
Propagation delay of
trec_pd = max(trx_pdr, trx_pdf)(11)
5.20
6
8
trx_pd
7V < VVBAT < 18V
receiver
(11)
Symmetry of receiver
trx_sym = trx_pdr – trx_pdf
–2
+2
5.21
8
trx_sym
7V < VVBAT < 18V
propagation delay
6
Control Inputs DIR, PWM, WD, TX
10, 11,
0.3 ×
6.1 Input low-voltage threshold
VIL
6, 9
VVCC
0.7 ×
Input high-voltage
10, 11,
6.2
VIH
VVCC
threshold
6, 9
10, 11,
6.3 Hysteresis
HYS
0.3
0.5
0.8
6, 9
10, 11,
25
50
140
6.4 Pull-down resistor
DIR, PWM, WD, TX
RPD
6, 9
10, 11,
100
6.5 Rise/fall time
trf
6, 9
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
µA
A
V
A
V
V
V
A
A
A
A
A
µs
A
µs
A
V
A
V
A
V
A
kΩ
A
ns
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
18
ATA6824
4931G–AUTO–04/09
ATA6824
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
7
Charge Pump
VVBAT
7.1 Charge pump voltage
Load = 0A
21
VCP
+ VVG
VVBAT
Load = 3 mA,
21
VCP
7.2 Charge pump voltage
+ VVG – 1
CCP = 100 nF
Period charge pump
7.3
21
T100
9
11
oscillator
CP load current in VG
600
7.4
Load = 0A
21
IVGCPz
without CP load
CP load current in VG with Load = 3 mA,
21
IVGCP
4
7.5
CP load
CCP = 100 nF
Charge pump OK
TBD
5.6
TBD
7.6
21
VCPOK_UP
threshold UP
Charge pump OK
TBD
4.8
TBD
7.7
21
VCPOK_DOWN
threshold DOWN
8
H-bridge Driver
Low-side driver HIGH
VVG
8.1
26, 27
VLxH
VVG
output voltage
– 0.5V
ON-resistance of sink
RDSON_LxL,
8.2
26, 27
25
stage of pins L1, L2
x = 1, 2
ON-resistance of source
RDSON_LxH,
25
8.3
26, 27
x = 1, 2
stage of pins L1, L2
ILxL,
Output peak current at pins
26, 27
100
8.4
VLx = 3V
x = 1, 2
L1, L2, switched to LOW
Output peak current at pins
ILxH,
–100
8.5
VLx = 3V
26, 27
x = 1, 2
L1, L2, switched to HIGH
Pull-down resistance at
RPDLx
25
140
8.6
26, 27
x = 1, 2
pins L1, L2
ON-resistance of sink
RDSON_HxL,
25
8.7
VSx = 0
18, 20
x = 1, 2
stage of pins H1, H2
ON-resistance of source
RDSON_HxH,
25
8.8
VSx = VVBAT
18, 20
x = 1, 2
stage of pins H1, H2
V
= 13.5V
Output peak current at pins VBAT
IHxL,
8.9
18, 20
VSx = VVBAT
100
Hx, switched to LOW
x = 1, 2
VHx = VVBAT + 3V
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
V
A
V
A
µs
A
µA
A
mA
A
V
A
V
A
V
A
Ω
A
Ω
A
mA
A
mA
A
kΩ
A
Ω
A
Ω
A
mA
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
19
4931G–AUTO–04/09
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
= 13.5V
V
Output peak current at pins VBAT
IHxH,
–100
8.10
18, 20
VSx = VVBAT
x = 1, 2
Hx, switched to HIGH
VHx = VVBAT + 3V
Static switch output low
VSx = 0V
18, 20,
VHxL, VLxL
8.11
0.3
voltage at pins Hx and Lx IHx = 1 mA, ILx = 1 mA
26, 27
x = 1, 2
Static high-side switch
VVBAT +
VVBAT +
ILx = –10 µA
8.12 output high-voltage pins
18, 20
VHxHstat1(7)
(PWM = static)
VVG – 1
VVG
H1, H2
Sink resistance between
17, 18,
8.13
Switches off
RPDHx
25
140
Hx and Sx
19, 20
Dynamic Parameters
Propagation delay time,
Figure 5-6 on page 12
8.15 low-side driver from high to
0.5
26, 27
tLxHL
VVBAT = 13.5V
low
Propagation delay time,
26, 27
tLxLH
0.5 + tCC
8.16 low-side driver from low to VVBAT = 13.5V
high
VVBAT = 13.5V
8.17 Fall time low-side driver
0.5
26, 27
tLxf
CGx=5 nF
8.18 Rise time low-side driver VVBAT = 13.5V
26, 27
tLxr
0.5
Propagation delay time,
Figure 5-6 on page 12
0.5
8.19 high-side driver from high
18, 20
tHxHL
VVBAT = 13.5V
to low
Propagation delay time,
8.20 high-side driver from low to VVBAT = 13.5V
18, 20
tHxLH
0.5 + tCC
high
VVBAT = 13.5V,
18, 20
tHxf
8.21 Fall time high-side driver
0.5
CGx = 5 nF
8.22 Rise time high-side driver VVBAT = 13.5V
18, 20
tHxr
0.5
5
8.24 External resistor
4
RCC
5
8.25 External capacitor
4
CCC
RON of tCC switching
4
RONCC
8.26
200
transistor
RCC = 10 kΩ
4
tCC
3.75
4.45
8.27 Cross conduction time(8)
CCC = 1 nF
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
mA
A
V
A
V
A
kΩ
A
µs
A
µs
A
µs
A
µs
A
µs
A
µs
A
µs
A
µs
kΩ
nF
A
D
D
Ω
A
µs
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
20
ATA6824
4931G–AUTO–04/09
ATA6824
10. Electrical Characteristics (Continued)
All parameters given are valid for VTHUV ≤ VVBAT ≤ VTHOV and for –40°C ≤ ϑambient ≤ 150°C unless stated otherwise.
No. Parameters
Test Conditions
Pin
Symbol
Min
Typ
Max
Short circuit detection
(9)
8.28
17, 19
VSC
3.5
4
4.7
voltage
8.29 Short circuit detection time (10)
17, 19
tSC
5
10
15
9
Diagnostic Outputs DG1, DG2, DG3
14, 15,
9.1 Low level output current
VDG = 0.4V(6)
IL
2
16
14, 15,
IH
0.8
9.2 High level output current VDG = VCC – 0.4V(6)
16
* Type: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter
Notes: 1. DIR, PWM = high
Unit
Type*
V
A
µs
A
mA
A
mA
A
2. The use of X7R material is recommended
3. For higher values, stability at zero load is not guaranteed
4. Tested during qualification only
5. Value depends on T100; function tested with digital test pattern
6. Tested during characterization only
7. Supplied by charge pump
8. See section “Cross Conduction Time”
9. Voltage between source-drain of external switching transistors in active case
10. The short-circuit message will never be generated for switch-on time < tsc
11. See Figure 5-5 on page 9 “Definition of Bus Timing Parameters”
11. Errata
11.1
Faulty Pulse at DG1
A faulty pulse of approximately 100 ns appears at pin 16 (DG1) – signalizing short circuit condition – under following circumstances:
General condition: PWM = HIGH
and
detected undervoltage of VBAT (signalized at pin 15 = DG2)
or
detected overvoltage of VBAT (signalized at pin 15 = DG2)
or
detected undervoltage of the charge pump (signalized at pin 15 = DG2)
or
overtemperature shutdown
11.2
Problem Fix/Workaround
Set software to ignore the faulty pulse.
21
4931G–AUTO–04/09
12. Ordering Information
Extended Type Number
Package
Remarks
ATA6824-PNQW
QFN32, 5 mm × 5 mm
Pb-free
ATA6824-MFHW
TPQFP32, 7 mm × 7 mm
Pb-free
13. Package Information
Package: QFN_ 5 x 5_32L
Exposed pad 3.6 x 3.6
Dimensions in mm
Bottom
Not indicated tolerances ±0.05
3.6±0.15
Top
32
25
32
1
24
1
17
17
8
Pin1 identification
5
Z
0.2
0.9±0.1
22
0.5 nom.
3.5
technical drawings
according to DIN
specifications
Drawing-No.: 6.543-5124.01-4
Issue: 1; 28.11.05
9
0.4±0.1
Z 10:1
16
0.23±0.07
ATA6824
4931G–AUTO–04/09
ATA6824
D
D1
32
25
24
technical drawings
according to DIN
specifications
E
E1
e
1
Dimensions in mm
8
17
9
16
b
A2
A1
L
A
COMMON DIMENSIONS
(Unit of Measure = mm)
Symbol
MIN
NOM
MAX
1
0.15
1.05
A
E2
D2
A1
A2
1.2
0.05
0.95
D
9 BSC
D1
7 BSC
D2
3.5 BSC
E
9 BSC
E1
7 BSC
E2
L
0.45
3.5 BSC
0.6
0.3
0.37
N
1
b
3
NOTE
0.75
32
0.45
0.8 BSC
32
Package Drawing Contact:
[email protected]
TITLE
Package: epad TPQFP32
(acc. JEDEC OUTLINE)
11/25/08
DRAWING NO. REV.
6.543-5157.01-4
1
23
4931G–AUTO–04/09
14. Revision History
Please note that the following page numbers referred to in this section refer to the specific revision
mentioned, not to this document.
Revision No.
History
4931G-AUTO-04/09
• Section 9 “Noise and Surge Immunity” on page 14 changed
•
•
•
•
•
•
4931F-AUTO-02/09
24
•
•
•
•
•
•
•
•
VVAT to VVBAT in whole document changed
VBAT to VVBAT in whole document changed
Features on page 1 changed
Section 1 “Description” on page 1 changed
Table 4-1 “Typical External Components (See also Figure 1-1 on page 2)”
on page 5 changed
Figure 5-1 “Voltage Dependence and Timing of VCC Controlled RESET”
on page 7 added
Figure 5-5 “Definition of Bus Timing Parameters” on page 9 changed
Section 5.7 “Charge Pump” on page 11 changed
Section 6 “Absolute Maximum Ratings” on page 13 changed
Section 8 “Operating Range” on page 14 changed
Section 10 “Electrical Characteristics” on pages 15 to 21 changed
Section 11 “Errata” on page 21 added
Section 12 “Ordering Information” on page 22 changed
Section 13 “Package Information” on page 22 changed
4931E-AUTO-01/08
• Section 5.2 “5V/3.3V VCC Regulator” on pages 6 to 7 changed
• Section 5.4 “High Voltage Serial Interface” on page 9 changed
• Section 10 “Electrical Characteristics” numbers 4.1a and 4.3 on page 16
changed
4931D-AUTO-04/07
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Put datasheet in a new template
Section 1 “Description” on page 1 changed
Figure 1-1 “Block Diagram” on page 2 changed
Figure 2-1 “Pinning QFN32” on page 3 changed
Table 2-1 “Pin Description” on pages 3 to 4 changed
Table title Table 4-1 renamed
Section 5.1.1 “Power Supply” on page 5 changed
Section 5.1.3 “Temperature Supervisor” on page 6 changed
Section 5.3 “Reset and Watchdog Management” on page 6 changed
Section 5.4 “High Voltage Serial Interface” on page 8 changed
Section 6 “Absolute Maximum Ratings” on page 13 changed
Section 8 “Operating Range” on page 14 changed
Section 9 “Noise and Surge Immunity” on page 14 changed
Section 10 “Electrical Characteristics” on pages 15 to 21 changed
ATA6824
4931G–AUTO–04/09
Headquarters
International
Atmel Corporation
2325 Orchard Parkway
San Jose, CA 95131
USA
Tel: 1(408) 441-0311
Fax: 1(408) 487-2600
Atmel Asia
Unit 1-5 & 16, 19/F
BEA Tower, Millennium City 5
418 Kwun Tong Road
Kwun Tong, Kowloon
Hong Kong
Tel: (852) 2245-6100
Fax: (852) 2722-1369
Atmel Europe
Le Krebs
8, Rue Jean-Pierre Timbaud
BP 309
78054
Saint-Quentin-en-Yvelines Cedex
France
Tel: (33) 1-30-60-70-00
Fax: (33) 1-30-60-71-11
Atmel Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
Tel: (81) 3-3523-3551
Fax: (81) 3-3523-7581
Technical Support
[email protected]
Sales Contact
www.atmel.com/contacts
Product Contact
Web Site
www.atmel.com
Literature Requests
www.atmel.com/literature
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any
intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY
WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR
PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF
THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no
representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications
and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided
otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use
as components in applications intended to support or sustain life.
© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of
Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.
4931G–AUTO–04/09