Ordering number : ENA0797 Monolithic Linear IC LA6261D For Optical Disk Applications 6-chnnel Driver Overview The LA6261D is a 6-channel driver (BTL: 4ch, H-bridge: 2ch) developed for use in optical disk applications. Functions • Power amplifier 4-channel (BTL), 2-channel (H-bridge) built-in • IO max 700mA (Each channel) • Level shift circuit built-in (BTL AMP) • Overheat protection circuit (thermal shutdown) built-in • Separate power supply for H-bridge (2ch) • 3.3V regulator controller incorporated (output transistor provided externally) • With each H-bridge output control pin Specifications Maximum Ratings at Ta = 25°C Parameter Supply voltage Symbol Conditions VCC max Maximum output current Maximum input voltage IO max Each channel for ch1 to ch6 Ratings Unit 14 V 0.7 A V VINB 13 Mute pin voltage VMUTE 13 V Allowable power dissipation Pd max 1.2 W Independent IC Operating temperature Topr -30 to +85 °C Storage temperature Tstg -55 to +150 °C Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer' s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer' s products or equipment. 41807 MS PC B8-7328 No.A0797-1/7 LA6261D Recommended Operating Conditions at Ta = 25°C Parameter Symbol Supply voltage Conditions Ratings VCC Unit 5.6 to 13 V Electrical Characteristics at Ta = 25°C, VCC1=VCC2=8V, VREF=1.65V, unless otherwise specified. Parameter Symbol Ratings Conditions min typ Unit max All Blocks No-load current drain ON ICC-ON VREF Input voltage range VREF-IN All outputs ON *1 FWD = REV = 0V 30 1 50 mA VCC-1.5 V BTL AMP Block Output offset voltage VOFF -50 50 VIN Input to VIN1,2,3 and 4 0 VCC VO Voltage between each VO+ and VO- with RL = 8Ω 4 Closed-circuit voltage gain VG Gain between input and output Input voltage for MUTE ON VMTON Input voltage for MUTE OFF VMTOFF Input voltage range Output voltage (Saturated) Slew rate Voltage difference between channels 2 *3 0 ×2 between the amp and output SR V 5 V 4 *3 mV Times SVCC V 0.5 V 0.5 V/µs 6.7 V H Bridge Block Output voltage (Saturated) Voltage between each VO+ and VO- with VO-LOAD 6.2 RL=10Ω *2 Input low-level VIN-L 0 1 Input high-level VIN-H 2 SVCC Output voltage (Controlled) Voltage between each VO+ and VO- with VCONT V V 2.8 V VCONT = 3V and RL = 10Ω Regulator Block Output voltage Vreg IL = 100mA 3.05 3.3 3.55 Fluctuating output load ∆VRL IL = 0 to 200mA -50 0 10 mV VCC = 6 to 12V, IL = 100mA -15 21 60 mV ∆VvCC Fluctuating supply voltage V *1 Total current dissipation of SVCC, PVCC1 and PVCC2 at no load. *2 Output in the saturated condition. *3 BTL output ON with MUTE: [H] and BTL output OFF (HI impedance) with MUTE: [L]. *4 Design value Package Dimensions unit : mm (typ) 3170A 10.16 19 1 18 (3.25) 0.51min 3.0 3.95max 0.95 0.25 8.6 36 0.48 (1.1) Allowable power dissipation, Pd max -- W 32.4 1.78 Pd max -- Ta 1.2 Independent IC 1.2 1.0 0.8 0.4 0.2 0 -30 -20 SANYO : DIP36S(400mil) 0.62 0.6 0 20 40 60 80 85 100 Ambient temperature, Ta -- °C No.A0797-2/7 LA6261D Block Diagram VO4- 1 + − + − CH4 VO4+ 2 + − CH3 35 VO3- + − VO5- 3 CH5 33 VO2- Pre Drive CH2 32 VO1+ + − VO6- 5 34 VO2+ + − VO5+ 4 36 VO3+ VO6+ 6 31 VO1+ − Pre Drive PGND2 7 CH6 + − MUTE 8 30 PGND1 CH1 29 REGIN 28 PVCC1 PVCC2 9 VOLTAGE CONTROL AMP 27 REGOUT − + SVCC 10 11kΩ SGND 11 26 VIN1 BTL 22kΩ − VREFIN 12 + − 1kΩ 25 VIN1G + BUFFER AMP for VREF 11kΩ − 1kΩ 23 VIN2G + Mode Select REV6 14 24 VIN2 22kΩ − BUFFER AMP for 1/2VCC + VCONT6 13 SVCC 22kΩ 11kΩ 22 VIN3 FWD6 15 − Rererence Voltage VCONT5 16 + 1kΩ 21 VIN3G 22kΩ FWD5 18 Mode Select TSD REV5 17 − 11kΩ 7 VIN4 + Bandgap 1kΩ 8 VIN4G No.A0797-3/7 LA6261D Pin Function Pin No. 1 2 28 30 31 32 33 34 35 36 Pin Name function VO4VO4+ BTL Output pin (-) for channel 4 PVCC1 PGND1 VO1VO1+ VO2VO2+ VO3VO3+ Power for channels 1,2,3 and 4 (BTL), (SVCC short-circuited) Power GND for channels 1,2,3 and 4 (BTL) Equivalent circuit 28 BTL Output pin (+) for channel 4 BTL Output pin (-) for channel 1 BTL Output pin (+) for channel 1 VO* BTL Output pin (-) for channel 2 BTL Output pin (+) for channel 2 BTL Output pin (-) for channel 3 BTL Output pin (+) for channel 3 30 H-bridge Output pin (-) for channel 5 7 VO5VO5+ VO6VO6+ PGND2 9 PVCC2 Power for channels 5 and 6 (H-bridge) 3 4 5 6 9 H-bridge Output pin (+) for channel 5 H-bridge Output pin (-) for channel 6 H-bridge Output pin (+) for channel 6 Power GND for channels 5 and 6 (H-bridge) VO* 7 8 MUTE Input pin for BTL mute PVCC 10kΩ 100kΩ 8 PGND VREFIN Reference voltage input pin PVCC 12 300Ω 300Ω 12 SGND PGND SGND 13 VCONT6 Input pin for CH6 output voltage control 16 VCONT5 Input pin for CH5 output voltage control PVCC VCONT* PGND PGND REV6 CH6 Output change pin (REV), Logic input for H bridge 15 FWD6 CH6 Output change pin (FWD), Logic input for H bridge 17 REV5 CH5 Output change pin (REV), Logic input for H bridge 18 FWD5 CH5 Output change pin (FWD), Logic input for H bridge PVCC FWD* REV* 50kΩ PGND 50kΩ 14 SGND Continued on next page. No.A0797-4/7 LA6261D Continued from preceding page. Pin No. Pin Name 19 20 21 22 23 24 25 26 function VIN4G VIN4 Input pin for channel 4 (for gain control) VIN3G VIN3 Input pin for channel 3 (for gain control) VIN2G VIN2 Input pin for channel 2 (for gain control) VIN1G VIN1 Input pin for channel 1 (for gain control) Equivalent circuit Input pin for channel 4 PVCC Input pin for channel 3 11kΩ VIN* Input pin for channel 2 PGND Input pin for channel 1 300Ω PVCC 300Ω 1kΩ VIN*G PGND SGND 27 REGOUT Regulator pin (External PNP collector) PVCC 27 300Ω PGND SGND REGIN Regulator pin (External PNP base) SVCC PVCC 10kΩ 29 100Ω 29 PGND Truth Table (H Bridge) INPUT OUTPUT FWD5(6) REV5(6) VO5(6)+ L L Z VO5(6)Z L H H L H L L H H H L L No.A0797-5/7 LA6261D Application Circuit Example 1 VO4SLED M MOTOR M LOADING MOTOR M 2 VO4+ VO3- 35 3 VO5- VO2+ 34 4 VO5+ VO2- 33 5 VO6- VO1+ 32 6 VO6+ VO1- 31 SPINDLE MOTOR TRACKING COIL CHANGER MOTOR M + VO3+ 36 FOCUS COIL INPUT + 7 PGND2 PGND1 30 8 MUTE REGIN 29 9 PVCC2 PVCC1 28 10 SVCC REGOUT 27 11 SGND VIN1 26 12 VREFIN + + 3.3V Regulated Voltage INPUT VIN1G 25 VIN2 24 INPUT 13 VCONT6 INPUT 14 REV6 VIN2G 23 INPUT 15 FWD6 VIN3 22 INPUT 16 VCONT5 INPUT 17 REV5 VIN4 7 INPUT 18 FWD5 VIN4G 8 INPUT INPUT VIN3G 21 INPUT No.A0797-6/7 LA6261D SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above. This catalog provides information as of April, 2007. Specifications and information herein are subject to change without notice. PS No.A0797-7/7