pecifications a 1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23 AD7466/AD7467/AD7468 Preliminary Technical Data FEATURES Specified for VDD of 1.8 V to 3.6 V Low Power: 0.9 mW max at 60 kSPS with 3.6 V Supplies 0.4 mW max at 100 kSPS with 1.8 V Supplies Fast Throughput Rate: 100 kSPS Wide Input Bandwidth: 70dB SNR at 30 kHz Input Frequency Flexible Power/Serial Clock Speed Management No Pipeline Delays High Speed Serial Interface µWire/DSP Compatible SPI/QSPI/µ FUNCTIONAL BLOCK DIAGRAM VDD VIN 12/10/8-BIT SUCCESSIVE APPROXIMATION ADC T/H SCLK Standby Mode: 0.5 µA max 6-Lead SOT-23 Package and 8 lead µSOIC CONTROL LOGIC SDATA CS APPLICATIONS AD7466/67/68 Battery Powered Systems Medical Instruments GND Ramote Data Acquisition Isolated Data Acquisition PRODUCT HIGHLIGHTS GENERAL DESCRIPTION 1. Specified for Supply voltages of 1.8 V to 3.6 V The AD7466/AD7467/AD7468 are 12/10/8-bit, high speed, low power, successive-approximation ADCs respectively. The parts operate from a single 1.8 V to 3.6 V power supply and feature throughput rates up to 100 kSPS. The parts contain a low-noise, wide bandwidth track/hold amplifier which can handle input frequencies in excess of 100 kHz. The conversion process and data acquisition are controlled using CS and the serial clock, allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of CS and the conversion is also initiated at this point. There are no pipelined delays associated with the part. The AD7466/AD7467/AD7468 use advanced design techniques to achieve very low power dissipation at high throughput rates. 2. 8/10/12-Bit ADCs in a SOT-23 package. 3. High Throughput with Low Power Consumption 4. Flexible Power/Serial Clock Speed Management The conversion rate is determined by the serial clock allowing the conversion time to be reduced through the serial clock speed increase. Automatic power down after conversion, which allows the average power cunsumption to be reduced when in powerdown. Power consumption is 0.5 µA max when in powerdown. 5. Reference derived from the power supply. 6. No Pipeline Delay The part features a standard successive-approximation ADC with accurate control of the conversions via a CS input. The reference for the part is taken internally from VDD. This allows the widest dynamic input range to the ADC. Thus the analog input range for the part is 0 to VDD. The conversion rate is determined by the SCLK. REV. PrC 07/01 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 Analog Devices, Inc., 2001 pecifications AD7466–SPECIFICATIONS1 (VT DD MIN Parameter DYNAMIC PERFORMANCE Signal-to-Noise + Distortion (SINAD) 2 Signal-to-Noise Ratio (SNR) 2 Total Harmonic Distortion (THD)2 Peak Harmonic or Spurious Noise (SFDR)2 Intermodulation Distortion (IMD) 2 Second Order Terms Third Order Terms Aperture Delay Aperture Jitter Full Power Bandwidth Full Power Bandwidth = 1.8 V to 3.6 V, fSCLK = 2.4 MHz, fSAMPLE = 100 kSPS unless otherwise noted; TA = to TMAX, unless otherwise noted.) B Version1, 2 Unit Test Conditions/Comments fIN = 30 kHz Sine Wave 70 71 –78 –80 dB dB dB dB –78 –78 10 30 TBD TBD dB typ dB typ ns typ ps typ MHz typ MHz typ 12 ±1.5 ±0.6 –0.9/+1.5 ±0.75 ±1.5 ±1.5 Bits LSB LSB LSB LSB LSB LSB ANALOG INPUT Input Voltage Ranges DC Leakage Current Input Capacitance 0 to VDD ±1 30 V µA max pF typ LOGIC Input Input Input Input Input 0.7(V DD) 0.4 ±1 ±1 10 V min V max µA max µA typ pF max DC ACCURACY Resolution Integral Nonlinearity 2 Differential Nonlinearity2 Offset Error3 Gain Error3 INPUTS High Voltage, VINH Low Voltage, VINL Current, IIN, SCLK Pin Current, IIN, CS Pin Capacitance, C IN2,3 LOGIC OUTPUTS Output High Voltage, VOH Output Low Voltage, V OL Floating-State Leakage Current Floating-State Output Capacitance 2,3 Output Coding CONVERSION RATE Conversion Time Track/Hold Acquisition Time Throughput Rate POWER REQUIREMENTS VDD IDD Normal Mode (Operational) Power-Down Power Dissipation 4 Normal Mode (Operational) Power-Down min min typ typ fa = 29.1 kHz, fb = 29.9 kHz max typ max typ max max @ 3 dB @ 0.1 dB Guaranteed No Missed Codes to 12 Bits VDD = 1.8 V to 3.6 V Typically 10 nA, VIN = 0 V or VDD VDD – 0.2 V min ISOURCE = 200 µA; VDD = 1.8 V to 3.6 V 0.2 V max ISINK = 200 µA ±10 µA max 10 pF max Straight (Natural) Binary 6.66 TBD TBD 100 µs max ns max ns max kSPS max 1.8/3.6 V min/max 350 200 µA max µA max Digital I/Ps = 0 V or VDD VDD = 3 V. SCLK On or Off VDD = 1.8 V. SCLK On or Off 0.5 80 µA max µA max SCLK Off SCLK On TBD mW max mW max µW max µW max VDD = 3 V. fSAMPLE = TBD VDD = 1.8 V. fSAMPLE = TBD VDD = 3 V. SCLK Off VDD = 1.8 V. SCLK Off 1.5 0.9 Sixteen SCLK Cycles Full-Scale Step Input Sine Wave Input See Serial Interface Section NOTES 1 Temperaturerangesasfollows:BVersions:–40°Cto+85°C. 2 SeeTerminology. 3 Sampletestedat25°Ctoensurecompliance. 4 SeePowerVersusThroughputRatesection. Specificationssubjecttochangewithoutnotice. –2– REV. PrC pecifications AD7467–SPECIFICATIONS1 (VDD = 1.8 V to 3.6 V, fSCLK = 2.4 MHz, fSAMPLE = 100 kSPS unless otherwise noted; TA = TMIN to TMAX, unless otherwise noted.) B Version1, 2 Unit 61 –73 –74 dB min dB max dB max –78 –78 10 30 TBD dB typ dB typ ns typ ps typ MHz typ @ 3 dB Full Power Bandwidth TBD MHz typ @ 0.1 dB DC ACCURACY Resolution Integral Nonlinearity Differential Nonlinearity Offset Error Gain Error 10 ±1 ±0.9 ±1 ±1 Bits LSB LSB LSB LSB Guaranteed No Missed Codes to 10 Bits ANALOG INPUT Input Voltage Ranges DC Leakage Current Input Capacitance 0 to VDD ±1 30 V µA max pF typ LOGIC Input Input Input Input Input 0.7(V DD) 0.4 ±1 ±1 10 V min V max µA max µA typ pF max Parameter DYNAMIC PERFORMANCE Signal-to-Noise + Distortion (SINAD)2 Total Harmonic Distortion (THD)2 Peak Harmonic or Spurious Noise (SFDR)2 Intermodulation Distortion (IMD)2 Second Order Terms Third Order Terms Aperture Delay Aperture Jitter Full Power Bandwidth INPUTS High Voltage, VINH Low Voltage, VINL Current, IIN, SCLK Pin Current, IIN, CS Pin Capacitance, CIN2,3 Test Conditions/Comments fIN = 30 kHz Sine Wave, fa = 29.1 kHz, fb = 29.9 kHz max max max max LOGIC OUTPUTS Output High Voltage, VOH Output Low Voltage, VOL Floating-State Leakage Current Floating-State Output Capacitance2,3 Output Coding VDD – 0.2 V min 0.2 V max ±10 µA max 10 pF max Straight (Natural) Binary CONVERSION RATE Conversion Time Track/Hold Acquisition Time Throughput Rate 5 TBD 100 µs max ns max kSPS max 1.8/3.6 V min/max 350 200 0.5 80 µA µA µA µA TBD TBD 1.5 0.9 mW max mW max µW max µW max POWER REQUIREMENTS VDD I DD Normal Mode (Operational) Power-Down Mode Power Dissipation4 Normal Mode (Operational) Power-Down max max max max VDD = 1.8 to 3.6 V Typically 10 nA, VIN = 0 V or VDD ISOURCE = 200 µA; ISINK = 200 µA 12 SCLK Cycles with SCLK at 20 MHz See Serial Interface Section Digital I/Ps = 0 V or VDD VDD = 3 V . SCLK On or Off VDD = 1.8 V . SCLK On or Off SCLK Off SCLK On VDD VDD VDD VDD = = = = 3 V. fSAMPLE = 100 kSPS 1.8 V. fSAMPLE = TBD 3 V. SCLK Off 1.8 V. SCLK Off NOTES 1 Temperaturerangesasfollows:BVersions:–40°Cto+85°C. 2 SeeTerminology. 3 Sampletestedat25°Ctoensurecompliance. 4 SeePowerVersusThroughputRatesection. Specificationssubjecttochangewithoutnotice. –3– REV. PrC pecifications AD7468–SPECIFICATIONS1 (VDD = 1.8 V to 3.6 V, fSCLK = 2.4 MHz, fSAMPLE = 100 kSPS unless otherwise noted; TA = TMIN to TMAX, unless otherwise noted.) B Version1, 2 Unit 49 –65 –65 dB min dB max dB max –68 –68 10 30 TBD dB typ dB typ ns typ ps typ MHz typ @ 3 dB TBD MHz typ @ 0.1 dB DC ACCURACY Resolution Integral Nonlinearity Differential Nonlinearity Offset Error Gain Error Total Unadjusted Error (TUE) 8 ±0.5 ±0.5 ±0.5 ±0.5 ±0.5 Bits LSB LSB LSB LSB LSB ANALOG INPUT Input Voltage Ranges DC Leakage Current Input Capacitance 0 to VDD ±1 30 V µA max pF typ LOGIC Input Input Input Input Input 0.7(V DD) 0.4 ±1 ±1 10 V min V max µA max µA typ pF max Parameter DYNAMIC PERFORMANCE Signal-to-Noise + Distortion (SINAD)2 Total Harmonic Distortion (THD)2 Peak Harmonic or Spurious Noise (SFDR)2 Intermodulation Distortion (IMD)2 Second Order Terms Third Order Terms Aperture Delay Aperture Jitter Full Power Bandwidth Full Power Bandwidth Test Conditions/Comments fIN =30 kHz Sine Wave, fSAMPLE=100kSPS fa = 29.1 kHz, fb = 29.9 kHz 2 INPUTS High Voltage, VINH Low Voltage, VINL Current, IIN, SCLK Pin Current, IIN, CS Pin Capacitance, CIN2,3 LOGIC OUTPUTS Output High Voltage, VOH Output Low Voltage, VOL Floating-State Leakage Current Floating-State Output Capacitance3, Output Coding CONVERSION RATE Conversion Time Track/Hold Acquisition Time Throughput Rate POWER REQUIREMENTS VDD I DD Normal Mode (Static) Power-Down Mode Power Dissipation5 Normal Mode (Operational) Power-Down 4 max max max max max VDD – 0.2 V min 0.2 V max ±10 µA max 10 pF max Straight (Natural) Binary 4.166 TBD 100 µs max ns max kSPS max 1.8/3.6 V min/max 350 200 0.5 80 µA µA µA µA TBD TBD 1.5 0.9 mW max mW max µW max µW max max max max max Guaranteed No Missed Codes to 8 Bits VDD = 1.8 to 3.6 V Typically 10 nA, VIN = 0 V or VDD ISOURCE = 200 µA; VDD = 1.8 V to 3.6 V ISINK = 200 µA 10 SCLK Cycles with SCLK at 2.4 MHz See Serial Interface Section Digital I/Ps = 0 V or VDD VDD = 3V. SCLK On or Off VDD = 1.8 V . SCLK On or Off SCLK Off SCLK On VDD VDD VDD VDD = = = = 3 V. fSAMPLE = TBD 1.8 V. fSAMPLE = TBD 3 V. SCLK Off 1.8 V. SCLK Off NOTES 1 Temperaturerangesasfollows:BVersions:–40°Cto+85°C. 2 SeeTerminology. 3 Sampletestedat25°Ctoensurecompliance. 4 SeePowerVersusThroughputRatesection. Specificationssubjecttochangewithoutnotice. –4– REV. PrC pecifications AD7466/AD7467/AD7468 TIMING SPECIFICATIONS1 (VDD = +1.8 V to +3.6 V; TA = TMIN to TMAX, unless otherwise noted.) Parameter AD7466 Units fSCLK 2 kHz min MHz max tCONVERT tquiet 10 TBD 16* tSCLK TBD t1 t2 t33 t43 t5 t6 t7 t84 tpower-up5 TBD 10 TBD TBD 0.4tSCLK 0.4tSCLK TBD TBD TBD ns ns ns ns ns ns ns ns µs ns min min min max max min min min max typ Description Minimum Quiet Time required between Bus Relinquish and start of next conversion Minimum CS Pulse Width CS to SCLK Setup Time Delay from CS Until SDATA 3-State Disabled Data Access Time After SCLK Falling Edge SCLK Low Pulse Width SCLK High Pulse Width SCLK to Data Valid Hold Time SCLK falling Edge to SDATA High Impedance Power up time from Full Power-down. NOTES 1 Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of 1.6 Volts. 2 Mark/Space ratio for the SCLK input is 40/60 to 60/40. 3 Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.0 V. 4 t8 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading. 5 See Power-up Time section. Specifications subject to change without notice. ABSOLUTE MAXIMUM RATINGS 1 (TA = +25°C unless otherwise noted) VDD to GND –0.3 V to TBD V Analog Input Voltage to GND –0.3 V to VDD + 0.3 V Digital Input Voltage to GND –0.3 V to TBDV Digital Output Voltage to GND –0.3 V to VDD + 0.3 V Input Current to Any Pin Except Supplies2 ±10 mA Operating Temperature Range Commercial (A, B Version) –40°C to +85°C Storage Temperature Range –65°C to +150°C Junction Temperature +150°C SOT-23 Package, Power Dissipation 450 mW θJA Thermal Impedance 229.6°C/W (SOT23) 205.9°C/W (µSOIC) θJC Thermal Impedance 91.99°C/W (SOT23) 43.74°C/W (µSOIC) Lead Temperature, Soldering Vapor Phase (60 secs) +215°C Infared (15 secs) +220°C ESD TBD 200µ A TO O UT P UT P IN +1.6V CL 50p F 200µ A CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7466/AD7467/AD7468 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. –5– IO H Figure 1. Load Circuit for Digital Output Timing Specifications NOTES 1 Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 Transient currents of up to 100 mA will not cause SCR latch up. REV. PrC IO L pecifications AD7466/AD7467/AD7468 PIN FUNCTION DESCRIPTION Pin Pin No. Mnemonic 6 CS 1 2 VDD GND 3 5 VIN SDATA 4 SCLK Function Chip Select. Active low logic input. This input provides the dual function of initiating conversions on the AD7466/AD7467/AD7468 and also frames the serial data transfer. Power Supply Input. The VDD range for the AD7466/67/68 is from +1.8 V to +3.6 V. Analog Ground. Ground reference point for all circuitry on the AD7466/AD7467/AD7468. All analog input signals should be referred to this GND voltage. Analog Input. Single-ended analog input channel. The input range is 0 to VDD. Data Out. Logic Output. The conversion result from the AD7466/AD7467/AD7468 is provided on this output as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data stream from the AD7466 consists of four leading zeros followed by the 12 bits of conversion data which is provided MSB first. The data stream for the AD7467 consists of four leading zeros followed by 10 bits of data. The datastream for the AD7468 consists of four leading zeros followed by 8 bits of data. Serial Clock. Logic input. SCLK provides the serial clock for accessing data from the part. This clock input is also used as the clock source for the AD7466/AD7467/AD7468 conversion process. ORDERING GUIDE Model AD7466BRT AD7467BRT AD7468BRT AD7466BRM AD7467BRM AD7468BRM EVAL-AD7466CB 3 EVAL-AD7467CB 3 EVAL-CONTROL BRD2 4 Temperature Range Linearity Error (LSB)1 Package Option2 Branding Information –40°C –40°C –40°C –40°C –40°C –40°C ±1 max ±1 max ±0.5 max ±1 max ±1 max ±0.5 max RT-6 RT-6 RT-6 RM-8 RM-8 RM-8 CLB CMB CNB CQB CRB CSB to to to to to to +85°C +85°C +85°C +85°C +85°C +85°C NOTES 1 Linearity Error here refers to integral linearity error. 2 RT = SOT-23, RM = µSOIC. 3 This can be used as a stand-alone evaluation board or in conjunction with the EVAL-CONTROL BOARD for evaluation/demonstration purposes. 4 This board is a complete unit allowing a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. AD7466/67/68 PINCONFIGURATION AD7466/67/68 SOT-23 VDD 1 GND 2 VIN 3 CS 6 AD7466/7/8 TOP VIEW (Not to Scale) 5 SDATA 4 SCLK AD7466/67/68 µSOIC CS 1 SDATA 2 SCLK 3 NC 4 AD7466/7/8 TOP VIEW (Not to Scale) –6– 8 VDD 7 GND 6 VIN 5 NC REV. PrC pecifications AD7466/AD7467/AD7468 TERMINOLOGY Integral Nonlinearity This is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7466/67/68 the endpoints of the transfer function are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition. Differential Nonlinearity Total Harmonic Distortion Total harmonic distortion (THD) is the ratio of the rms sum of harmonics to the fundamental. For the AD7466/ AD7467/AD7468, it is defined as: 2 THD (dB ) = 20 log 2 2 2 2 V2 + V3 + V 4 + V5 + V 6 V1 This is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC. where V1 is the rms amplitude of the fundamental and V2, V3, V4, V5 and V6 are the rms amplitudes of the second through the sixth harmonics. Offset Error Peak Harmonic or Spurious Noise This is the deviation of the first code transition (00 . . . 000) to (00 . . . 001) from the ideal, i.e AGND + 1 LSB. Gain Error This is the deviation of the last code transition (111 . . . 110) to (111 . . . 111) from the ideal (i.e., VREF – 1LSB) after the offset error has been adjusted out. Track/Hold Acquisition Time The track/hold amplifier returns into track mode at the end of conversion. Track/Hold acquisition time is the time required for the output of the track/hold amplifier to reach its final value, within ±0.5 LSB, after the end of conversion. See serial interface timing section for more details. Signal to (Noise + Distortion) Ratio This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency (fS/2), excluding dc. The ratio is dependent on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by: Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to fS/2 and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it will be a noise peak. Intermodulation Distortion With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa ± nfb where m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa – fb), while the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb). The AD7466/AD7467/AD7468 are tested using the CCIF standard where two input frequencies are used. In this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals expressed in dBs. Signal to (Noise + Distortion) = (6.02 N + 1.76) dB Thus for a 12-bit converter, this is 74 dB and for a 10bit converter this is 62dB. REV. PrC –7– pecifications AD7466/AD7467/AD7468 AD7466/AD7467/AD7468 CURVES TYPICAL PERFORMANCE Figure 2 shows a typical FFT plot for the AD7466 at 100 kHz sample rate and 30 kHz input frequency. 0 TITLE TITLE 0 0 0 0 0 0 0 0 0 TITLE 0 0 0 0 0 0 0 0 TITLE 0 TITLE 0 TITLE Figure 4. PSRR vs Supply Ripple Frequency Figure 2. AD7466 Dynamic Performance at 100 kSPS 0 0 0 0 0 0 0 0 0 0 TITLE 0 0 0 0 0 0 0 TITLE 0 0 0 Figure 5. AD7466 THD vs Analog Input Frequency at 100 kSPS Figure 3. AD7466 SINAD vs Analog Input Frequency at 100 kSPS –8– REV. PrC pecifications AD7466/AD7467/AD7468 CIRCUIT INFORMATION The AD7466/AD7467/AD7468 are fast, micro-power, 12/ 10/8-bit, A/D converters respectively. The parts can be operated from a +1.8 V to +3.6 V supply. When operated from any supply voltage within this range, the AD7466/ AD7467/AD7468 is capable of throughput rates of 100 kSPS when provided with a 2 MHz clock. CHARGE REDISTRIBUTION DAC SAMPLING CAPACITOR A V IN SW1 The AD7466/AD7467/AD7468 provides the user with an on-chip track/hold, A/D converter, and a serial interface housed in a tiny 6-pin SOT-23 package, which offers the user considerable space saving advantages over alternative solutions. The serial clock input accesses data from the part but also provides the clock source for the successiveapproximation A/D converter. The analog input range is 0 to VDD. An external reference is not required for the ADC and neither is there a reference on-chip. The reference for the AD7466/AD7467/AD7468 is derived from the power supply and thus gives the widest dynamic input range. CONTROL LOGIC SW2 B CONVERSION PHASE COMPAR ATOR V DD / 2 AGND Figure 9. ADC Conversion Phase ADC TRANSFER FUNCTION The output coding of the AD7466/AD7467/AD7468 is straight binary. The designed code transitions occur at successive integer LSB values (i.e., 1LSB, 2LSBs, etc.). The LSB size is = VDD/4096 for the AD7466,the LSB size is = VDD/1024 for the AD7467, and the LSB size is = VDD/256 for the AD7468 . The ideal transfer characteristic for the AD7466/AD7467/AD7468 is shown in figure 10 below. The AD7466/AD7467/AD7468 also features an automatic power-down mode option to allow power saving between conversions. The power-down feature is implemented across the standard serial interface as described in the “Modes of Operation” section. 111...111 111...110 CONVERTER OPERATION ADC CODE The AD7466/AD7467/AD7468 is a successive approximation analog-to-digital converter based around a charge redistribution DAC. Figures 8 and 9 show simplified schematics of the ADC. Figure 8 shows the ADC during its acquisition phase. SW2 is closed and SW1 is in position A, the comparator is held in a balanced condition and the sampling capacitor acquires the signal on VIN. 111...000 1LSB = V DD/4096 (AD7466) 1LSB = V DD/1024 (AD7467) 1LSB = V DD/256 (AD7468) 011...111 000...010 000...001 000...000 0V 1LSB +VDD-1LSB ANALOG INPUT Figure 10. AD7466/67/68 Transfer Characteristic CHARGE REDISTR IB UTI ON DAC SA MP LI NG CA PAC ITO R A VIN CO N TRO L LO GIC SW1 B SW2 ACQ UI SI TI ON PHASE CO MPA R ATO R AG ND VDD / 2 Figure 8. ADC Acquisition Phase When the ADC starts a conversion, see figure 9, SW2 will open and SW1 will move to position B causing the comparator to become unbalanced. The Control Logic and the Charge Redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced the conversion is complete. The Control Logic generates the ADC output code. Figure 10 shows the ADC transfer function. REV. PrC –9– pecifications AD7466/AD7467/AD7468 TYPICAL CONNECTION DIAGRAM Figure 11 shows a typical connection diagram for the AD7466/AD7467/AD7468. V REF is taken internally from VDD and as such VDD should be well decoupled. This provides an analog input range of 0V to VDD. For the AD7466 the conversion result is output in a 16-bit word with four leading zeroes followed by the MSB of the 12bit result. The AD7467 conversion result consists of four leading zeros followed by the MSB of the 10-bit result. The AD7468 conversion result consists of four leading zeros followed by the MSB of the 8-bit result. Alternatively, because the supply current required by the AD7466/AD7467/AD7468 is so low, a presision reference can be used as the supply source to the AD7466/AD7467/ AD7468. A REF19x voltage reference (REF193 for 3V, REF192 for 2.5 V ) can be used to supply the required voltage to the ADC - see figure 11. This configuration is especially useful if your power supply is quite noisy or if the system supply voltages are at some value other than 3V (e.g. 2.5V). The REF19x will output a steady voltage to the AD7466/AD7467/AD7468. In applications where power consumption is important, the automatic power down mode of the ADC and the sleep mode of the REF19x reference should be used to improve power performance. See Modes of Operation section of the datasheet. Analog Input Figure 12 shows an equivalent circuit of the analog input sturcture of the AD7466/AD7467/7468. The two diodes D1 and D2 provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 200mV. This will cause these diodes to become forward biased and start conducting current into the substrate. The capacitor C1 in figure 12 is typically about 4pF and can primarily be attributed to pin capacitance. The resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about 100Ω. The capacitor C2 is the ADC sampling capacitor and has a capacitance of 16pF typically. For ac applications, removing high frequency components from the analog input signal is recommended by use of a band-pass filter on the relevant analog input pin. In applications where harmonic distortion and signal to noise ratio are critical the analog input should be driven VDD D1 C2 16PF R1 VIN C1 4pF D2 CONVERSION PHASE - SWITCH OPEN TRACK PHASE - SWITCH CLOSED +3V 1mA 680nF VDD 0V toVDD INPUT VIN 0.1µF REF193 1µF 10µF TANT 0.1µF +5V SUPPLY AD7466/67/68 SCLK µC/µP Figure 12. Equivalent Analog Input Circuit SDATA GND CS SERIAL INTERFACE Figure 11. REF193 as Power Supply to AD7466/AD7467/ AD7468 from a low impedance source. Large source impedances will significantly affect the ac performance of the ADC. This may necessitate the use of an input buffer amplifier. The choice of the op amp will be a function of the particular application. When no amplifier is used to drive the analog input the source impedance should be limited to low values. The maximum source impedance will depend on the amount of total harmonic distortion (THD) that can be tolerated. The THD will increase as the source impedance increases and performance will degrade. Figure 13 shows a graph of the Total Harmonic Distortion vs. analog input signal frequency for different source impedances when using a supply voltage of 2.7V and sampling at a rate of 100 kSPS. –10– REV. PrC pecifications AD7466/AD7467/AD7468 MODE OF OPERATION TITLE 0 The AD7466/AD7467/AD7468 automatically enters powerdown at the end of each conversion. This mode of operation is designed to provide flexible power management options and to optimize the power dissipation/ throughput rate ratio for differing application requirements. Figure 14 shows the general diagram of the operaion of the AD7466/AD7467/AD7468. On the falling CS edge the part begins to power up and the Track and Hold, which was in Hold while the part was in power down, will go into track mode. When operating the part with a 2.4 MHz clock it will take 2 clock cycles to fully power up the part and acquire the input signal. On the third SCLK falling edge after the CS falling edge the Track and Hold will return to hold mode. For the AD7466 sixteen serial clock cycles are required to complete the conversion and access the complete conversion result.On the 16th SCLK falling edge the part will automatically enter power down . The AD7467 will automatically enter powerdown on the fourteenth SCLK falling edge. The AD7468 will automatically enter powerdown on the twelveth SCLK falling edge. When supplies are first applied to the AD7466/AD7467/AD7468 a dummy conversion should be performed to ensure that the part is in powerdown mode. 0 0 0 0 0 0 TITLE 0 0 0 Figure 13. THD vs. Analog Input Frequency for Various Source Impedance Digital Inputs The digital inputs applied to the AD7466/AD7467/ AD7468 are not limited by the maximum ratings which limit the analog inputs. One advantage of SCLK and CS not being restricted by the VDD + 0.3V limit is the fact that power supply sequencing issues are avoided. If CS or SCLK are applied before VDD then there is no risk of latch-up as there would be on the analog inputs if a signal greater than 0.3V was applied prior to VDD. The conversion is iniated on the falling edge of CS as described in the Serial Interface section. For the AD7466 if CS is brought high any time before the 16th SCLK falling edge the part will enter power down and the conversion that was initiated by the falling edge of CS will be terminated and SDATA will go back into tri-state. This also applies for the AD7467/AD7468, if CS is brought high before the conversion is complete (the 14th SCLK falling edge for the AD7467, and the 12th SCLK falling edge for the AD7468) the part will enter powerdown and the conversion will be terminated. Once a data transfer is complete (SDATA has returned to tri-state), another conversion can be initiated after the quiet time, tquiet, has elapsed by bringing CS low again. THE PART BEGINS TO POWER UP AD7468 ENTERS AD7467 ENTERS POWERDOWN AD7466 ENTERS POWERDOWN POWERDOWN 12 1 2 3 14 16 VALIDDATA Figure 14. Normal Mode Operation REV. PrC –11– pecifications AD7466/AD7467/AD7468 terminated and the SDATA line will go back into tri-state and the AD7467 will enter powerdown, otherwise SDATA returns to tri-state on the 14th SCLK falling edge as ahown in figure 16. Fourteen serial clock cycles are required to perform the conversion process and to access data from the AD7467. SERIAL INTERFACE Figure 15, 16, 17 show the detailed timing diagram for serial interfacing to the AD7466/AD7467/AD7468.The serial clock provides the conversion clock and also controls the transfer of information from the ADC during a conversion. On the CS falling edge the part begins to power up. The falling edge of CS puts the track and hold into track mode and takes the bus out of tristate. The conversion is also initiated at this point and will require 16 SCLK cycles to complete. On the third SCLK falling edge the part should be fully powered up, as shown in figure 15 at point B. On the third SCLK falling edge after the CS falling edge the track and hold will return to hold. On the 16th SCLK falling edge the SDATA line will go back into tristate and the AD7466 will enter power down. If the rising edge of CS occurs before 16 SCLKs have elapsed then the conversion will be terminated and the SDATA line will go back into tri-state and the part will enter power down, otherwise SDATA returns to tri-state on the 16th SCLK falling edge as shown in Figure 15. Sixteen serial clock cycles are required to perform the conversion process and to access data from the AD7466. For the AD7468, the 12th SCLK falling edge will cause the SDATA line to go back into tri-state and the part will enter powerdown. If the rising edge of CS occurs before 12 SCLKs have elapsed then the conversion will be terminated and the SDATA line will go back into tri-state and the AD7468 will enter powerdown, otherwise SDATA returns to tri-state on the 12th SCLK falling edge as ahown in figure 17. Twelve serial clock cycles are required to perform the conversion process and to access data from the AD7468. CS going low provides the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges beginning with the 2nd leading zero, thus the first falling clock edge on the serial clock has the first leading zero provided and also clocks out the second leading zero. For the Ad7466 the final bit in the data transfer is valid on the sixteenth falling edge, having being clocked out on the previous (15th) falling edge. For the AD7467, the fourteenth SCLK falling edge will cause the SDATA line to go back into tri-state and the part will enter powerdown. If the rising edge of CS occurs before 14 SCLKs have elapsed then the conversion will be CS t convert B t2 SCLK 1 t6 3 2 4 5 13 15 14 t5 SDATA 3-STATE ZERO ZERO ZERO Z t DB2 DB10 DB11 tquie t8 t7 t4 t3 16 DB1 DB0 3-STATE 4 LEADING ZERO'S Figure 15. AD7466 Serial Interface Timing Diagram CS t c on v ert B t2 SCLK 1 t6 3 2 4 Z 3-STATE 13 14 t5 t3 SDATA 5 ZERO ZERO ZERO t4 t7 DB9 DB8 t8 DB0 t qu iet 3-STATE 4 LEAD IN G ZERO'S Figure 16. AD7467 Serial Interface Timing Diagram CS tconvert B t2 SCLK 1 t6 3 2 4 t3 SDATA 3-STATE Z 12 11 t5 t7 tquiet t4 ZERO ZERO ZERO 4 LEADING ZERO'S DB7 t8 DB0 3-STATE 8 BITS OF DATA Figure 17. AD7468 Serial Interface Timing Diagram –12– REV. PrC pecifications AD7466/AD7467/AD7468 MICROPROCESSOR INTERFACING The serial interface on the AD7466/AD7467/AD7468 allows the part to be directly connected to a range of many different microprocessors. This section explains how to interface the AD7466/AD7467/AD7468 with some of the more common microcontroller and DSP serial interface protocols. AD7466/7/8 to TMS320C5xC54x The serial interface on the TMS320C5x uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD7466/67/68. The CS input allows easy interfacing between the TMS320C5x and the AD7466/67/68 without any glue logic required. The serial port of the TMS320C5x/C54x is set up to operate in burst mode with internal CLKX (TX serial clock) and FSX (TX frame sync). The serial port control register (SPC) must have the following setup: FO = 0, FSM = 1, MCM = 1 and TXM = 1. The format bit, FO, may be set to 1 to set the word length to 8-bits, in order to implement the power-down mode on the AD7466/67/68. The connection diagram is shown in Figure 18. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the TMS320C5x/C54x will provide equidistant sampling. AD7466/7/8* SCLK TMS320C5x/C54x* CLKX equidistant sampling is necessary. However, in this example, the timer interrupt is used to control the sampling rate of the ADC and under certain conditions, equidistant sampling may not be acheived. The Timer registers etc. are loaded with a value which will provide an interrupt at the required sample interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and hence the reading of data. The frequency of the serial clock is set in the SCLKDIV register. When the instrustion to transmit with TFS is given, (i.e. AX0=TX0), the state of the SCLK is checked. The DSP will wait until the SCLK has gone High, Low and High before transmission will start. If the timer and SCLK values are chosen such that the instruction to transmit occurs on or near the rising edge of SCLK, then the data may be transmitted or it may wait until the next clock edge. For example, the ADSP2111 has a master clock frequency of 16MHz. If the SCLKDIV register is loaded with the value 3 then a SCLK of 2MHz is obtained, and 8 master clock periods will elapse for every 1 SCLK period. If the timer registers are loaded with the value 803, then 100.5 SCLKs will occur between interrupts and subsequently between transmit instructions. This situation will result in non-equidistant sampling as the transmit instruction is occuring on a SCLK edge. If the number of SCLKs between interrupts is a whole integer figure of N then equidistant sampling will be implemented by the DSP. CLKR SDATA DR CS FSX AD7466/7/8* ADSP21xx* SCLK SCLK SDATA DR FSR CS *Additional Pins omitted for clarity RFS TFS Figure 18. Interfacing to the TMS320C5x *Additional Pins omitted for clarity AD7466/7/8 to ADSP21xx The ADSP21xx family of DSPs are interfaced directly to the AD7466/67/68 without any glue logic required. The SPORT control register should be set up as follows: TFSW = RFSW = 1, Alternate Framing INVRFS = INVTFS = 1, Active Low Frame Signal DTYPE = 00, Right Justify Data SLEN = 1111, 16-Bit Data words ISCLK = 1, Internal serial clock TFSR = RFSR = 1, Frame every word IRFS = 0, ITFS = 1. The connection diagram is shown in Figure 19. The ADSP21xx has the TFS and RFS of the SPORT tied together, with TFS set as an output and RFS set as an input. The DSP operates in Alternate Framing Mode and the SPORT control register is set up as described. The Frame synchronisation signal generated on the TFS is tied to CS and as with all signal processing applications REV. PrC Figure 19. Interfacing to the ADSP-21xx AD7466/67/68 to DSP56xxx The connection diagram in figure 20 shows how the AD7466/67/68 can be connected to the SSI (Synchronous Serial Interface) of the DSP56xxx family of DSPs from Motorola. The SSI is operated in Synchronous Mode (SYN bit in CRB =1) with internally generated 1-bit clock period frame sync for both TX and RX (bits FSL1 =1 and FSL0 =0 in CRB). Set the word length to 16 by setting bits WL1 =1 and WL0 = 0 in CRA. It should be noted that for signal processing applications, it is imperative that the frame synchronisation signal from the DSP56xxx will provide equidistant sampling. –13– pecifications AD7466/AD7467/AD7468 AD7466/7/8* SCLK SDATA CS DSP56xxx* SCK SRD SC2 *Additional Pins omitted for clarity Figure 20. Interfacing to the DSP56xx AD7466/67/68 to MC68HC16 The Serial Peripheral Interface (SPI) on the MC68HC16 is configured for Master Mode (MSTR = 1), Clock Polarity Bit (CPOL) = 1 and the Clock Phase Bit (CPHA) = 0. The SPI is configured by writing to the SPI Control Register (SPCR) - see 68HC16 user manual. The serial transfer will take place as a 16-bit operation when the SIZE bit in the SPCR register is set to SIZE = 1. A connection diagram is shown in figure 21. AD7466/7/8* MC68HC16* SCLK SCLK/PMC2 SDATA MISO/PMC0 CS SS/PMC3 *Additional Pins omitted for clarity Figure 21. Interfacing to the MC68HC16 –14– REV. PrC pecifications AD7466/AD7467/AD7468 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 6-lead SOT23 (RT-6) 0 .12 2 ( 3 .10 ) 0 .10 6 ( 2 .70 ) 0 .07 1 ( 1 .80 ) 6 5 4 1 2 3 0 .11 8 ( 3 .00 ) 0 .05 9 ( 1 .50 ) 0 .09 8 ( 2 .50 ) PIN 1 0 .03 7 (0 .9 5 ) B S C 0 .07 5 ( 1 .90 ) BSC 0 .05 1 ( 1 .30 ) 0 .05 7 ( 1 .45 ) 0 .03 5 ( 0 .90 ) 0 .03 5 ( 0 .90 ) 0 .00 6 ( 0 .15 ) 0 .02 0 ( 0 .50 ) 0 .00 0 ( 0 .00 ) 0 .01 0 ( 0 .25 ) SE A T ING PL A N E 0 .00 9 ( 0 .23 ) 10 ° 0° 0 .02 2 ( 0 .55 ) 0 .01 4 ( 0 .35 ) 0 .00 3 ( 0 .08 ) 8-lead microSOIC (RM-8) 0.122 (3.10) 0.114 (2.90) 8 5 0.199 (5.05) 0.122 (3.10) 0.187 (4.75) 0.114 (2.90) 1 4 PIN 1 0.0256 (0.65) BSC 0.120 (3.05) 0.120 (3.05) 0.112 (2.84) 0.112 (2.84) 0.043 (1.09) 0.006 (0.15) 0.037 (0.94) 0.002 (0.05) 0.018 (0.46) SEATIN G PLAN E REV. PrC 0.011 (0.28) 0.008 (0.20) 0.003 (0.08) –15– 33° 27° 0.028 (0.71) 0.016 (0.41)