Product Folder Sample & Buy Technical Documents Support & Community Tools & Software Reference Design LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 LP5907 Ultralow-Noise, 250-mA Linear Regulator for RF and Analog Circuits - Requires No Bypass Capacitor 1 Features 3 Description • • • • The LP5907 is a linear regulator capable of supplying 250-mA output current. Designed to meet the requirements of RF and analog circuits, the LP5907 device provides low noise, high PSRR, low quiescent current, and low line or load transient response figures. Using new innovative design techniques, the LP5907 offers class-leading noise performance without a noise bypass capacitor and the ability for remote output capacitor placement. 1 • • • • • • • • • • • Input Voltage Range: 2.2 V to 5.5 V Output Voltage Range: 1.2 V to 4.5 V Output Current: 250 mA Stable with 1-µF Ceramic Input and Output Capacitors No Noise Bypass Capacitor Required Remote Output Capacitor Placement Thermal-Overload and Short-Circuit Protection –40°C to 125°C Junction Temperature Range for Operation Low Output Voltage Noise: < 10 µVRMS PSRR: 82 dB at 1 kHz Output Voltage Tolerance: ±2% Virtually Zero IQ (Disabled): < 1 µA Very Low IQ (Enabled): 12 µA Start-up Time: 80 µs Low Dropout: 120 mV (typical) The device is designed to work with a 1-µF input and a 1-µF output ceramic capacitor (no separate noise bypass capacitor is required). This device is available with fixed output voltages from 1.2 V to 4.5 V in 25-mV steps. Contact Texas Instruments Sales for specific voltage option needs. Device Information(1) PART NUMBER LP5907 2 Applications • • • PACKAGE BODY SIZE DSBGA (4) 0.675 mm × 0.675 mm (MAX) SOT-23 (5) 2.90 mm × 1.60 mm (NOM) X2SON (4) 1.00 mm × 1.00 mm (NOM) (1) For all available packages, see the orderable addendum at the end of the data sheet. Cellular Phones PDA Handsets Wireless LAN Devices Simplified Schematic INPUT IN 1 PF ENABLE OUT LP5907 OUTPUT 1 PF EN GND GND Copyright © 2016, Texas Instruments Incorporated 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Table of Contents 1 2 3 4 5 6 7 Features .................................................................. Applications ........................................................... Description ............................................................. Revision History..................................................... Pin Configuration and Functions ......................... Specifications......................................................... 1 1 1 2 3 4 6.1 6.2 6.3 6.4 6.5 6.6 6.7 4 4 4 5 5 6 7 Absolute Maximum Ratings ...................................... ESD Ratings.............................................................. Recommended Operating Conditions....................... Thermal Information .................................................. Electrical Characteristics........................................... Output and Input Capacitors ..................................... Typical Characteristics .............................................. Detailed Description ............................................ 11 7.1 7.2 7.3 7.4 Overview ................................................................. Functional Block Diagram ....................................... Feature Description................................................. Device Functional Modes........................................ 11 11 11 12 8 Applications and Implementation ...................... 13 8.1 Application Information............................................ 13 8.2 Typical Application .................................................. 13 9 Power Supply Recommendations...................... 16 10 Layout................................................................... 17 10.1 10.2 10.3 10.4 10.5 Layout Guidelines ................................................. Layout Examples................................................... X2SON Mounting .................................................. DSBGA Mounting.................................................. DSBGA Light Sensitivity ....................................... 17 17 18 18 18 11 Device and Documentation Support ................. 19 11.1 11.2 11.3 11.4 11.5 Documentation Support ........................................ Community Resources.......................................... Trademarks ........................................................... Electrostatic Discharge Caution ............................ Glossary ................................................................ 19 19 19 19 19 12 Mechanical, Packaging, and Orderable Information ........................................................... 19 4 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision I (August 2015) to Revision J • Page Changed VOUT min and max values and VEN min value in Abs Max table and VEN row of ROC table to correct format errors; replace text of footnote 2 of Abs Max table ............................................................................................................... 4 Changes from Revision H (November 2014) to Revision I Page • Added icon for reference design to Top Navs and "ΔVOUT vs Temperature" graph to Typical Characteristics ..................... 1 • Changed Storage Temperature to Abs Max table; replace Handling Ratings with ESD Ratings ......................................... 4 • Deleted "VOUT ≥ 1.8 V" from first row of ΔVout spec ............................................................................................................. 5 • Added "SOT-23, X2SON packages" to second row of ΔVout spec ...................................................................................... 5 Changes from Revision G (October 2013) to Revision H • 2 Page Added Device Information and Handling Rating tables, Feature Description, Device Functional Modes, Application and Implementation, Power Supply Recommendations, Layout, Device and Documentation Support, and Mechanical, Packaging, and Orderable Information sections; moved some curves to Application Curves section ............. 1 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 5 Pin Configuration and Functions YKE Package 4-Pin DSBGA IN A1 OUT A2 OUT A2 IN A1 B1 EN B2 GND B2 GND B1 EN BOTTOM VIEW TOP VIEW DQN Package 4-Pin X2SON Bottom View OUT GND 1 2 5 4 3 IN EN DBV Package 5-Pin SOT-23 Top View IN 1 GND 2 EN 3 5 OUT 4 N/C Pin Functions PIN NAME DSBGA NUMBER X2SON NUMBER SOT-23 NUMBER I/O DESCRIPTION IN A1 4 1 I Input voltage supply. A 1-μF capacitor should be connected at this input. OUT A2 1 5 O Regulated output voltage. A minimum 1-μF low-ESR capacitor should be connected to this pin. Connect this output to the load circuit. An internal 230-Ω (typical) pulldown resistor prevents a charge remaining on VOUT when the regulator is in the shutdown mode (VEN low). Enable input. A low voltage (< VIL) on this pin turns the regulator off and discharges the output pin to GND through an internal 230-Ω pulldown resistor. A high voltage (> VIH) on this pin enables the regulator output. This pin has an internal 1M-Ω pulldown resistor to hold the regulator off by default. EN B1 3 3 I GND B2 2 2 — Common ground N/C N/A N/A 4 — No internal electrical connection. Thermal Pad N/A 5 N/A — Thermal pad for X2SON package, connect to GND or leave floating. Do not connect to any potential other than GND. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 3 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com 6 Specifications 6.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) (2) MIN MAX VIN Input voltage –0.3 6 VOUT Output voltage –0.3 See (3) VEN Enable input voltage –0.3 6 Continuous power dissipation (4) TJMAX Junction temperature Tstg Storage temperature (1) (2) (3) (4) Internally Limited –65 UNIT V W 150 °C 150 °C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to the GND pin. Abs Max VOUT is the lessor of VIN + 0.3 V, or 6 V. Internal thermal shutdown circuitry protects the device from permanent damage. 6.2 ESD Ratings VALUE V(ESD) (1) (2) Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 Electrostatic discharge (1) UNIT ±2000 Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) V ±1000 JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 6.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) (1) (2) MIN MAX VIN Input supply voltage 2.2 5.5 VEN Enable input voltage 0 5.5 IOUT Output current TJ Junction temperature TA (1) (2) (3) 4 Ambient temperature (3) UNIT V 0 250 mA –40 125 °C –40 85 °C Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltages are with respect to the GND pin. In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (RθJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (RθJA × PD-MAX). See Applications and Implementation. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 6.4 Thermal Information LP5907 THERMAL METRIC (1) DBV (SOT-23) DQN (X2SON) YKE (DSBGA) UNIT 5 PINS 4 PINS 4 PINS 206.1 °C/W RθJA Junction-to-ambient thermal resistance 193.4 216.1 RθJC(top) Junction-to-case (top) thermal resistance 102.1 161.7 1.5 °C/W RθJB Junction-to-board thermal resistance 45.8 162.1 37.0 °C/W ψJT Junction-to-top characterization parameter 8.4 5.1 15.0 °C/W ψJB Junction-to-board characterization parameter 45.3 161.7 36.8 °C/W RθJC(bot) Junction-to-case (bottom) thermal resistance n/a 123.0 n/a °C/W (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953. 6.5 Electrical Characteristics VIN = VOUT(NOM) + 1 V, VEN = 1.2 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, unless otherwise stated. (1) (2) (3) PARAMETER VIN TEST CONDITIONS Input voltage Output voltage tolerance ΔVOUT ILOAD MIN 5.5 VIN = (VOUT(NOM) + 1 V) to 5.5 V, IOUT = 1 mA to 250 mA –2 2 VIN = (VOUT(NOM) + 1 V) to 5.5 V, IOUT = 1 mA to 250 mA (VOUT < 1.8 V, SOT-23, X2SON packages) –3 3 VIN = (VOUT(NOM) + 1 V) to 5.5 V, IOUT = 1 mA Load regulation IOUT = 1 mA to 250 mA Load current See (4) Quiescent current IG Ground current (6) VDO Dropout voltage (7) PSRR (1) (2) (3) (4) (5) (6) (7) (8) (9) Power supply rejection ratio (9) %/mA 250 mA 250 12 25 VEN = 1.2 V, IOUT = 250 mA 250 425 VEN = 0.3 V (Disabled) 0.2 1 VEN = 1.2 V, IOUT = 0 mA 14 TA = 25°C (8) µA µA 50 IOUT = 250 mA (DSBGA package) 120 IOUT = 250 mA (SOT-23, X2SON packages) Short circuit current limit %/V 0.001 IOUT = 100 mA ISC V 0.02 0 Maximum output current UNIT %VOUT VEN = 1.2 V, IOUT = 0 mA IQ MAX 2.2 Line regulation (5) TYP TA = 25°C 200 mV 250 250 500 f = 100 Hz, IOUT = 20 mA 90 f = 1 kHz, IOUT = 20 mA 82 f = 10 kHz, IOUT = 20 mA 65 f = 100 kHz, IOUT = 20 mA 60 mA dB All voltages are with respect to the device GND terminal, unless otherwise stated. Minimum and maximum limits are ensured through test, design, or statistical correlation over the junction temperature (TJ) range of –40°C to 125°C, unless otherwise stated. Typical values represent the most likely parametric norm at TA = 25°C, and are provided for reference purposes only. In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (TA-MAX) is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum power dissipation of the device in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application RθJA), as given by the following equation: TA-MAX = TJ-MAX-OP – (RθJA × PD-MAX). See Applications and Implementation. The device maintains a stable, regulated output voltage without a load current. Quiescent current is defined here as the difference in current between the input voltage source and the load at VOUT. Ground current is defined here as the total current flowing to ground as a result of all input voltages applied to the device. Dropout voltage is the voltage difference between the input and the output at which the output voltage drops to 100 mV below its nominal value. Short-circuit current (ISC) for the LP5907 is equivalent to current limit. To minimize thermal effects during testing, ISC is measured with VOUT pulled to 100 mV below its nominal voltage. This specification is verified by design. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 5 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Electrical Characteristics (continued) VIN = VOUT(NOM) + 1 V, VEN = 1.2 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, unless otherwise stated.(1)(2)(3) PARAMETER TEST CONDITIONS MIN TYP IOUT = 1 mA 10 IOUT = 250 mA 6.5 eN Output noise voltage (9) BW = 10 Hz to 100 kHz RAD Output Automatic Discharge pulldown resistance VEN < VIL (output disabled) 230 Thermal shutdown TJ rising 160 Thermal hysteresis TJ falling from shutdown TSD MAX UNIT µVRMS Ω °C 15 LOGIC INPUT THRESHOLDS VIL Low input threshold VIN = 2.2 V to 5.5 V VEN falling until the output is disabled VIH High input threshold VIN = 2.2 V to 5.5 V VEN rising until the output is enabled IEN Input current at EN pin (10) 0.4 1.2 VEN = 5.5 V and VIN = 5.5 V V 5.5 VEN = 0 V and VIN = 5.5 V V µA 0.001 TRANSIENT CHARACTERISTICS Line transient VIN = (VOUT(NOM) + 1 V) to (VOUT(NOM) + 1.6 V) in 30 µs (9) mV VIN = (VOUT(NOM) + 1.6 V) to (VOUT(NOM) + 1.6 V) in 30 µs ΔVOUT 1 IOUT = 1 mA to 250 mA in 10 µs Load transient (9) tON –1 –40 IOUT = 250 mA to 1mA in 10 µs 40 Overshoot on start-up (9) Stated as a percentage of VOUT(NOM) Turnon time From VEN > VIH to VOUT = 95% of VOUT(NOM) TA = 25°C mV 5% 80 150 µs (10) There is a 1-MΩ resistor between EN and ground on the device. 6.6 Output and Input Capacitors over operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS (2) CIN Input capacitance COUT Output capacitance (2) ESR (1) (2) 6 Output/Input capacitance Capacitance for stability (2) MIN (1) TYP 0.7 1 0.7 1 5 MAX UNIT µF 10 µF 500 mΩ The minimum capacitance should be greater than 0.5 μF over the full range of operating conditions. The capacitor tolerance should be 30% or better over the full temperature range. The full range of operating conditions for the capacitor in the application must be considered during device selection to ensure this minimum capacitance specification is met. X7R capacitors are recommended however capacitor types X5R, Y5V and Z5U may be used with consideration of the application and conditions. This specification is verified by design. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 6.7 Typical Characteristics Unless otherwise stated: VIN = 3.7 V, VOUT = 2.8 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, TA = 25°C 1 16 14 0.9 10 VEN (V) IQ( A) 12 8 6 0.8 0.7 4 0.6 2 VIH Rising VIL Falling 0 2.3 2.8 3.3 3.8 4.3 VIN(V) 4.8 5.3 0.5 5.8 2 2.5 3 3.5 SVA-30180569 4 VIN (V) 4.5 5 5.5 6 D001 Figure 2. VEN Thresholds vs VIN Figure 1. Quiescent Current vs Input Voltage 5 1.4 4.5 1.2 4 3.5 VOUT (V) VOUT (V) 1 0.8 0.6 3 2.5 2 1.5 0.4 1 0.2 RLOAD = 1.2 k: RLOAD = 4.8 : RLOAD = 4.5 k: RLOAD = 18 : 0.5 0 0 0 0.5 1 1.5 2 2.5 VIN (V) VOUT = 1.2V 0 1 2 D002 VEN = VIN VOUT = 4.5V 4 5 6 D003 VEN = VIN Figure 3. VOUT vs VIN Figure 4. VOUT vs VIN 350 2.900 300 2.875 250 2.850 VIN= 3.6V 2.825 VOUT(V) GROUND CURRENT ( A) 3 VIN (V) 200 2.800 150 2.775 100 2.750 VIN = 3.0V VIN = 3.8V VIN = 4.2V VIN = 5.5V 50 0 0 50 100 150 200 IOUT(mA) 250 -40°C 90°C 25°C 2.725 2.700 300 SVA-30180571 Figure 5. Ground Current vs Output Current 0 50 100 150 LOAD (mA) 200 250 SVA-30180567 Figure 6. Load Regulation Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 7 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Typical Characteristics (continued) Unless otherwise stated: VIN = 3.7 V, VOUT = 2.8 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, TA = 25°C 2.900 0.2 Load = 10 mA 2.875 0.1 2.850 2.825 VOUT(V) 'VOUT (%) 0 2.800 -0.1 2.775 -0.2 2.750 -40°C 90°C 25°C 2.725 -0.3 2.700 -0.4 -50 -25 0 25 50 75 Junction Temperature (qC) 100 3.0 125 3.5 D010 4.0 4.5 VIN(V) 5.0 5.5 SVA-30180568 Figure 8. Line Regulation Figure 7. ΔVOUT vs Temperature 2V/DIV VOUT VOUT (AC Coupled) 10 mV/ DIV VIN 1V/DIV 2V/DIV VIN = VEN 1A/DIV IIN 2 ms/DIV 10 s/DIV SVA-30180509 SVA-30180510 VIN = 3.2 V ↔ 4.2 V Figure 9. Inrush Current Load = 1 mA Figure 10. Line Transient VOUT (AC Coupled) 10 mV/ DIV VIN 1V/DIV VOUT 100 mV/DIV LOAD 200 mA/DIV 10 s/DIV 100 s/DIV SVA-30180511 VIN = 3.2 V ↔ 4.2 V Load = 250 mA SVA-30180512 Load = 0 mA ↔ 250 mA Figure 11. Line Transient 8 –40°C Figure 12. Load Transient Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 Typical Characteristics (continued) Unless otherwise stated: VIN = 3.7 V, VOUT = 2.8 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, TA = 25°C VOUT 100 mV/DIV LOAD 200 mA/DIV VOUT 100 mV/DIV LOAD 200 mA/DIV 100 s/DIV 100 s/DIV SVA-30180513 Load = 0 mA ↔ 250 mA 90°C SVA-30180514 Load = 0 mA ↔ 250 mA Figure 13. Load Transient 25°C Figure 14. Load Transient 1V/DIV 1V/DIV VOUT VOUT 1V/DIV 1V/DIV EN EN 20 s/DIV 20 s/DIV SVA-30180516 SVA-30180515 Load = 250 mA Load = 0 mA Figure 15. Start-Up Figure 16. Start-Up DROPOUT VOLTAGE (mV) 140 120 100 80 60 40 Dropout Voltage 20 0 0 50 100 150 200 LOAD CURRENT (mA) 250 SVA-30180573 Figure 18. Dropout Voltage vs Load Current Figure 17. Noise Density Test Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 9 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Typical Characteristics (continued) Unless otherwise stated: VIN = 3.7 V, VOUT = 2.8 V, IOUT = 1 mA, CIN = 1 µF, COUT = 1 µF, TA = 25°C 0 0 250 mA 200 mA 150 mA 100 mA 50 mA 20 mA PSRR (dB) -40 -20 -40 PSRR (dB) -20 -60 -80 -80 -100 -100 -120 0.1 1 10 FREQUENCY (kHz) 100 250 mA 200 mA 150 mA 100 mA 50 mA 20 mA -120 0.01 D004 Figure 19. PSRR Loads Averaged 100 Hz To 100 KHz 10 -60 0.1 1 10 100 FREQUENCY (kHz) 1000 10000 D005 Figure 20. PSRR Loads Averaged 10 Hz To 10 MHz Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 7 Detailed Description 7.1 Overview Designed to meet the needs of sensitive RF and analog circuits, the LP5907 provides low noise, high PSRR, low quiescent current, as well as low line and load transient response figures. Using new innovative design techniques, the LP5907 offers class leading noise performance without the need for a separate noise filter capacitor. The LP5907 is designed to perform with a single 1-µF input capacitor and a single 1-µF ceramic output capacitor. With a reasonable PCB layout, the single 1-µF ceramic output capacitor can be placed up to 10 cm away from the LP5907 device. 7.2 Functional Block Diagram OUT IN POR EN EN + RF CF + VBG 1.20V RAD EN + EN EN 1M VIH GND Copyright © 2016, Texas Instruments Incorporated 7.3 Feature Description 7.3.1 Enable (EN) The LP5907 EN pin is internally held low by a 1-MΩ resistor to GND. The EN pin voltage must be higher than the VIH threshold to ensure that the device is fully enabled under all operating conditions. The EN pin voltage must be lower than the VIL threshold to ensure that the device is fully disabled and the automatic output discharge is activated. 7.3.2 Low Output Noise Any internal noise at the LP5907 reference voltage is reduced by a first order low-pass RC filter before it is passed to the output buffer stage. The low-pass RC filter has a –3 dB cut-off frequency of approximately 0.1 Hz. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 11 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Feature Description (continued) 7.3.3 Output Automatic Discharge The LP5907 output employs an internal 230-Ω (typical) pulldown resistance to discharge the output when the EN pin is low, and the device is disabled. 7.3.4 Remote Output Capacitor Placement The LP5907 requires at least a 1-µF capacitor at the OUT pin, but there are no strict requirements about the location of the capacitor in regards the OUT pin. In practical designs, the output capacitor may be located up to 10 cm away from the LDO. 7.3.5 Thermal Overload Protection (TSD) Thermal shutdown disables the output when the junction temperature rises to approximately 160°C which allows the device to cool. When the junction temperature cools to approximately 145°C, the output circuitry enables. Based on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This thermal cycling limits the dissipation of the regulator and protects it from damage as a result of overheating. The thermal shutdown circuitry of the LP5907 has been designed to protect against temporary thermal overload conditions. The TSD circuitry was not intended to replace proper heat-sinking. Continuously running the LP5907 device into thermal shutdown may degrade device reliability. 7.4 Device Functional Modes 7.4.1 Enable (EN) The LP5907 Enable (EN) pin is internally held low by a 1-MΩ resistor to GND. The EN pin voltage must be higher than the VIH threshold to ensure that the device is fully enabled under all operating conditions. When the EN pin is pulled low, and the output is disabled, the output automatic discharge circuitry is activated. Any charge on the OUT pin is discharged to GND through the internal 230-Ω (typical) pulldown resistance. 7.4.2 Minimum Operating Input Voltage (VIN) The LP5907 does not include any dedicated UVLO circuitry. The LP5907 internal circuitry is not fully functional until VIN is at least 2.2 V. The output voltage is not regulated until VIN has reached at least the greater of 2.2 V or (VOUT + VDO). 12 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 8 Applications and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 8.1 Application Information The LP5907 is designed to meet the requirements of RF and analog circuits, by providing low noise, high PSRR, low quiescent current, and low line or load transient response figures. The device offers excellent noise performance without the need for a noise bypass capacitor and is stable with input and output capacitors with a value of 1 µF. The LP5907 delivers this performance in industry standard packages such as DSBGA, X2SON, and SOT-23 which, for this device, are specified with an operating junction temperature (TJ) of –40°C to 125°C. 8.2 Typical Application Figure 21 shows the typical application circuit for the LP5907. Input and output capacitances may need to be increased above the 1 µF minimum for some applications. INPUT IN 1 PF ENABLE OUT LP5907 OUTPUT 1 PF EN GND GND Copyright © 2016, Texas Instruments Incorporated Figure 21. LP5907 Typical Application 8.2.1 Design Requirements DESIGN PARAMETER EXAMPLE VALUE Input voltage range 2.2 V to 5.5 V Output voltage 1.8 V Output current 200 mA Output capacitor range 0.7 µF to 10 µF Input/Output capacitor ESR range 5 to 500 mΩ 8.2.2 Detailed Design Procedure 8.2.2.1 Power Dissipation and Device Operation The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus, the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die junction and ambient air. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 13 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com The maximum allowable power dissipation for the device in a given package can be calculated using Equation 1: PD-MAX = ((TJ-MAX – TA) / RθJA) (1) The actual power being dissipated in the device can be represented by Equation 2: PD = (VIN – VOUT) × IOUT (2) These two equations establish the relationship between the maximum power dissipation allowed due to thermal consideration, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application. In applications where lower power dissipation (PD) and/or excellent package thermal resistance (RθJA) is present, the maximum ambient temperature (TA-MAX) may be increased. In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature (TA-MAX) may have to be derated. TA-MAX is dependent on the maximum operating junction temperature (TJ-MAX-OP = 125°C), the maximum allowable power dissipation in the device package in the application (PD-MAX), and the junction-to ambient thermal resistance of the part/package in the application (RθJA), as given by Equation 3: TA-MAX = (TJ-MAX-OP – (RθJA × PD-MAX)) (3) Alternately, if TA-MAX can not be derated, the PD value must be reduced. This can be accomplished by reducing VIN in the VIN–VOUT term as long as the minimum VIN is met, or by reducing the IOUT term, or by some combination of the two. 8.2.2.2 External Capacitors Like most low-dropout regulators, the LP5907 requires external capacitors for regulator stability. The device is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance. 8.2.2.3 Input Capacitor An input capacitor is required for stability. The input capacitor should be at least equal to, or greater than, the output capacitor for good load transient performance. At least a 1 µF capacitor has to be connected between the LP5907 input pin and ground for stable operation over full load current range. Basically, it is ok to have more output capacitance than input, as long as the input is at least 1 µF. The input capacitor must be located a distance of not more than 1 cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input. NOTE To ensure stable operation it is essential that good PCB practices are employed to minimize ground impedance and keep input inductance low. If these conditions cannot be met, or if long leads are to be used to connect the battery or other power source to the LP5907, TI recommends increasing the input capacitor to at least 10 µF. Also, tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it should be verified by the manufacturer to have a surge current rating sufficient for the application. The initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 µF over the entire operating range. 8.2.2.4 Output Capacitor The LP5907 is designed specifically to work with a very small ceramic output capacitor, typically 1 µF. A ceramic capacitor (dielectric types X5R or X7R) in the 1 µF to 10 µF range, and with ESR between 5 mΩ to 500 mΩ, is suitable in the LP5907 application circuit. For this device the output capacitor should be connected between the OUT pin and a good connection back to the GND pin. It may also be possible to use tantalum or film capacitors at the device output, VOUT, but these are not as attractive for reasons of size and cost (see Capacitor Characteristics). 14 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 The output capacitor must meet the requirement for the minimum value of capacitance and have an ESR value that is within the range 5 mΩ to 500 mΩ for stability. Like the input capacitor, the initial tolerance, applied voltage de-rating, and temperature coefficient must all be considered when selecting the input capacitor to ensure the actual capacitance is never less than 0.7 µF over the entire operating range. 8.2.2.5 Capacitor Characteristics The LP5907 is designed to work with ceramic capacitors on the input and output to take advantage of the benefits they offer. For capacitance values in the range of 1 µF to 10 µF, ceramic capacitors are the smallest, least expensive and have the lowest ESR values, thus making them best for eliminating high frequency noise. The ESR of a typical 1 µF ceramic capacitor is in the range of 20 mΩ to 40 mΩ, which easily meets the ESR requirement for stability for the LP5907. A better choice for temperature coefficient in a ceramic capacitor is X7R. This type of capacitor is the most stable and holds the capacitance within ±15% over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1 µF to 10 µF range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum increases about 2:1 as the temperature goes from 25°C down to –40°C, so some guard band must be allowed. 8.2.2.6 Remote Capacitor Operation The LP5907 requires at least a 1-µF capacitor at the OUT pin, but there is no strict requirements about the location of the capacitor in regards to the pin. In practical designs the output capacitor may be located up to 10 cm away from the LDO. This means that there is no need to have a special capacitor close to the output pin if there is already respective capacitors in the system (like a capacitor at the input of supplied part). The remote capacitor feature helps user to minimize the number of capacitors in the system. As a good design practice, keep the wiring parasitic inductance at a minimum, which means to use as wide as possible traces from the LDO output to the capacitors, keeping the LDO output trace layer as close to ground layer as possible and avoiding vias on the path. If there is a need to use vias, implement as many as possible vias between the connection layers. The recommendation is to keep parasitic wiring inductance less than 35 nH. For the applications with fast load transients, it is recommended to use an input capacitor equal to or larger to the sum of the capacitance at the output node for the best load transient performance. 8.2.2.7 No-Load Stability The LP5907 remains stable, and in regulation, with no external load. 8.2.2.8 Enable Control The LP5907 may be switched ON or OFF by a logic input at the EN pin. A voltage on this pin greater than VIH turns the device on, while a voltage less than VIL turns the device off. When the EN pin is low, the regulator output is off and the device typically consumes less than 1 µA. Additionally, an output pulldown circuit is activated which ensures that any charge stored on COUT is discharged to ground. If the application does not require the use of the shutdown feature, the EN pin can be tied directly to the IN pin to keep the regulator output permanently on. An internal 1-MΩ pulldown resistor ties the EN input to ground, ensuring that the device remains off if the EN pin is left open circuit. To ensure proper operation, the signal source used to drive the EN pin must be able to swing above and below the specified turnon or turnoff voltage thresholds listed in the Electrical Characteristics under VIL and VIH. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 15 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com 8.2.3 Application Curves 1V/DIV VOUT 100 mV/DIV LOAD 200 mA/DIV VOUT 1V/DIV EN 100 s/DIV 20 s/DIV SVA-30180515 SVA-30180514 Figure 23. Load Transient Response Figure 22. Start-Up 9 Power Supply Recommendations This device is designed to operate from an input supply voltage range of 2.2 V to 5.5 V. The input supply must be well regulated and free of spurious noise. To ensure that the LP5907 output voltage is well regulated and dynamic performance is optimum, the input supply must be at least VOUT + 1 V. A minimum capacitor value of 1 µF is required to be within 1 cm of the IN pin. 16 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 10 Layout 10.1 Layout Guidelines The dynamic performance of the LP5907 is dependant on the layout of the PCB. PCB layout practices that are adequate for typical LDOs may degrade the PSRR, noise, or transient performance of the LP5907. Best performance is achieved by placing CIN and COUT on the same side of the PCB as the LP5907, and as close to the package as is practical. The ground connections for CIN and COUT must be back to the LP5907 ground pin using as wide and short a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and/or connections through vias must be avoided. These add parasitic inductances and resistance that results in inferior performance especially during transient conditions 10.2 Layout Examples VIN VOUT CIN 1 IN 2 GND 3 EN 5 OUT COUT GND Enable GND 4 N/C Figure 24. LP5907MF-x.x (SOT-23) Typical Layout LP5907SN VOUT 1 VIN 4 COUT CIN 2 3 Power Ground VEN Figure 25. LP5907SN-xx (X2SON) Typical Layout Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 17 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com Layout Examples (continued) VIN LP5907UV A1 VOUT A2 COUT CIN B1 B2 Power Ground VEN Figure 26. LP5907UV-x.x (DSBGA) Typical Layout 10.3 X2SON Mounting The X2SON package thermal pad must be soldered to the printed circuit board for proper thermal and mechanical performance. For more information, see the Application Report QFN/SON PCB Attachment (SLUA271). 10.4 DSBGA Mounting The DSBGA package requires specific mounting techniques, which are detailed in AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009). For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device. 10.5 DSBGA Light Sensitivity Exposing the DSBGA device to direct light may cause incorrect operation of the device. Light sources such as halogen lamps can affect electrical performance if they are situated in proximity to the device. Light with wavelengths in the red and infrared part of the spectrum have the most detrimental effect; thus, the fluorescent lighting used inside most buildings has very little effect on performance. 18 Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 11 Device and Documentation Support 11.1 Documentation Support 11.1.1 Related Documentation For related documentation, see the following: • AN-1112 DSBGA Wafer Level Chip Scale Package (SNVA009) • Texas Instruments Application Report QFN/SON PCB Attachment (SLUA271) 11.2 Community Resources The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use. TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers. Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support. 11.3 Trademarks E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners. 11.4 Electrostatic Discharge Caution These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. 11.5 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 12 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 19 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com PACKAGE OUTLINE DQN0004A X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD 4215302/C 11/2015 NOTES: 1. 2. 3. 4. 20 All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. This drawing is subject to change without notice. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance. Features may not exist. Recommend use of pin 1 marking on top of package for orientation purposes. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 LP5907 www.ti.com SNVS798J – APRIL 2012 – REVISED MARCH 2016 EXAMPLE BOARD LAYOUT DQN0004A X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD 4215302/C 11/2015 NOTES: (continued) 5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) . Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 21 LP5907 SNVS798J – APRIL 2012 – REVISED MARCH 2016 www.ti.com EXAMPLE STENCIL DESIGN DQN0004A X2SON - 0.4 mm max height PLASTIC SMALL OUTLINE - NO LEAD 4215302/C 11/2015 NOTES: (continued) 6. 22 Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. Submit Documentation Feedback Copyright © 2012–2016, Texas Instruments Incorporated Product Folder Links: LP5907 PACKAGE OPTION ADDENDUM www.ti.com 30-Mar-2016 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) TBD Call TI Call TI -40 to 125 Device Marking (4/5) LP5907MFX-1.2 ACTIVE LP5907MFX-1.2/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLTB LP5907MFX-1.5/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LN8B LP5907MFX-1.8 ACTIVE TBD Call TI Call TI -40 to 125 LP5907MFX-1.8/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLUB LP5907MFX-2.5/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LN7B LP5907MFX-2.8/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLYB LP5907MFX-2.85/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LN4B LP5907MFX-3.0/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLZB LP5907MFX-3.1/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LN5B LP5907MFX-3.2/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LN6B LP5907MFX-3.3/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLVB LP5907MFX-4.5/NOPB ACTIVE SOT-23 DBV 5 3000 Green (RoHS & no Sb/Br) CU SN Level-1-260C-UNLIM -40 to 125 LLXB LP5907SNX-1.2/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CF LP5907SNX-1.8/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CG LP5907SNX-2.2/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 EP LP5907SNX-2.5/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 F9 5 Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 30-Mar-2016 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP5907SNX-2.7/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CH LP5907SNX-2.75 ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 HI LP5907SNX-2.8/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CI LP5907SNX-2.85/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CJ LP5907SNX-2.9/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 GV LP5907SNX-3.0/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CK LP5907SNX-3.1/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CL LP5907SNX-3.2/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CM LP5907SNX-3.3/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CN LP5907SNX-4.0/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 GU LP5907SNX-4.5/NOPB ACTIVE X2SON DQN 4 3000 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -40 to 125 CO LP5907UVE-1.2/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 R LP5907UVE-1.8/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 S LP5907UVE-2.8/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 U LP5907UVE-2.85/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 V LP5907UVE-3.0/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 B LP5907UVE-3.1/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 X LP5907UVE-3.2/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 C Addendum-Page 2 Samples PACKAGE OPTION ADDENDUM www.ti.com Orderable Device 30-Mar-2016 Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) LP5907UVE-3.3/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D LP5907UVE-4.5/NOPB ACTIVE DSBGA YKE 4 250 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 Z LP5907UVX-1.2/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 R LP5907UVX-1.8/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 S LP5907UVX-2.5/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 E LP5907UVX-2.8/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 U LP5907UVX-2.85/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 V LP5907UVX-3.0/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 B LP5907UVX-3.1/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 X LP5907UVX-3.2/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 C LP5907UVX-3.3/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 D LP5907UVX-4.5/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 Z LP5907UVX19/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 8 LP5907UVX37/NOPB ACTIVE DSBGA YKE 4 3000 Green (RoHS & no Sb/Br) SNAGCU Level-1-260C-UNLIM -40 to 125 9 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. Addendum-Page 3 Samples PACKAGE OPTION ADDENDUM www.ti.com 30-Mar-2016 (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF LP5907 : • Automotive: LP5907-Q1 NOTE: Qualified Version Definitions: • Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects Addendum-Page 4 PACKAGE MATERIALS INFORMATION www.ti.com 30-Mar-2016 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) LP5907MFX-1.2/NOPB SOT-23 DBV 5 3000 178.0 8.4 LP5907MFX-1.5/NOPB SOT-23 DBV 5 3000 178.0 LP5907MFX-1.8/NOPB SOT-23 DBV 5 3000 178.0 LP5907MFX-2.5/NOPB SOT-23 DBV 5 3000 LP5907MFX-2.8/NOPB SOT-23 DBV 5 LP5907MFX-2.85/NOPB SOT-23 DBV LP5907MFX-3.0/NOPB SOT-23 DBV LP5907MFX-3.1/NOPB SOT-23 LP5907MFX-3.2/NOPB LP5907MFX-3.3/NOPB 3.2 3.2 1.4 4.0 8.0 Q3 8.4 3.2 3.2 1.4 4.0 8.0 Q3 8.4 3.2 3.2 1.4 4.0 8.0 Q3 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LP5907MFX-4.5/NOPB SOT-23 DBV 5 3000 178.0 8.4 3.2 3.2 1.4 4.0 8.0 Q3 LP5907SNX-1.2/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-1.8/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.2/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.5/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.7/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.75 X2SON DQN 4 3000 180.0 8.4 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.75 X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 Pack Materials-Page 1 W Pin1 (mm) Quadrant PACKAGE MATERIALS INFORMATION www.ti.com 30-Mar-2016 Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant LP5907SNX-2.8/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.85/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.85/NOPB X2SON DQN 4 3000 180.0 8.4 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-2.9/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-3.0/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-3.1/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-3.2/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-3.3/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-4.0/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907SNX-4.5/NOPB X2SON DQN 4 3000 180.0 9.5 1.16 1.16 0.63 4.0 8.0 Q2 LP5907UVE-1.2/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-1.8/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-2.8/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-2.85/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-3.0/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-3.1/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-3.2/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-3.3/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVE-4.5/NOPB DSBGA YKE 4 250 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-1.2/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-1.8/NOPB DSBGA YKE 4 3000 178.0 8.4 0.7 0.7 0.48 4.0 8.0 Q1 LP5907UVX-1.8/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-2.5/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-2.8/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-2.85/NOPB DSBGA YKE 4 3000 178.0 8.4 0.7 0.7 0.48 4.0 8.0 Q1 LP5907UVX-2.85/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-3.0/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-3.1/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-3.2/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX-4.5/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX19/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 LP5907UVX19/NOPB DSBGA YKE 4 3000 178.0 8.4 0.7 0.7 0.48 4.0 8.0 Q1 LP5907UVX37/NOPB DSBGA YKE 4 3000 178.0 8.4 0.71 0.71 0.51 4.0 8.0 Q1 Pack Materials-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 30-Mar-2016 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP5907MFX-1.2/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-1.5/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-1.8/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-2.5/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-2.8/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-2.85/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-3.0/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-3.1/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-3.2/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-3.3/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907MFX-4.5/NOPB SOT-23 DBV 5 3000 210.0 185.0 35.0 LP5907SNX-1.2/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-1.8/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.2/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.5/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.7/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.75 X2SON DQN 4 3000 202.0 201.0 28.0 LP5907SNX-2.75 X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.8/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-2.85/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 Pack Materials-Page 3 PACKAGE MATERIALS INFORMATION www.ti.com 30-Mar-2016 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP5907SNX-2.85/NOPB X2SON DQN 4 3000 202.0 201.0 28.0 LP5907SNX-2.9/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-3.0/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-3.1/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-3.2/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-3.3/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-4.0/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907SNX-4.5/NOPB X2SON DQN 4 3000 184.0 184.0 19.0 LP5907UVE-1.2/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-1.8/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-2.8/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-2.85/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-3.0/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-3.1/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-3.2/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-3.3/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVE-4.5/NOPB DSBGA YKE 4 250 210.0 185.0 35.0 LP5907UVX-1.2/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-1.8/NOPB DSBGA YKE 4 3000 220.0 220.0 35.0 LP5907UVX-1.8/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-2.5/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-2.8/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-2.85/NOPB DSBGA YKE 4 3000 220.0 220.0 35.0 LP5907UVX-2.85/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-3.0/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-3.1/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-3.2/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX-4.5/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX19/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 LP5907UVX19/NOPB DSBGA YKE 4 3000 220.0 220.0 35.0 LP5907UVX37/NOPB DSBGA YKE 4 3000 210.0 185.0 35.0 Pack Materials-Page 4 PACKAGE OUTLINE YKE0004 DSBGA - 0.445mm max height SCALE 12.000 DIE SIZE BALL GRID ARRAY B A E BALL A1 CORNER D 0.445 MAX C SEATING PLANE BALL TYP 0.18 0.14 0.35 TYP B 0.35 TYP A D: Max = 0.675 mm, Min =0.615 mm E: Max = 0.675 mm, Min =0.615 mm 4X 0.005 0.225 0.195 C A 1 2 B 4220102/A 11/2014 NOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. www.ti.com EXAMPLE BOARD LAYOUT YKE0004 DSBGA - 0.445mm max height DIE SIZE BALL GRID ARRAY (0.35) TYP 4X 0.18 0.02 A SYMM (0.35) TYP B 1 2 SYMM LAND PATTERN EXAMPLE SCALE:40X ( 0.18) METAL 0.04 MAX METAL UNDER SOLDER MASK 0.04 MIN ( 0.18) SOLDER MASK OPENING SOLDER MASK OPENING NON-SOLDER MASK DEFINED (PREFERRED) SOLDER MASK DEFINED SOLDER MASK DETAILS NOT TO SCALE 4220102/A 11/2014 NOTES: (continued) 3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature No. SNVA009 (www.ti.com/lit/snva009). www.ti.com EXAMPLE STENCIL DESIGN YKE0004 DSBGA - 0.445mm max height DIE SIZE BALL GRID ARRAY (0.35) TYP 4X ( 0.21) (R0.05) TYP A SYMM (0.35) TYP B 1 2 SYMM METAL TYP SOLDER PASTE EXAMPLE BASED ON 0.075 - 0.1mm THICK STENCIL SCALE:40X 4220102/A 11/2014 NOTES: (continued) 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. www.ti.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated