TI1 ADC128S102 8-channel, 500 ksps to 1 msps, 12-bit a/d converter Datasheet

ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
ADC128S102 8-Channel, 500 ksps to 1 Msps, 12-Bit A/D Converter
Check for Samples: ADC128S102
FEATURES
APPLICATIONS
•
•
•
•
•
•
•
•
•
•
1
234
Eight input channels
Variable power management
Independent analog and digital supplies
SPI™/ QSPI™/ MICROWIRE™/DSP compatible
Packaged in 16-lead TSSOP
Automotive Navigation
Portable Systems
Medical Instruments
Mobile Communications
Instrumentation and Control Systems
DESCRIPTION
The ADC128S102 is a low-power, eight-channel CMOS 12-bit analog-to-digital converter specified for conversion
throughput rates of 500 ksps to 1 MSPS. The converter is based on a successive-approximation register
architecture with an internal track-and-hold circuit. It can be configured to accept up to eight input signals at
inputs IN0 through IN7.
The output serial data is straight binary and is compatible with several standards, such as SPI™, QSPI™,
MICROWIRE™, and many common DSP serial interfaces.
The ADC128S102 may be operated with independent analog and digital supplies. The analog supply (VA) can
range from +2.7V to +5.25V, and the digital supply (VD) can range from +2.7V to VA. Normal power consumption
using a +3V or +5V supply is 2.3 mW and 10.7 mW, respectively. The power-down feature reduces the power
consumption to 0.06 µW using a +3V supply and 0.25 µW using a +5V supply.
The ADC128S102 is packaged in a 16-lead TSSOP package. Operation over the extended industrial
temperature range of −40°C to +105°C is guaranteed.
Table 1. Key Specifications
VALUE
UNIT
Conversion Rate
500 ksps to 1
MSPS
DNL (VA = VD = 5.0 V)
+1.5 / −0.9
LSB (max)
INL (VA = VD = 5.0 V)
±1.2
LSB (max)
3V Supply
2.3
mW (typ)
5V Supply
10.7
mW (typ)
Power Consumption
Connection Diagram
CS
1
16
SCLK
VA
2
15
DOUT
AGND
3
14
DIN
IN0
4
13
VD
IN1
5
12
DGND
ADC128S102
IN2
6
11
IN7
IN3
7
10
IN6
IN4
8
9
IN5
1
2
3
4
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
MICROWIRE is a trademark of Texas Instruments.
SPI, QSPI are trademarks of Motorola, Inc..
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2005–2011, Texas Instruments Incorporated
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
Block Diagram
IN0
.
.
.
MUX
T/H
12-BIT
SUCCESSIVE
APPROXIMATION
ADC
VA
AGND
AGND
IN7
VD
SCLK
ADC128S102
CONTROL
LOGIC
CS
DIN
DOUT
DGND
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Pin Descriptions and Equivalent Circuits
Pin No.
Symbol
Equivalent Circuit
Description
ANALOG I/O
4 - 11
IN0 to IN7
Analog inputs. These signals can range from 0V to VREF.
DIGITAL I/O
16
SCLK
Digital clock input. The guaranteed performance range of
frequencies for this input is 8 MHz to 16 MHz. This clock directly
controls the conversion and readout processes.
15
DOUT
Digital data output. The output samples are clocked out of this pin on
the falling edges of the SCLK pin.
14
DIN
Digital data input. The ADC128S102's Control Register is loaded
through this pin on rising edges of the SCLK pin.
1
CS
Chip select. On the falling edge of CS, a conversion process begins.
Conversions continue as long as CS is held low.
2
VA
Positive analog supply pin. This voltage is also used as the
reference voltage. This pin should be connected to a quiet +2.7V to
+5.25V source and bypassed to GND with 1 µF and 0.1 µF
monolithic ceramic capacitors located within 1 cm of the power pin.
13
VD
Positive digital supply pin. This pin should be connected to a +2.7V
to VA supply, and bypassed to GND with a 0.1 µF monolithic ceramic
capacitor located within 1 cm of the power pin.
POWER SUPPLY
2
3
AGND
The ground return for the analog supply and signals.
12
DGND
The ground return for the digital supply and signals.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
Absolute Maximum Ratings
(1)
Analog Supply Voltage VA
−0.3V to 6.5V
Digital Supply Voltage VD
−0.3V to VA + 0.3V, max 6.5V
Voltage on Any Pin to GND
−0.3V to VA +0.3V
(2)
±10 mA
Input Current at Any Pin
Package Input Current
(2)
±20 mA
(3)
Power Dissipation at TA = 25°C
See
ESD Susceptibility (4)
Human Body Model
Machine Model
2500V
250V
For soldering specifications:
see product folder at www.national.com and
www.national.com/ms/MS/MS-SOLDERING.pdf
Junction Temperature
+150°C
Storage Temperature
−65°C to +150°C
(1)
(2)
(3)
(4)
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see
the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics
may degrade when the device is not operated under the listed test conditions.
When the input voltage at any pin exceeds the power supplies (that is, VIN < AGND or VIN > VA or VD), the current at that pin should be
limited to 10 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies
with an input current of 10 mA to two.
The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by
TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula
PDMAX = (TJmax − TA)/θJA. In the 16-pin TSSOP, θJA is 96°C/W, so PDMAX = 1,200 mW at 25°C and 625 mW at the maximum
operating ambient temperature of 105°C. Note that the power consumption of this device under normal operation is a maximum of 12
mW. The values for maximum power dissipation listed above will be reached only when the ADC128S102 is operated in a severe fault
condition (e.g. when input or output pins are driven beyond the power supply voltages, or the power supply polarity is reversed).
Obviously, such conditions should always be avoided.
Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through ZERO ohms
Operating Ratings
(1) (2)
−40°C ≤ TA ≤ +105°C
Operating Temperature
VA Supply Voltage
+2.7V to +5.25V
VD Supply Voltage
+2.7V to VA
Digital Input Voltage
0V to VA
Analog Input Voltage
0V to VA
Clock Frequency
(1)
(2)
0.8 MHz to 16 MHz
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see
the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics
may degrade when the device is not operated under the listed test conditions.
All voltages are measured with respect to GND = 0V, unless otherwise specified.
Package Thermal Resistance
Package
θJA
16-lead TSSOP on 4-layer, 2 oz. PCB
96°C / W
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
3
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
ADC128S102 Converter Electrical Characteristics
(1)
The following specifications apply for AGND = DGND = 0V, fSCLK = 8 MHz to 16 MHz, fSAMPLE = 500 ksps to 1 MSPS, CL =
50pF, unless otherwise noted. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.
Symbol
Parameter
Conditions
Typical
Limits
(2)
Units
STATIC CONVERTER CHARACTERISTICS
Resolution with No Missing Codes
Integral Non-Linearity (End Point
Method)
INL
12
Bits
VA = VD = +3.0V
±0.4
±1
LSB (max)
VA = VD = +5.0V
±0.5
±1.2
LSB (max)
+0.4
+0.9
LSB (max)
−0.2
−0.7
LSB (min)
+0.7
+1.5
LSB (max)
VA = VD = +3.0V
DNL
Differential Non-Linearity
VA = VD = +5.0V
VOFF
Offset Error
OEM
Offset Error Match
FSE
Full Scale Error
FSEM
Full Scale Error Match
−0.4
−0.9
LSB (min)
VA = VD = +3.0V
+0.8
±2.3
LSB (max)
VA = VD = +5.0V
+1.1
±2.3
LSB (max)
VA = VD = +3.0V
±0.1
±1.5
LSB (max)
VA = VD = +5.0V
±0.3
±1.5
LSB (max)
VA = VD = +3.0V
+0.8
±2.0
LSB (max)
VA = VD = +5.0V
+0.3
±2.0
LSB (max)
VA = VD = +3.0V
±0.1
±1.5
LSB (max)
VA = VD = +5.0V
±0.3
±1.5
LSB (max)
DYNAMIC CONVERTER CHARACTERISTICS
FPBW
SINAD
SNR
THD
SFDR
ENOB
ISO
(1)
(2)
4
Full Power Bandwidth (−3dB)
Signal-to-Noise Plus Distortion Ratio
Signal-to-Noise Ratio
Total Harmonic Distortion
Spurious-Free Dynamic Range
Effective Number of Bits
Channel-to-Channel Isolation
VA = VD = +3.0V
8
MHz
VA = VD = +5.0V
11
MHz
VA = VD = +3.0V,
fIN = 40.2 kHz, −0.02 dBFS
73
70
dB (min)
VA = VD = +5.0V,
fIN = 40.2 kHz, −0.02 dBFS
73
70
dB (min)
VA = VD = +3.0V,
fIN = 40.2 kHz, −0.02 dBFS
73
70.8
dB (min)
VA = VD = +5.0V,
fIN = 40.2 kHz, −0.02 dBFS
73
70.8
dB (min)
VA = VD = +3.0V,
fIN = 40.2 kHz, −0.02 dBFS
−88
−74
dB (max)
VA = VD = +5.0V,
fIN = 40.2 kHz, −0.02 dBFS
−90
−74
dB (max)
VA = VD = +3.0V,
fIN = 40.2 kHz, −0.02 dBFS
91
75
dB (min)
VA = VD = +5.0V,
fIN = 40.2 kHz, −0.02 dBFS
92
75
dB (min)
VA = VD = +3.0V,
fIN = 40.2 kHz
11.8
11.3
Bits (min)
VA = VD = +5.0V,
fIN = 40.2 kHz, −0.02 dBFS
11.8
11.3
Bits (min)
VA = VD = +3.0V,
fIN = 20 kHz
82
dB
VA = VD = +5.0V,
fIN = 20 kHz, −0.02 dBFS
84
dB
Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
ADC128S102 Converter Electrical Characteristics (1) (continued)
The following specifications apply for AGND = DGND = 0V, fSCLK = 8 MHz to 16 MHz, fSAMPLE = 500 ksps to 1 MSPS, CL =
50pF, unless otherwise noted. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.
Symbol
Parameter
Conditions
Intermodulation Distortion, Second
Order Terms
IMD
Intermodulation Distortion, Third Order
Terms
Typical
Limits
(2)
Units
VA = VD = +3.0V,
fa = 19.5 kHz, fb = 20.5 kHz
−89
dB
VA = VD = +5.0V,
fa = 19.5 kHz, fb = 20.5 kHz
−91
dB
VA = VD = +3.0V,
fa = 19.5 kHz, fb = 20.5 kHz
−88
dB
VA = VD = +5.0V,
fa = 19.5 kHz, fb = 20.5 kHz
−88
dB
ANALOG INPUT CHARACTERISTICS
VIN
Input Range
IDCL
DC Leakage Current
CINA
Input Capacitance
0 to VA
V
±1
µA (max)
Track Mode
33
pF
Hold Mode
3
pF
DIGITAL INPUT CHARACTERISTICS
VA = VD = +2.7V to +3.6V
2.1
VA = VD = +4.75V to +5.25V
2.4
V (min)
Input Low Voltage
VA = VD = +2.7V to +5.25V
0.8
V (max)
IIN
Input Current
VIN = 0V or VD
±0.01
±1
µA (max)
CIND
Digital Input Capacitance
2
4
pF (max)
VIH
Input High Voltage
VIL
V (min)
DIGITAL OUTPUT CHARACTERISTICS
VOH
Output High Voltage
ISOURCE = 200 µA,
VA = VD = +2.7V to +5.25V
VD − 0.5
V (min)
VOL
Output Low Voltage
ISINK = 200 µA to 1.0 mA,
VA = VD = +2.7V to +5.25V
0.4
V (max)
IOZH, IOZL
Hi-Impedance Output Leakage Current
VA = VD = +2.7V to +5.25V
±1
µA (max)
4
pF (max)
COUT
Hi-Impedance Output Capacitance
(3)
2
Output Coding
Straight (Natural) Binary
POWER SUPPLY CHARACTERISTICS (CL = 10 pF)
VA, VD
Analog and Digital Supply Voltages
Total Supply Current
Normal Mode ( CS low)
IA + ID
Total Supply Current
Shutdown Mode (CS high)
Power Consumption
Normal Mode ( CS low)
PC
Power Consumption
Shutdown Mode (CS high)
VA ≥ VD
2.7
V (min)
5.25
V (max)
VA = VD = +2.7V to +3.6V,
fSAMPLE = 1 MSPS, fIN = 40 kHz
0.76
1.5
mA (max)
VA = VD = +4.75V to +5.25V,
fSAMPLE = 1 MSPS, fIN = 40 kHz
2.13
3.1
mA (max)
VA = VD = +2.7V to +3.6V,
fSCLK = 0 ksps
20
nA
VA = VD = +4.75V to +5.25V,
fSCLK = 0 ksps
50
nA
VA = VD = +3.0V
fSAMPLE = 1 MSPS, fIN = 40 kHz
2.3
4.5
mW (max)
VA = VD = +5.0V
fSAMPLE = 1 MSPS, fIN = 40 kHz
10.7
15.5
mW (max)
VA = VD = +3.0V
fSCLK = 0 ksps
0.06
µW
VA = VD = +5.0V
fSCLK = 0 ksps
0.25
µW
VA = VD = +2.7V to +5.25V
0.8
AC ELECTRICAL CHARACTERISTICS
fSCLKMIN
(3)
Minimum Clock Frequency
8
MHz (min)
Data sheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
5
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
ADC128S102 Converter Electrical Characteristics (1) (continued)
The following specifications apply for AGND = DGND = 0V, fSCLK = 8 MHz to 16 MHz, fSAMPLE = 500 ksps to 1 MSPS, CL =
50pF, unless otherwise noted. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.
Symbol
Parameter
Conditions
fSCLK
Maximum Clock Frequency
fS
Sample Rate
Continuous Mode
VA = VD = +2.7V to +5.25V
tCONVERT
Conversion (Hold) Time
VA = VD = +2.7V to +5.25V
DC
SCLK Duty Cycle
VA = VD = +2.7V to +5.25V
tACQ
Acquisition (Track) Time
tAD
6
Typical
VA = VD = +2.7V to +5.25V
50
Limits
(2)
Units
16
MHz (max)
500
ksps (min)
1
MSPS (max)
13
SCLK cycles
30
40
% (min)
70
60
% (max)
VA = VD = +2.7V to +5.25V
3
SCLK cycles
Throughput Time
Acquisition Time + Conversion Time
VA = VD = +2.7V to +5.25V
16
SCLK cycles
Aperture Delay
VA = VD = +2.7V to +5.25V
Submit Documentation Feedback
4
ns
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
ADC128S102 Timing Specifications
The following specifications apply for VA = VD = +2.7V to +5.25V, AGND = DGND = 0V, fSCLK = 8 MHz to 16 MHz, fSAMPLE =
500 ksps to 1 MSPS, and CL = 50pF. Boldface limits apply for TA = TMIN to TMAX: all other limits TA = 25°C.
Symbol
Conditions
Limits
Typical
(1)
Units
0
10
ns (min)
4.5
10
ns (min)
tCSH
CS Hold Time after SCLK Rising Edge
tCSS
CS Setup Time prior to SCLK Rising
Edge
tEN
CS Falling Edge to DOUT enabled
5
30
ns (max)
tDACC
DOUT Access Time after SCLK Falling
Edge
17
27
ns (max)
tDHLD
DOUT Hold Time after SCLK Falling
Edge
4
tDS
DIN Setup Time prior to SCLK Rising
Edge
3
10
ns (min)
tDH
DIN Hold Time after SCLK Rising Edge
3
10
ns (min)
tCH
SCLK High Time
0.4 x tSCLK
ns (min)
tCL
SCLK Low Time
0.4 x tSCLK
ns (min)
tDIS
(1)
Parameter
CS Rising Edge to DOUT HighImpedance
ns (typ)
DOUT falling
2.4
20
ns (max)
DOUT rising
0.9
20
ns (max)
Tested limits are guaranteed to National's AOQL (Average Outgoing Quality Level).
Timing Diagrams
Power
Down
Power Up
Track
Power Up
Hold
Track
Hold
CS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
1
16
2
3
4
5
6
7
8
SCLK
Control register
DIN
DOUT
ADD2 ADD1 ADD0
ADD2 ADD1
DB11 DB10 DB9
FOUR ZEROS
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
FOUR ZEROS
DB0
ADD0
DB11 DB10 DB9
Figure 1. ADC128S102 Operational Timing Diagram
CS
tCONVERT
tACQ
tCH
SCLK
1
2
3
4
5
6
7
tCL
tEN
DOUT
8
16
tDACC
DB11
FOUR ZEROS
DB10
tDHLD
DB9
DB8
tDIS
DB1
DB0
tDH
tDS
DIN
DONTC
DONTC
ADD2
ADD1
ADD0
DONTC
DONTC
DONTC
Figure 2. ADC128S102 Serial Timing Diagram
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
7
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
SCLK
tCSS
CS
tCSH
CS
Figure 3. SCLK and CS Timing Parameters
Specification Definitions
ACQUISITION TIME is the time required for the ADC to acquire the input voltage. During this time, the hold
capacitor is charged by the input voltage.
APERTURE DELAY is the time between the fourth falling edge of SCLK and the time when the input signal is
internally acquired or held for conversion.
CONVERSION TIME is the time required, after the input voltage is acquired, for the ADC to convert the input
voltage to a digital word.
CHANNEL-TO-CHANNEL ISOLATION is resistance to coupling of energy from one channel into another
channel.
CROSSTALK is the coupling of energy from one channel into another channel. This is similar to Channel-toChannel Isolation, except for the sign of the data.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The
specification here refers to the SCLK.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and says that the converter is equivalent to a
perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental
drops 3 dB below its low frequency value for a full scale input.
FULL SCALE ERROR (FSE) is a measure of how far the last code transition is from the ideal 1½ LSB below
VREF+ and is defined as:
VFSE = Vmax + 1.5 LSB – VREF+
(1)
where Vmax is the voltage at which the transition to the maximum code occurs. FSE can be expressed in Volts,
LSB or percent of full scale range.
GAIN ERROR is the deviation of the last code transition (111...110) to (111...111) from the ideal (VREF - 1.5
LSB), after adjusting for offset error.
INTEGRAL NON-LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from
negative full scale (½ LSB below the first code transition) through positive full scale (½ LSB above the last code
transition). The deviation of any given code from this straight line is measured from the center of that code value.
INTERMODULATION DISTORTION (IMD) is the creation of additional spectral components as a result of two
sinusoidal frequencies being applied to an individual ADC input at the same time. It is defined as the ratio of the
power in both the second or the third order intermodulation products to the power in one of the original
frequencies. Second order products are fa ± fb, where fa and fb are the two sine wave input frequencies. Third
order products are (2fa ± fb ) and (fa ± 2fb). IMD is usually expressed in dB.
8
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
MISSING CODES are those output codes that will never appear at the ADC outputs. These codes cannot be
reached with any input value. The ADC128S102 is guaranteed not to have any missing codes.
OFFSET ERROR is the deviation of the first code transition (000...000) to (000...001) from the ideal (i.e. GND +
0.5 LSB).
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms
value of the sum of all other spectral components below one-half the sampling frequency, not including d.c. or
the harmonics included in THD.
SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) Is the ratio, expressed in dB, of the rms value of the
input signal to the rms value of all of the other spectral components below half the clock frequency, including
harmonics but excluding d.c.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the desired signal
amplitude to the amplitude of the peak spurious spectral component, where a spurious spectral component is
any signal present in the output spectrum that is not present at the input and may or may not be a harmonic.
TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first five harmonic
components at the output to the rms level of the input signal frequency as seen at the output. THD is calculated
as
THD = 20 ‡ log 10
A f22 +
+ A f10 2
A f12
(2)
where Af1 is the RMS power of the input frequency at the output and Af2 through Af10 are the RMS power in the
first 9 harmonic frequencies.
THROUGHPUT TIME is the minimum time required between the start of two successive conversions. It is the
acquisition time plus the conversion and read out times. In the case of the ADC128S102, this is 16 SCLK
periods.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
9
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
Typical Performance Characteristics
TA = +25°C, fSAMPLE = 1 MSPS, fSCLK = 16 MHz, fIN = 40.2 kHz unless otherwise stated.
10
DNL
DNL
INL
INL
DNL
vs.
Supply
INL
vs.
Supply
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
Typical Performance Characteristics (continued)
TA = +25°C, fSAMPLE = 1 MSPS, fSCLK = 16 MHz, fIN = 40.2 kHz unless otherwise stated.
SNR
vs.
Supply
THD
vs.
Supply
ENOB
vs.
Supply
DNL
vs.
VD with VA = 5.0 V
INL
vs.
VD with VA = 5.0 V
DNL
vs.
SCLK Duty Cycle
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
11
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
Typical Performance Characteristics (continued)
TA = +25°C, fSAMPLE = 1 MSPS, fSCLK = 16 MHz, fIN = 40.2 kHz unless otherwise stated.
12
INL
vs.
SCLK Duty Cycle
SNR
vs.
SCLK Duty Cycle
THD
vs.
SCLK Duty Cycle
ENOB
vs.
SCLK Duty Cycle
DNL
vs.
SCLK
INL
vs.
SCLK
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
Typical Performance Characteristics (continued)
TA = +25°C, fSAMPLE = 1 MSPS, fSCLK = 16 MHz, fIN = 40.2 kHz unless otherwise stated.
SNR
vs.
SCLK
THD
vs.
SCLK
ENOB
vs.
SCLK
DNL
vs.
Temperature
INL
vs.
Temperature
SNR
vs.
Temperature
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
13
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
Typical Performance Characteristics (continued)
TA = +25°C, fSAMPLE = 1 MSPS, fSCLK = 16 MHz, fIN = 40.2 kHz unless otherwise stated.
THD
vs.
Temperature
ENOB
vs.
Temperature
SNR
vs.
Input Frequency
THD
vs.
Input Frequency
ENOB
vs.
Input Frequency
Power Consumption
vs.
SCLK
Functional Description
The ADC128S102 is a successive-approximation analog-to-digital converter designed around a chargeredistribution digital-to-analog converter.
14
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
ADC128S102 OPERATION
Simplified schematics of the ADC128S102 in both track and hold operation are shown in Figure 4 and Figure 5
respectively. In Figure 4, the ADC128S102 is in track mode: switch SW1 connects the sampling capacitor to one
of eight analog input channels through the multiplexer, and SW2 balances the comparator inputs. The
ADC128S102 is in this state for the first three SCLK cycles after CS is brought low.
Figure 5 shows the ADC128S102 in hold mode: switch SW1 connects the sampling capacitor to ground,
maintaining the sampled voltage, and switch SW2 unbalances the comparator. The control logic then instructs
the charge-redistribution DAC to add or subtract fixed amounts of charge to or from the sampling capacitor until
the comparator is balanced. When the comparator is balanced, the digital word supplied to the DAC is the digital
representation of the analog input voltage. The ADC128S102 is in this state for the last thirteen SCLK cycles
after CS is brought low.
IN0
CHARGE
REDISTRIBUTION
DAC
MUX
SAMPLING
CAPACITOR
SW1
IN7
SW2
CONTRO
L
LOGI
C
+
-
AGND
VA /2
Figure 4. ADC128S102 in Track Mode
IN0
CHARGE
REDISTRIBUTION
DAC
MUX
SAMPLING
CAPACITOR
+
SW1
IN7
SW2
-
CONTROL
LOGIC
AGND
VA /2
Figure 5. ADC128S102 in Hold Mode
SERIAL INTERFACE
An operational timing diagram and a serial interface timing diagram for the ADC128S102 are shown in The
Timing Diagrams section. CS, chip select, initiates conversions and frames the serial data transfers. SCLK (serial
clock) controls both the conversion process and the timing of serial data. DOUT is the serial data output pin,
where a conversion result is sent as a serial data stream, MSB first. Data to be written to the ADC128S102's
Control Register is placed on DIN, the serial data input pin. New data is written to DIN with each conversion.
A serial frame is initiated on the falling edge of CS and ends on the rising edge of CS. Each frame must contain
an integer multiple of 16 rising SCLK edges. The ADC's DOUT pin is in a high impedance state when CS is high
and is active when CS is low. Thus, CS acts as an output enable. Similarly, SCLK is internally gated off when CS
is brought high.
During the first 3 cycles of SCLK, the ADC is in the track mode, acquiring the input voltage. For the next 13
SCLK cycles the conversion is accomplished and the data is clocked out. SCLK falling edges 1 through 4 clock
out leading zeros while falling edges 5 through 16 clock out the conversion result, MSB first. If there is more than
one conversion in a frame (continuous conversion mode), the ADC will re-enter the track mode on the falling
edge of SCLK after the N*16th rising edge of SCLK and re-enter the hold/convert mode on the N*16+4th falling
edge of SCLK. "N" is an integer value.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
15
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
The ADC128S102 enters track mode under three different conditions. In Figure 1, CS goes low with SCLK high
and the ADC enters track mode on the first falling edge of SCLK. In the second condition, CS goes low with
SCLK low. Under this condition, the ADC automatically enters track mode and the falling edge of CS is seen as
the first falling edge of SCLK. In the third condition, CS and SCLK go low simultaneously and the ADC enters
track mode. While there is no timing restriction with respect to the rising edges of CS and SCLK, see Figure 3 for
setup and hold time requirements for the falling edge of CS with respect to the rising edge of SCLK.
While a conversion is in progress, the address of the next input for conversion is clocked into a control register
through the DIN pin on the first 8 rising edges of SCLK after the fall of CS. See Table 2, Table 3, and Table 4.
There is no need to incorporate a power-up delay or dummy conversions as the ADC128S102 is able to acquire
the input signal to full resolution in the first conversion immediately following power-up. The first conversion result
after power-up will be that of IN0.
Table 2. Control Register Bits
Bit 7 (MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DONTC
DONTC
ADD2
ADD1
ADD0
DONTC
DONTC
DONTC
Table 3. Control Register Bit Descriptions
Bit #:
Symbol:
Description
7, 6, 2, 1, 0
DONTC
Don't care. The values of these bits do not affect the device.
5
ADD2
4
ADD1
These three bits determine which input channel will be sampled and converted at the next
conversion cycle. The mapping between codes and channels is shown in Table 4.
3
ADD0
Table 4. Input Channel Selection
ADD2
ADD1
ADD0
Input Channel
0
0
0
IN0 (Default)
0
0
1
IN1
0
1
0
IN2
0
1
1
IN3
1
0
0
IN4
1
0
1
IN5
1
1
0
IN6
1
1
1
IN7
ADC128S102 TRANSFER FUNCTION
The output format of the ADC128S102 is straight binary. Code transitions occur midway between successive
integer LSB values. The LSB width for the ADC128S102 is VA / 4096. The ideal transfer characteristic is shown
in Figure 6. The transition from an output code of 0000 0000 0000 to a code of 0000 0000 0001 is at 1/2 LSB, or
a voltage of VA / 8192. Other code transitions occur at steps of one LSB.
16
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
111...111
111...000
|
|
ADC CODE
111...110
1LSB = VA/4096
011...111
000...010
|
000...001
000...000
0V
0.5LSB
ANALOG INPUT
+VA - 1.5LSB
Figure 6. Ideal Transfer Characteristic
ANALOG INPUTS
An equivalent circuit for one of the ADC128S102's input channels is shown in Figure 7. Diodes D1 and D2
provide ESD protection for the analog inputs. The operating range for the analog inputs is 0 V to VA. Going
beyond this range will cause the ESD diodes to conduct and result in erratic operation.
The capacitor C1 in Figure 7 has a typical value of 3 pF and is mainly the package pin capacitance. Resistor R1
is the on resistance of the multiplexer and track / hold switch and is typically 500 ohms. Capacitor C2 is the
ADC128S102 sampling capacitor, and is typically 30 pF. The ADC128S102 will deliver best performance when
driven by a low-impedance source (less than 100 ohms). This is especially important when using the
ADC128S102 to sample dynamic signals. Also important when sampling dynamic signals is a band-pass or lowpass filter which reduces harmonics and noise in the input. These filters are often referred to as anti-aliasing
filters.
VA
D1
R1
C2
30 pF
VIN
C1
3 pF
D2
Conversion Phase - Switch Open
Track Phase - Switch Closed
Figure 7. Equivalent Input Circuit
DIGITAL INPUTS AND OUTPUTS
The ADC128S102's digital inputs (SCLK, CS, and DIN) have an operating range of 0 V to VA. They are not prone
to latch-up and may be asserted before the digital supply (VD) without any risk. The digital output (DOUT)
operating range is controlled by VD. The output high voltage is VD - 0.5V (min) while the output low voltage is
0.4V (max).
Applications Information
TYPICAL APPLICATION CIRCUIT
A typical application is shown in Figure 8. The split analog and digital supply pins are both powered in this
example by the National LP2950 low-dropout voltage regulator. The analog supply is bypassed with a capacitor
network located close to the ADC128S102. The digital supply is separated from the analog supply by an isolation
resistor and bypassed with additional capacitors. The ADC128S102 uses the analog supply (VA) as its reference
voltage, so it is very important that VA be kept as clean as possible. Due to the low power requirements of the
ADC128S102, it is also possible to use a precision reference as a power supply.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
17
ADC128S102
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
www.ti.com
51:
LP2950
0.1 PF
1.0 PF
VD
22:
INPUT
0.1 PF
VA
IN0
1 nF
.
.
.
1.0 PF
ADC128S102
0.1 PF
1 PF
SCLK
CS
DIN
IN7
5V
MICROPROCESSOR
DSP
DOUT
AGND
DGND
Figure 8. Typical Application Circuit
POWER SUPPLY CONSIDERATIONS
There are three major power supply concerns with this product: power supply sequencing, power management,
and the effect of digital supply noise on the analog supply.
Power Supply Sequence
The ADC128S102 is a dual-supply device. The two supply pins share ESD resources, so care must be exercised
to ensure that the power is applied in the correct sequence. To avoid turning on the ESD diodes, the digital
supply (VD) cannot exceed the analog supply (VA) by more than 300 mV. Therefore, VA must ramp up before or
concurrently with VD.
Power Management
The ADC128S102 is fully powered-up whenever CS is low and fully powered-down whenever CS is high, with
one exception. If operating in continuous conversion mode, the ADC128S102 automatically enters power-down
mode between SCLK's 16th falling edge of a conversion and SCLK's 1st falling edge of the subsequent
conversion (see Figure 1).
In continuous conversion mode, the ADC128S102 can perform multiple conversions back to back. Each
conversion requires 16 SCLK cycles and the ADC128S102 will perform conversions continuously as long as CS
is held low. Continuous mode offers maximum throughput.
In burst mode, the user may trade off throughput for power consumption by performing fewer conversions per
unit time. This means spending more time in power-down mode and less time in normal mode. By utilizing this
technique, the user can achieve very low sample rates while still utilizing an SCLK frequency within the electrical
specifications. The Power Consumption vs. SCLK curve in the Typical Performance Curves section shows the
typical power consumption of the ADC128S102. To calculate the power consumption (PC), simply multiply the
fraction of time spent in the normal mode (tN) by the normal mode power consumption (PN), and add the fraction
of time spent in shutdown mode (tS) multiplied by the shutdown mode power consumption (PS) as shown in
Figure 9.
PC =
tS
tN
x PN +
x PS
tN + t S
tN + t S
Figure 9. Power Consumption Equation
Power Supply Noise Considerations
The charging of any output load capacitance requires current from the digital supply, VD. The current pulses
required from the supply to charge the output capacitance will cause voltage variations on the digital supply. If
these variations are large enough, they could degrade SNR and SINAD performance of the ADC. Furthermore, if
the analog and digital supplies are tied directly together, the noise on the digital supply will be coupled directly
into the analog supply, causing greater performance degradation than would noise on the digital supply alone.
18
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
ADC128S102
www.ti.com
SNAS298D – AUGUST 2005 – REVISED JANUARY 2011
Similarly, discharging the output capacitance when the digital output goes from a logic high to a logic low will
dump current into the die substrate, which is resistive. Load discharge currents will cause "ground bounce" noise
in the substrate that will degrade noise performance if that current is large enough. The larger the output
capacitance, the more current flows through the die substrate and the greater the noise coupled into the analog
channel.
The first solution to keeping digital noise out of the analog supply is to decouple the analog and digital supplies
from each other or use separate supplies for them. To keep noise out of the digital supply, keep the output load
capacitance as small as practical. If the load capacitance is greater than 50 pF, use a 100 Ω series resistor at
the ADC output, located as close to the ADC output pin as practical. This will limit the charge and discharge
current of the output capacitance and improve noise performance. Since the series resistor and the load
capacitance form a low frequency pole, verify signal integrity once the series resistor has been added.
LAYOUT AND GROUNDING
Capacitive coupling between the noisy digital circuitry and the sensitive analog circuitry can lead to poor
performance. The solution is to keep the analog circuitry separated from the digital circuitry and the clock line as
short as possible.
Digital circuits create substantial supply and ground current transients. The logic noise generated could have
significant impact upon system noise performance. To avoid performance degradation of the ADC128S102 due
to supply noise, do not use the same supply for the ADC128S102 that is used for digital logic.
Generally, analog and digital lines should cross each other at 90° to avoid crosstalk. However, to maximize
accuracy in high resolution systems, avoid crossing analog and digital lines altogether. It is important to keep
clock lines as short as possible and isolated from ALL other lines, including other digital lines. In addition, the
clock line should also be treated as a transmission line and be properly terminated.
The analog input should be isolated from noisy signal traces to avoid coupling of spurious signals into the input.
Any external component (e.g., a filter capacitor) connected between the converter's input pins and ground or to
the reference input pin and ground should be connected to a very clean point in the ground plane.
We recommend the use of a single, uniform ground plane and the use of split power planes. The power planes
should be located within the same board layer. All analog circuitry (input amplifiers, filters, reference
components, etc.) should be placed over the analog power plane. All digital circuitry and I/O lines should be
placed over the digital power plane. Furthermore, all components in the reference circuitry and the input signal
chain that are connected to ground should be connected together with short traces and enter the analog ground
plane at a single, quiet point.
Submit Documentation Feedback
Copyright © 2005–2011, Texas Instruments Incorporated
Product Folder Links: ADC128S102
19
PACKAGE OPTION ADDENDUM
www.ti.com
16-Nov-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package Qty
Drawing
Eco Plan
Lead/Ball Finish
(2)
MSL Peak Temp
Samples
(3)
(Requires Login)
ADC128S102CIMT
ACTIVE
TSSOP
PW
16
92
TBD
CU SNPB
Level-1-260C-UNLIM
ADC128S102CIMT/NOPB
ACTIVE
TSSOP
PW
16
92
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
ADC128S102CIMTX
ACTIVE
TSSOP
PW
16
2500
TBD
CU SNPB
Level-1-260C-UNLIM
ADC128S102CIMTX/NOPB
ACTIVE
TSSOP
PW
16
2500
Green (RoHS
& no Sb/Br)
CU SN
Level-1-260C-UNLIM
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Nov-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
ADC128S102CIMTX
ADC128S102CIMTX/NOP
B
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
TSSOP
PW
16
2500
330.0
12.4
6.95
8.3
1.6
8.0
12.0
Q1
TSSOP
PW
16
2500
330.0
12.4
6.95
8.3
1.6
8.0
12.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Nov-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ADC128S102CIMTX
TSSOP
PW
16
2500
349.0
337.0
45.0
TSSOP
PW
16
2500
349.0
337.0
45.0
ADC128S102CIMTX/NOP
B
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation
www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom
www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Applications Processors
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
National Semiconductor (TI):
ADC128S102WGRQV
Texas Instruments:
ADC128S102CVAL ADC128S102EVAL/NOPB