TI CDCE949 Programmable 4-pll vcxo clock synthesizer with 1.8v, 2.5v and 3.3v lvcmos output Datasheet

CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Programmable 4-PLL VCXO Clock Synthesizer with 1.8V, 2.5V and 3.3V LVCMOS Outputs
Check for Samples: CDCE949, CDCEL949
FEATURES
•
1
• Member of Programmable Clock Generator
Family
– CDCE913/CDCEL913: 1 PLLs, 3 Outputs
– CDCE925/CDCEL925: 2 PLLs, 5 Outputs
– CDCE937/CDCEL937: 3 PLLs, 7 Outputs
– CDCE949/CDCEL949: 4 PLLs, 9 Outputs
• In-System Programmability and EEPROM
– Serial Programmable Volatile Register
– Non-Volatile EEPROM to Store Customer
Settings
• Highly Flexible Clock Driver
– Three User-Definable Control Inputs
[S0/S1/S2] e.g. SSC-Selection, Frequency
Switching, Output Enable or Power Down
– Generates Highly-Accurate Clocks for
Video, Audio, USB, IEEE1394, RFID,
Generates Common Clock Frequencies
Used with TI DaVinci™, OMAP™, DSPs
– BlueTooth™, WLAN, Ethernet and GPS
– Programmable SSC Modulation
– Enables 0-PPM Clock Generation
• Selectable Output Frequency up to 230 MHz
234
VDD
•
•
•
•
•
•
Flexible Input Clocking Concept
– External Crystal: 8 to 32 MHz
– On-Chip VCXO: Pull-Range ±150 ppm
– Single-Ended LVCMOS up to 160 MHz
Low-Noise PLL Core
– Integrated PLL Loop Filter Components
– Very Low Period Jitter (typ 60 ps)
Separate Output Supply Pins
– CDCE949: 3.3 V and 2.5 V
– CDCEL949: 1.8 V
1.8 V Device Power Supply
Wide Temperature Range –40° C to 85° C
Packaged in TSSOP
Development and Programming Kit for Ease
PLL Design and Programming (TI-Pro Clock)
APPLICATIONS
•
•
D-TV, HD-TV, STB, IP-STB, DVD-Player,
DVD-Recorder, Printer
General Purpose Frequency Synthesizing
VDDOUT
GND
Crystal or
Clock Input
Vctr
VCXO
LV
CMOS
Y1
LV
CMOS
Y2
LV
CMOS
Y3
XO
LVCMOS
PLL1
3
S2/S1/S0 or
SDA/SCL
EEPROM
Programming
and
Control Register
with SSC
LV
CMOS
Y4
LV
CMOS
Y5
LV
CMOS
Y6
LV
CMOS
Y7
LV
CMOS
Y8
LV
CMOS
Y9
PLL2
with SSC
Divider
and
Output
Control
PLL3
with SSC
Xin/Clk
S0
Vdd
Vctr
GND
Vddout
Y4
Y5
GND
Vddout
Y8
Y9
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
Xout
S1/SDA
S2/SCL
Y1
GND
Y2
Y3
Vddout
Y6
Y7
GND
Vdd
PLL4
with SSC
1
2
3
4
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
DaVinci, OMAP, Pro Clock are trademarks of Texas Instruments.
BlueTooth is a trademark of Bluetooth SIG, Inc.
I2C is a trademark of Philips Electronics.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2007–2010, Texas Instruments Incorporated
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
DESCRIPTION
The CDCE949 and CDCEL949 are modular PLL-based low cost, high-performance, programmable clock
synthesizers, multipliers and dividers. They generate up to 9 output clocks from a single input frequency. Each
output can be programmed in-system for any clock frequency up to 230 MHz, using up to four independent
configurable PLLs.
The CDCx949 has separate output supply pins, VDDOUT, 1.8 V for the CDCEL949, and 2.5 V to 3.3 V for
CDCE949.
The input accepts an external crystal or LVCMOS clock signal. If an external crystal is used, an on-chip load
capacitor is adequate for most applications. The value of the load capacitor is programmable from 0 to 20 pF.
Additionally, an on-chip VCXO is selectable, allowing synchronization of the output frequency to an external
control signal, that is, a PWM signal.
The deep M/N divider ratio allows the generation of zero-ppm audio/video, networking (WLAN, BlueTooth™,
Ethernet, GPS) or Interface (USB, IEEE1394, Memory Stick) clocks from a reference input frequency, such as
27 MHz.
All PLLs support SSC (Spread-Spectrum Clocking). SSC can be Center-Spread or Down-Spread clocking. This
is a common technique to reduce electro-magnetic interference (EMI).
Based on the PLL frequency and the divider settings, the internal loop-filter components are automatically
adjusted to achieve high stability, and to optimize the jitter-transfer characteristics of each PLL.
The device supports non-volatile EEPROM programming for easy customization of the device to the application.
It is preset to a factory-default configuration (see the Default Device Configuration section). It can be
reprogrammed to a different application configuration before PCB assembly, or reprogrammed by in-system
programming. All device settings are programmable through the SDA/SCL bus, a 2-wire serial interface.
Three programmable control inputs, S0, S1 and S2, can be used to control various aspects of operation including
frequency selection, changing the SSC parameters to lower EMI, PLL bypass, power down, and choosing
between low level or 3-state for the output-disable function.
The CDCx949 operates in a 1.8 V environment. It operates within a temprateure range of –40° C to 85° C.
DEVICE INFORMATION
TERMINAL FUNCTIONS
TERMINAL
I/O
NAME
NO. (TSSOP24)
Y1, Y2, ...Y9
21, 19, 18, 7, 8,
16, 15, 11, 12
O
LVCMOS outputs
Xin/CLK
1
I
Crystal oscillator input or LVCMOS clock input (selectable via SDA/SCL bus)
Xout
24
O
Crystal oscillator output (leave open or pull up when not used)
VCtrl
4
I
VCXO control voltage (leave open or pull up when not used)
VDD
3, 13
Power
6, 10, 17
Power
5, 9, 14, 20
Ground
S0
2
I
SDA / S1
23
I/O / I
SDA: Bi-directional serial data input/output (default configuration), LVCMOS; internal
pull-up 500 kΩ; or
S1: User-programmable control input; LVCMOS inputs; internal pull-up 500 kΩ
SCL / S2
22
I
SCL: Serial clock input (default configuration), LVCMOS; internal pull-up 500 kΩ; or
S2: User-programmable control input; LVCMOS inputs; internal pull-up 500 kΩ
VDDOUT
GND
2
Submit Documentation Feedback
1.8V power supply for the device
CDCEL949: 1.8 V supply for all outputs
CDCE949: 3.3 V or 2.5 V supply for all outputs
Ground
User-programmable control input S0; LVCMOS inputs; internal pull-up 500 kΩ
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
FUNCTIONAL BLOCK DIAGRAM
VDD
VDDOUT
GND
LV
CMOS
Y1
M2
LV
CMOS
Y2
M3
LV
CMOS
Y3
M4
LV
CMOS
Y4
M5
LV
CMOS
Y5
M6
LV
CMOS
Y6
M7
LV
CMOS
Y7
M8
LV
CMOS
Y8
LV
CMOS
Y9
Pdiv1
M1
Xin/CLK
M9
Input Clock
Vctr
10-Bit
VCXO
XO
Pdiv2
MUX1
PLL 1
LVCMOS
with SSC
Xout
7-Bit
Pdiv3
EEPROM
Programming
and
SDA/SCL
Register
7-Bit
Pdiv4
PLL 2
MUX2
S0
S1/SDA
S2/SCL
PLL Bypass
with SSC
7-Bit
Pdiv5
7-Bit
PLL Bypass
Pdiv6
MUX3
PLL 3
with SSC
7-Bit
Pdiv7
7-Bit
PLL Bypass
Pdiv8
MUX4
PLL 4
with SSC
7-Bit
Pdiv9
7-Bit
PLL Bypass
ABSOLUTE MAXIMUM RATINGS
over operating free-air temperature range (unless otherwise noted)
VDD
Supply voltage range
VI
Input voltage range (2)
VO
Output voltage range (2)
II
Input current (VI < 0, VI > VDD)
IO
Tstg
TJ
Maximum junction temperature
(1)
(2)
(3)
(1)
(3)
VALUE
UNIT
–0.5 to 2.5
V
–0.5 to VDD + 0.5
V
–0.5 to VDDOUT + 0.5
V
20
mA
Continuous output current
50
mA
Storage temperature range
–65 to 150
°C
125
°C
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.
The input and output negative voltage ratings may be exceeded if the input and output clamp–current ratings are observed.
SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
3
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
THERMAL RESISTANCE FOR TSSOP (PW) PACKAGE (1)
PARAMETER
TJA
Thermal Resistance Junction to Ambient
AIRFLOW
(lfm)
TSSOP24
°C/W
0
91
150
75
200
74
250
73
500
65
TJC
Thermal Resistance Junction to Case
—
27
TJB
Thermal Resistance Junction to Board
—
52
RqJT
Thermal Resistance Junction to Top
—
0.5
RqJB
Thermal Resistance Junction to Bottom
—
50
(1)
The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S2P (high-k board).
RECOMMENDED OPERATING CONDITIONS
VDD
Device supply voltage
VDD(OUT)
Output Yx supply
voltage
VIL
Low level input voltage LVCMOS
VIH
High level input voltage LVCMOS
VI(thresh)
Input voltage threshold LVCMOS
Input voltage range S1,
S2, SDA, SCL
VICLK
Input voltage range CLK
IOH /IOL
Output current
NOM
MAX
1.7
1.8
1.9
CDCE949
2.3
3.6
CDCEL949
1.7
1.9
0.3 × VDD
0.7 × VDD
VIthresh = 0.5 VDD
UNIT
V
V
V
V
0.5 × VDD
Input voltage range S0
VIS
MIN
V
0
1.9
0
3.6
0
V
1.9
V
VDDout = 3.3 V
±12
mA
VDDout = 2.5 V
±10
mA
VDDout = 1.8 V
±8
mA
10
pF
85
°C
MAX
UNIT
32
MHz
CL
Output load LVCMOS
TA
Operating free-air temperature
–40
RECOMMENDED CRYSTAL/VCXO SPECIFICATIONS (1)
fXtal
Crystal Input frequency range (fundamental mode)
ESR
Effective series resistance
fPR
Pulling range (0 V ≤ VCtrl ≤ 1.8 V) (2)
V(Ctrl)
Frequency control voltage
C0/C1
Pullability ratio
CL
On-chip load capacitance at Xin and Xout
(1)
(2)
MIN
NOM
8
27
100
±120
±150
0
Ω
ppm
VDD
V
220
0
20
pF
For more information about VCXO configuration and crystal recommendation see application report SCAA085.
Pulling range depends on crystal type, on-chip crystal load capacitance and PCB stray capacitance; pulling range of min ±120 ppm
applies for crystal listed in the application report SCAA085.
EEPROM SPECIFICATION
MIN
EEcyc
EEcyc programming cycles of EEPROM
EEret
EEret data retention
4
Submit Documentation Feedback
TYP
MAX
UNIT
1000
cycles
10
years
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
TIMING REQUIREMENTS
over recommended ranges of supply voltage, load and operating free-air temperature
CLK_IN Requirements
MIN
NOM
MAX
PLL Bypass Mode
0
160
PLL Mode
8
160
f(CLK)
LVCMOS clock input frequency
tr / tf
Rise and fall time CLK signal (20% to 80%)
dutyCLK
Duty cycle CLK at VDD / 2
UNIT
MHz
3
40%
60%
STANDARD
MODE
SDA/SCL TIMING REQUIREMENTS (see Figure 12)
ns
FAST
MODE
MIN
MAX
0
100
UNIT
MIN
MAX
0
400
f(SCL)
SCL clock frequency
tsu(START)
START setup time (SCL high before SDA low)
kHz
th(START)
START hold time (SCL low after SDA low)
tw(SCLL)
SCL low-pulse duration
tw(SCLH)
SCL high-pulse duration
th(SDA)
SDA hold time (SDA valid after SCL low)
0
tsu(SDA)
SDA setup time
tr
SCL/SDA input rise time
1000
300
ns
tf
SCL/SDA input fall time
300
300
ns
tsu(STOP)
STOP setup time
4.0
0.6
ms
tBUF
Bus free time between a STOP and START condition
4.7
1.3
ms
4.7
0.6
ms
4
0.6
ms
4.7
1.3
ms
4
0.6
3.45
250
0
ms
0.9
ms
100
ns
DEVICE CHARACTERISTICS
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN TYP (1)
MAX
UNIT
OVERALL PARAMETER
IDD
Supply current (see Figure 3)
All outputs off, fCLK = 27
MHz, fVCO= 135 MHz;
IDD(OUT)
Supply current (see Figure 4 and
Figure 5)
No load, all outputs on,
fout = 27 MHz
IDD(PD)
Power down current. Every circuit
powered down except SDA/SCL
fIN = 0 MHz, VDD = 1.9 V
V(PUC)
Supply voltage VDD threshold for power
up control circuit
fVCO
VCO frequency range of PLL
fOUT
LVCMOS output frequency
All PLLs on
38
Per PLL
9
CDCE949
VDDOUT=3.3 V
4
CDCEL949
VDDOUT=1.8 V
2
mA
mA
50
mA
0.85
1.45
V
80
230
MHz
230
MHz
LVCMOS PARAMETER
VIK
LVCMOS input voltage
VDD = 1.7 V; II = –18 mA
II
LVCMOS input current
VI = 0 V or VDD; VDD = 1.9 V
IIH
LVCMOS input current for S0/S1/S2
VI = VDD; VDD = 1.9 V
IIL
LVCMOS input current for S0/S1/S2
VI = 0 V; VDD = 1.9 V
Input capacitance at Xin/Clk
VICLK = 0 V or VDD
6
Input capacitance at Xout
VIXout = 0 V or VDD
2
Input capacitance at S0/S1/S2
VIS = 0 V or VDD
3
CI
(1)
–1.2
V
±5
mA
5
mA
–4
mA
pF
All typical values are at respective nominal VDD.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
5
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
DEVICE CHARACTERISTICS (Continued)
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN TYP (1)
TEST CONDITIONS
MAX
UNIT
CDCE949 – LVCMOS PARAMETER FOR VDDOUT = 3.3 V – MODE
VOH
LVCMOS high-level output voltage
VOL
LVCMOS low-level output voltage
VDDOUT = 3 V, IOH = –0.1 mA
2.9
VDDOUT = 3 V, IOH = –8 mA
2.4
VDDOUT = 3 V, IOH = –12 mA
2.2
V
VDDOUT = 3 V, IOL = 0.1 mA
0.1
VDDOUT = 3 V, IOL = 8 mA
0.5
VDDOUT = 3 V, IOL = 12 mA
0.8
V
tPLH,
tPHL
Propagation delay
PLL bypass
3.2
ns
tr/tf
Rise and fall time
VDDOUT = 3.3 V (20%–80%)
0.6
ns
tjit(cc)
Cycle-to-cycle jitter (2)
tjit(per)
Peak-to-peak period jitter
tsk(o)
Output skew (4)
odc
Output duty cycle (5)
(3)
(2) (3)
1 PLL switching, Y2-to-Y3
60
90
4 PLLs switching, Y2-to-Y9
120
170
1 PLL switching, Y2-to-Y3
70
100
4 PLLs switching, Y2-to-Y9
130
180
fOUT = 50 MHz; Y1-to-Y3
60
fOUT = 50 MHz; Y2-to-Y5 or Y6-to-Y9
160
fVCO = 100 MHz; Pdiv = 1
45
55
ps
ps
ps
%
CDCE949 – LVCMOS PARAMETER FOR VDDOUT = 2.5 V – MODE
VOH
LVCMOS high-level output voltage
VOL
LVCMOS low-level output voltage
VDDOUT = 2.3 V, IOH = –0.1 mA
2.2
VDDOUT = 2.3 V, IOH = –6 mA
1.7
VDDOUT = 2.3 V, IOH = –10 mA
1.6
V
VDDOUT = 2.3 V, IOL = 0.1 mA
0.1
VDDOUT = 2.3 V, IOL = 6 mA
0.5
VDDOUT = 2.3 V, IOL = 10 mA
0.7
tPLH,
tPHL
Propagation delay
PLL bypass
3.4
tr/tf
Rise and fall time
VDDOUT = 2.5 V (20%–80%)
0.8
1 PLL switching, Y2-to-Y3
60
90
4 PLLs switching, Y2-to-Y9
120
170
1 PLL switching, Y2-to-Y3
70
100
4 PLLs switching, Y2-to-Y9
130
180
(2) (3)
tjit(cc)
Cycle-to-cycle jitter
tjit(per)
Peak-to-peak period jitter
tsk(o)
Output skew (4)
odc
Output duty cycle (5)
(1)
(2)
(3)
(4)
(5)
6
(2) (3)
fOUT = 50 MHz; Y1-to-Y3
ns
ns
60
fOUT = 50 MHz; Y2-to-Y5 or Y6-to-Y9
160
fVCO = 100 MHz; Pdiv = 1
45
V
55
ps
ps
ps
%
All typical values are at respective nominal VDD.
10000 cycles.
Jitter depends on device configuration. Data is taken under the following conditions: 1-PLL: fIN = 27 MHz, Y2/3 = 27 MHz, (measured at
Y2), 4-PLL: fIN = 27 MHz, Y2/3 = 27 MHz, (manured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz, Y8/9 = 48 MHz.
The tsk(o) specification is only valid for equal loading of each bank of outputs and outputs are generated from the same divider; data
sampled on rising edge (tr).
odc depends on output rise- and fall-time (tr/tf).
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
DEVICE CHARACTERISTICS (Continued)
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN TYP (1)
TEST CONDITIONS
MAX
UNIT
SAVE THIS CDCEL949 – LVCMOS PARAMETER FOR VDDOUT = 1.8 V – MODE
VOH
LVCMOS high-level output voltage
VOL
LVCMOS low-level output voltage
VDDOUT = 1.7 V, IOH = –0.1 mA
1.6
VDDOUT = 1.7 V, IOH = –4 mA
1.4
VDDOUT = 1.7 V, IOH = –8 mA
1.1
V
VDDOUT = 1.7 V, IOL = 0.1 mA
0.1
VDDOUT = 1.7 V, IOL = 4 mA
0.3
VDDOUT = 1.7 V, IOL = 8 mA
0.6
V
tPLH,
tPHL
Propagation delay
PLL bypass
2.6
ns
tr/tf
Rise and fall time
VDDOUT = 1.8 V (20%–80%)
0.7
ns
tjit(cc)
Cycle-to-cycle jitter (2)
tjit(per)
Peak-to-peak period jitter
tsk(o)
Output skew (4)
odc
Output duty cycle (5)
(3)
(2) (3)
1 PLL switching, Y2-to-Y3
70
120
4 PLLs switching, Y2-to-Y9
120
170
1 PLL switching, Y2-to-Y3
90
140
4 PLLs switching, Y2-to-Y9
130
190
fOUT = 50 MHz; Y1-to-Y3
60
fOUT = 50 MHz; Y2-to-Y5 or Y6-to-Y9
ps
ps
ps
160
fVCO = 100 MHz; Pdiv = 1
45
55
%
SDA/SCL PARAMETER
VIK
SCL and SDA input clamp voltage
VDD = 1.7 V; II = –18 mA
–1.2
V
IIH
SCL and SDA input current
VI = VDD; VDD = 1.9 V
±10
mA
VIH
SDA/SCL input high voltage (6)
0.7 VDD
VIL
SDA/SCL input low voltage
VOL
SDA low-level output voltage
IOL = 3 mA, VDD = 1.7 V
CI
SCL/SDA input capacitance
VI = 0 V or VDD
(1)
(2)
(3)
(4)
(5)
(6)
V
(6)
3
0.3
VDD
V
0.2
VDD
V
10
pF
All typical values are at respective nominal VDD.
10000 cycles.
Jitter depends on device configuration. Data is taken under the following conditions: 1-PLL: fIN = 27 MHz, Y2/3 = 27 MHz, (measured at
Y2), 4-PLL: fIN = 27 MHz, Y2/3 = 27 MHz, (measured at Y2), Y4/5 = 16.384 MHz, Y6/7 = 74.25 MHz, Y8/9 = 48 MHz.
The tsk(o) specification is only valid for equal loading of each bank of outputs and outputs are generated from same divider; data
sampled on rising edge (tr).
odc depends on output rise- and fall-time (tr/tf).
SDA and SCL pins are 3.3-V tolerant.
PARAMETER MEASUREMENT INFORMATION
CDCE949
CDCEL949
CDCE949
CDCEL949
1 kW
LVCMOS
LVCMOS
1 kW
10 pF
Figure 1. Test Load
Typical Driver
Impedance
~ 32 W
LVCMOS
Series
Termination
~ 18 W
Line Impedance
Zo = 50 W
Figure 2. Test Load for 50 Ω Board Environment
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
7
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
TYPICAL CHARACTERISTICS
CDCE949 AND CDCEL949 SUPPLY CURRENT
vs
PLL FREQUENCY
CDCE949 OUTPUT CURRENT
vs
OUTPUT FREQUENCY
100
90
35
VDD = 1.8 V,
VDDOUT = 3.3 V,
9 outputs on
7 outputs on
No Load
5 outputs on
VDD = 1.8 V
4 PLL on
70
25
3 PLL on
60
3 outputs on
IDDOUT - mA
IDD - Supply Current - mA
30
80
2 PLL on
1 PLL on
50
all PLL off
40
30
20
1 output on
15
all outputs off
10
20
5
10
0
10
60
110
160
PLL - Frequency - MHz
0
10
210
30
50 70 90 110 130 150 170 190 210 230
fOUT - Output Frequency - MHz
Figure 3.
Figure 4.
CDCEL949 OUTPUT CURRENT
vs
OUTPUT FREQUENCY
12
10
VDD = 1.8 V,
VDDOUT = 1.8 V,
No Load
9 outputs on
7 outputs on
5 outputs on
3 outputs on
IDDOUT - mA
8
1 output on
6
all outputs off
4
2
0
10
30
50
70
90
110
130 150 170 190 210 230
fOUT - Output Frequency - MHz
Figure 5.
8
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
APPLICATION INFORMATION
Control Terminal Configuration
The CDCE949/CDCEL949 has three user-definable control terminals (S0, S1 and S2) which allow external
control of device settings. They can be programmed to perform any of the following functions:
• Spread-Spectrum Clocking selection: Spread-type and spread-amount selection
• Frequency selection: Switching between any of two user-defined frequencies
• Output-State selection: Output configuration and power-down control
The user can predefine up to eight different control settings. Table 1 and Table 2 explain these settings.
Table 1. Control Terminal Definition
Output Y1 and Power Down Selection
Y1 Setting
Output Y8/Y9 Selection
SSC Selection
PLL Frequency Selection
PLL4 Setting
Output Y6/Y7 Selection
SSC Selection
PLL Frequency Selection
PLL3 Setting
Output Y4/Y5 Selection
SSC Selection
PLL Frequency Selection
PLL2 Setting
Output Y2/Y3 Selection
Control Function
SSC Selection
PLL1 Setting
PLL Frequency Selection
External Control-Bits
Table 2. PLLx Setting (can be selected for each PLL individual) (1)
SSC Selection (Center/Down)
SSCx [3-bits]
Center
Down
0
0
0
0% (off)
0% (off)
0
0
1
±0.25%
–0.25%
0
1
0
±0.5%
–0.5%
0
1
1
±0.75%
–0.75%
1
0
0
±1.0%
–1.0%
1
0
1
±1.25%
–1.25%
1
1
0
±1.5%
–1.5%
1
1
1
±2.0%
–2.0%
FREQUENCY SELECTION
(2)
FSx
FUNCTION
0
Frequency0
1
Frequency1
OUTPUT SELECTION (3) (Y2 ... Y9)
(1)
(2)
(3)
YxYx
FUNCTION
0
State0
1
State1
Center/Down-Spread, Frequency0/1 and State0/1 are user-definable in PLLx Configuration Register;
Frequency0 and Frequency1 can be any frequency within the specified fVCO range.
State0/1 selection is valid for both outputs of the corresponding PLL module and can be power down,
3-state, low or active
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
9
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 3. Y1 Setting (1)
Y1 SELECTION
(1)
Y1
FUNCTION
0
State 0
1
State 1
State0 and State1 are user-definable in Generic Configuration
Register and can be power down, 3-state, low or active.
The S1/SDA and S2/SCL pins of the CDCE949/CDCEL949 are dual-function pins. In the default configuration
they are defined as SDA/SCL for the serial interface. They can be programmed as control pins (S1/S2) by setting
the appropriate bits in the EEPROM. Note that changes to the Control register (Bit [6] of Byte 02) have no effect
until they are written into the EEPROM.
Once they are set as control pins, the serial programming interface is no longer available. However, if VDDOUT is
forced to GND, the two control-pins, S1 and S2, temporarily act as serial programming pins (SDA/SCL).
S0 is not a multi-use pin, it is a control pin only.
DEFAULT DEVICE SETTING
The internal EEPROM of CDCE949/CDCEL949 is preconfigured as shown in Figure 6. (The input frequency is
passed through to the output as a default.) This allows the device to operate in default mode without the extra
production step of programming it. The default setting appears after power is supplied or after a power-down/up
sequence until it is reprogrammed by the user to a different application configuration. A new register setting is
programmed via the serial SDA/SCL Interface.
VDD
VDDOUT
GND
PLL 2
Pdiv4 = 1
Pdiv5 = 1
PLL Bypass
PLL 3
Pdiv6 = 1
Pdiv7 = 1
PLL Bypass
PLL 4
Y4 = 27 MHz
LV
CMOS
Y5 = 27 MHz
LV
CMOS
Y6 = 27 MHz
LV
CMOS
Y7 = 27 MHz
Pdiv8 = 1
LV
CMOS
Y8 = 27 MHz
LV
CMOS
Y9 = 27 MHz
MUX4
power down
LV
CMOS
MUX3
power down
M2
Pdiv3 = 1
PLL Bypass
power down
M3
SCL
M4
Programming Bus
Programming
and
SDA/SCL
Register
Y3 = 27 MHz
M5
S0
SDA
LV
CMOS
M6
“0” = outputs 3-State
Y2 = 27 MHz
MUX2
EEPROM
“1” = outputs enabled
Pdiv2 = 1
MUX1
Xout
M7
PLL 1
LV
CMOS
Pdiv1 =1
X-tal
power down
Y1 = 27MHz
M8
27 MHz
Crystal
LV
CMOS
M9
M1
Input Clock
Xin
Pdiv9 = 1
PLL Bypass
Figure 6. Default Configuration
Table 4 shows the default setting for the Control Terminal Register (external control pins). In normal operation, all
8 register settings are available, but in the default configuration only the first two settings (0 and 1) can be
selected with S0, as S1 and S2 are configured as programming pins in default mode.
10
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 4. Factory Default Setting for Control Terminal Register
Y1
EXTERNAL
CONTROL-PINS (1)
S2
S1
2
S0
2
PLL1 SETTING
PLL2 SETTING
PLL3 SETTING
PLL4 SETTING
Output
Select
Freq.
Select
SSC
Sel.
Output
Select
Freq.
Select
SSC
Sel.
Output
Select
Freq.
Select
SSC
Sel.
Output
Select
Freq.
Select
SSC
Sel.
Output
Select
Y1
FS1
SSC1
Y2Y3
FS2
SSC2
Y4Y5
FS3
SSC3
Y6Y7
FS4
SSC4
Y8Y9
SCL (I C)
SDA (I C)
0
3-State
fVCO1_0
off
3-State
fVCO2_0
off
3-State
fVCO3_0
off
3-State
fVCO4_0
off
3-State
SCL (I2C)
SDA (I2C)
1
enabled
fVCO1_0
off
enabled
fVCO2_0
off
enabled
fVCO3_0
off
enabled
fVCO4_0
off
enabled
(1)
In default mode or when programmed respectively, S1 and S2 act as a serial programming interface, SDA/SCL. In this mode, they have
no control-pin function, but are internally interpreted as if S1=0 and S2=0. S0, however, is a control-pin which in the default mode
switches all outputs ON or OFF (as pre-defined above).
SDA/SCL SERIAL INTERFACE
The CDCE949/CDCEL949 operates as a slave device on the 2-wire serial SDA/SCL bus, compatible with the
popular SMBus or I2C™ specification. It operates in the standard-mode transfer (up to 100 kbps) and fast-mode
transfer (up to 400 kbps) and supports 7-bit addressing.
The S1/SDA and S2/SCL pins of the CDC9xx are dual-function pins. In the default configuration they are used as
SDA/SCL serial programming interface. They can be reprogrammed as general purpose control pins, S1 and S2,
by changing the corresponding EEPROM setting, Byte 02, Bit [6].
DATA PROTOCOL
The device supports Byte Write and Byte Read and Block Write and Block Read operations.
For Byte Write/Read operations, the system controller can individually access addressed bytes.
For Block Write/Read operations, the bytes are accessed in sequential order from lowest to highest byte (with
most significant bit first) with the ability to stop after any complete byte has been transferred. The number of
bytes read out is defined by the Byte Count field in the Generic Configuration Register. During a Block Read
instruction, the entire number of bytes defined in Byte Count must be read out to correctly finish the read cycle.
When a byte is sent to the device, it is written into the internal register and immediately takes effect. This applies
to each transferred byte, whether in a Byte Write or a Block Write sequence.
If the EEPROM Write Cycle is initiated, the internal SDA register contents are written into the EEPROM. During
this write cycle, data is not accepted at the SDA/SCL bus until the write cycle is completed. However, data can
be read during the programming sequence (Byte Read or Block Read). The programming status can be
monitored by reading EEPIP, Byte 01–Bit [6].
The offset of the indexed byte is encoded in the command code, as described in Table 6.
Table 5. Slave Receiver Address (7 bits)
(1)
Device
A6
A5
A4
A3
A2
A1 (1)
A0 (1)
R/W
CDCE913/CDCEL913
1
1
0
0
1
0
1
1/0
CDCE925/CDCEL925
1
1
0
0
1
0
0
1/0
CDCE937/CDCEL937
1
1
0
1
1
0
1
1/0
CDCE949/CDCEL949
1
1
0
1
1
0
0
1/0
Address bits A0 and A1 are programmable via the SDA/SCL bus (Byte 01, Bit [1:0]). This allows addressing up to 4 devices connected
to the same SDA/SCL bus. The least significant bit of the address byte designates a write or read operation.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
11
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 6. Command Code Definition
BIT
DESCRIPTION
0 = Block Read or Block Write operation
1 = Byte Read or Byte Write operation
7
(6:0)
Byte Offset for Byte Read, Block Read, Byte Write and Block Write operation.
Generic Programming Sequence
1
S
7
Slave Address
1
1
R/W A
LSB
MSB
MSB
S
Start Condition
Sr
Repeated Start Condition
8
Data Byte
1
A
1
P
LSB
R/W 1 = Read (Rd) from CDCE9xx device; 0 = Write (Wr) to the CDCE9xxx
A
Acknowledg (ACK = 0 and NACK =1)
P
Stop Condition
Master to Slave Transmission
Slave to Master Transmission
Figure 7. Generic Programming Sequence
Byte Write Programming Sequence
1
S
7
Slave Address
1
Wr
1
A
8
CommandCode
1
A
8
Data Byte
1
A
1
P
7
Slave Address
1
Rd
1
A
1
A
1
P
Figure 8. Byte Write Protocol
Byte Read Programming Sequence
1
S
7
Slave Address
1
Wr
1
A
8
Data Byte
1
A
1
P
8
CommandCode
1
A
1
S
Figure 9. Byte Read Protocol
Block Write Programming Sequence
1
S
7
Slave Address
1
Wr
8
Data Byte 0
1
A
1
A
1
A
8
CommandCode
8
Data Byte 1
1
A
8
Byte Count = N
8
Data Byte N-1
…
1
A
NOTE: Data Byte 0 Bits [7:0] is reserved for Revision Code and Vendor Identification. Also it is used for internal test purpose
and should not be overwritten.
Figure 10. Block Write Programming
12
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Block Read Programming Sequence
1
S
7
Slave Address
1
Wr
8
Byte Count N
1
A
1
A
8
CommandCode
8
Data Byte 0
1
A
1
A
1
Sr
…
7
Slave Address
1
Rd
1
A
8
Data Byte N-1
1
A
1
P
Figure 11. Block Read Protocol
Timing Diagram for the SDA/SCL Serial Control Interface
P
Bit 7 (MSB)
S
tw(SCLL)
Bit 6
tw(SCLH)
tr
Bit 0 (LSB)
A
P
tf
VIH
SCL
VIL
tSU(START)
t(BUS)
th(START)
t
SU(SDA)
t
tSU(STOP)
h(SDA)
tr
tf
VIH
SDA
VIL
Figure 12. Timing Diagram for the SDA/SCL Serial Control Interface
SDA/SCL Hardware Interface
Figure 13 shows how the CDCE949/CDCEL949 clock synthesizer is connected to the SDA/SCL serial interface
bus. Multiple devices can be connected to the bus but the speed may need to be reduced (400 kHz is the
maximum) if many devices are connected.
Note that the pull-up resistor value (RP) depends on the supply voltage, bus capacitance and number of
connected devices. The recommended pull-up value is 4.7 kΩ. It must meet the minimum sink current of 3 mA at
VOLmax = 0.4 V for the output stages (for more details see the SMBus or I2C Bus specification).
CDCE949
CDCEL949
RP
RP
Master
Slave
SDA
SCL
CBUS
CBUS
Figure 13. SDA/SCL Hardware Interface
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
13
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
SDA/SCL CONFIGURATION REGISTERS
The clock input, control pins, PLLs and output stages are user configurable. The following tables and
explanations describe the programmable functions of the CDCE949/CDCEL949. All settings can be manually
written to the device via the SDA/SCL bus, or are easily programmable by using the TI Pro Clock software. TI
Pro Clock software allows the user to quickly make all settings and automatically calculates the values for
optimized performance at lowest jitter.
Table 7. SDA/SCL Registers
ADDRESS OFFSET
REGISTER DESCRIPTION
TABLE
00h
Generic Configuration Register
Table 9
10h
PLL1 Configuration Register
Table 10
20h
PLL2 Configuration Register
Table 11
30h
PLL3 Configuration Register
Table 12
40h
PLL4 Configuration Register
Table 13
The grey-highlighted Bits described in the Configuration Registers tables on the following pages, belong to the
Control Terminal Register. The user can predefine up to eight different control settings. These settings can then
be selected by the external control pins, S0, S1, and S2 (See the Control Terminal Configuration section).
Table 8. Configuration Register, External Control Terminals
EXTERNAL
CONTROL
PINS
S2 S1 S0
Y1
Output
Select
PLL1 SETTING
Freq.
Select
SSC
Select
PLL2 SETTING
Output
Select
Freq.
Select
SSC
Select
PLL3 SETTING
Output
Select
Freq.
Select
SSC
Select
PLL4 SETTING
Output
Select
Freq.
Select
SSC
Select
Output
Select
Y1
FS1
SSC1
Y2Y3
FS2
SSC2
Y4Y5
FS3
SSC3
Y6Y7
FS4
SSC4
Y8Y9
0
0
0
Y1_0
FS1_0
SSC1_0
Y2Y3_0
FS2_0
SSC2_0
Y4Y5_0
FS3_0
SSC3_0
Y6Y7_0
FS4_0
SSC4_0
Y8Y9_0
0
0
1
Y1_1
FS1_1
SSC1_1
Y2Y3_1
FS2_1
SSC2_1
Y4Y5_1
FS3_1
SSC3_1
Y6Y7_1
FS4_1
SSC4_1
Y8Y9_1
0
1
0
Y1_2
FS1_2
SSC1_2
Y2Y3_2
FS2_2
SSC2_2
Y4Y5_2
FS3_2
SSC3_2
Y6Y7_2
FS4_2
SSC4_2
Y8Y9_2
0
1
1
Y1_3
FS1_3
SSC1_3
Y2Y3_3
FS2_3
SSC2_3
Y4Y5_3
FS3_3
SSC3_3
Y6Y7_3
FS4_3
SSC4_3
Y8Y9_3
1
0
0
Y1_4
FS1_4
SSC1_4
Y2Y3_4
FS2_4
SSC2_4
Y4Y5_4
FS3_4
SSC3_4
Y6Y7_4
FS4_4
SSC4_4
Y8Y9_4
1
0
1
Y1_5
FS1_5
SSC1_5
Y2Y3_5
FS2_5
SSC2_5
Y4Y5_5
FS3_5
SSC3_5
Y6Y7_5
FS4_5
SSC4_5
Y8Y9_5
1
1
0
Y1_6
FS1_6
SSC1_6
Y2Y3_6
FS2_6
SSC2_6
Y4Y5_6
FS3_6
SSC3_6
Y6Y7_6
FS4_6
SSC4_6
Y8Y9_6
1
1
1
Y1_7
FS1_7
SSC1_7
Y2Y3_7
FS2_7
SSC2_7
Y4Y5_7
FS3_7
SSC3_7
Y6Y7_7
FS4_7
SSC4_7
Y8Y9_7
04h
13h
10h-12h
15h
23h
20h-22h
25h
33h
30h-32h
35h
43h
40h-42h
45h
Addr.
Offset (1)
(1)
14
Address Offset refers to the byte address in the Configuration Register on following pages.
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 9. Generic Configuration Register
OFFSET (1)
Bit (2)
Acronym
Default (3)
00h
7
E_EL
xb
Device Identification (read only): ‘1’ is CDCE949 (3.3V), ‘0’ is CDCEL949 (1.8V)
6:4
RID
Xb
Revision Identification Number (read only)
3:0
VID
1h
Vendor Identification Number (read only)
7
–
0b
Reserved - always write 0
6
EEPIP
0b
EEPROM Programming
Status (4): (read only)
0 – EEPROM programming is completed
1 – EEPROM is in programming mode
5
EELOCK
0b
Permanently Lock EEPROM
Data (5):
0 – EEPROM is not locked
1 – EEPROM will be permanently locked
4
PWDN
0b
3:2
INCLK
00b
1:0
SLAVE_ADR
00b
7
M1
1b
6
SPICON
0b
5:4
Y1_ST1
11b
3:2
Y1_ST0
01b
01h
02h
DESCRIPTION
Device power down (overwrites S0/S1/S2 setting; configuration register settings are unchanged)
Note: PWDN cannot be set to 1 in the EEPROM.
0 – device active (all PLLs and all outputs are enabled)
1 – device power down (all PLLs in power down and all outputs in 3-State)
Input clock selection:
00 – X-tal
01 – VCXO
10 – LVCMOS
11 – reserved
Programmable Address Bits A0 and A1 of the Slave Receiver Address
Clock source selection for output Y1:
0 – input clock
1 – PLL1 clock
Operation mode selection for pin 22/23 (6)
1:0
Pdiv1 [9:8]
03h
7:0
Pdiv1 [7:0]
04h
7
Y1_7
0b
6
Y1_6
0b
5
Y1_5
0b
4
Y1_4
0b
3
Y1_3
0b
2
Y1_2
0b
1
Y1_1
1b
0
Y1_0
0b
001h
05h
0 – serial programming interface SDA (pin 23) and SCL (pin 22)
1 – control pins S1 (pin 23) and S2 (pin 22)
Y1-State0/1 Definition (applies to Y1_ST1 and Y1_ST0)
00 –
01 –
10 –
11 –
device power down (all PLLs in power down and all outputs in 3-state)
Y1 disabled to 3-state
Y1 disabled to low
Y1 enabled (normal operation)
10-Bit Y1-Output-Divider Pdiv1:
Y1_x State Selection (7)
0 – State0 (predefined by Y1-State0 Definition [Y1_ST0])
1 – State1 (predefined by Y1-State1 Definition [Y1_ST1])
Crystal load capacitor
selection (8):
7:3
XCSEL
0 – divider reset and stand-by
1-to-1023 – divider value
0Ah
00h → 0 pF
01h → 1 pF
02h → 2 pF
14h-to-1Fh → 20 pF
Vctr
Xin
20pF
i.e.
XCSEL = 10pF
XO
Xout
2:0
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
—
0b
VCXO
20pF
Reserved - do not write others than 0
Writing data beyond ‘50h’ may adversely affect device function.
All data is transferred MSB-first.
Unless custom setting is used.
During EEPROM programming, no data is allowed to be sent to the device via the SDA/SCL bus until the programming sequence is
completed. Data, however, can be read during the programming sequence (Byte Read or Block Read).
If this bit is set high in the EEPROM, the actual data in the EEPROM is permanently locked, and no further programming is possible.
Data, however can still be written via SDA/SCL bus to the internal register to change device function on the fly. But new data can no
longer be saved to the EEPROM. EELOCK is effective only if written into the EEPROM
Selection of control-pins is effective only if written into the EEPROM. Once written into the EEPROM, the serial programming pins are
no longer available. However, if VDDOUT is forced to GND, the two control-pins, S1 and S2, temporally act as serial programming pins
(SDA/SCL), and the two slave receiver address bits are reset to A0 = 0 and A1 = 0.
These are the bits of the Control Terminal Register. The user can pre-define up to eight different control settings. These settings can
then be selected by the external control pins, S0, S1, and S2.
The internal load capacitor (C1, C2) must be used to achieve the best clock performance. External capacitors should be used only to do
a fine adjustment of CL by few pF. The value of CL can be programmed with a resolution of 1 pF for a total crystal load range of 0 pF to
20 pF. For CL > 20 pF use additional external capacitors. Also, the device input capacitance must be considered; this adds 1.5 pF
(6pF//2pF) to the selected CL. For more information about VCXO configuration and crystal recommendations, see application report
SCAA085
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
15
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 9. Generic Configuration Register (continued)
OFFSET (1)
06h
Bit (2)
Acronym
Default (3)
DESCRIPTION
7-Bit Byte Count (Defines the number of Bytes which will be sent from this device at the next Block Read
transfer; all bytes must be read out to correctly finish the read cycle.)
7:1
BCOUNT
50h
0
EEWRITE
0b
0 – no EEPROM write cycle
1 – start EEPROM write cycle (internal configuration register is saved to the EEPROM)
—
—
0h
Reserved – do not write others than 0
Initiate EEPROM Write Cycle(4)
07h-0Fh
(9)
16
(9)
NOTE: The EEPROM WRITE bit must be sent last. This ensures that the content of all internal registers are written into the EEPROM.
The EEWRITE cycle is initiated by the rising edge of the EEWRITE-Bit. A static level high does not trigger an EEPROM WRITE cycle.
The EEWRITE-Bit must be reset low after the programming is completed. The programming status can be monitored by readout EEPIP.
If EELOCK is set high, no EEPROM programming will be possible.
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 10. PLL1 Configuration Register
OFFSET (1)
Bit (2)
Acronym
Default (3)
10h
7:5
SSC1_7 [2:0]
000b
4:2
SSC1_6 [2:0]
000b
1:0
SSC1_5 [2:1]
7
SSC1_5 [0]
6:4
SSC1_4 [2:0]
000b
3:1
SSC1_3 [2:0]
000b
0
SSC1_2 [2]
7:6
SSC1_2 [1:0]
5:3
SSC1_1 [2:0]
000b
2:0
SSC1_0 [2:0]
000b
7
FS1_7
0b
6
FS1_6
0b
5
FS1_5
0b
4
FS1_4
0b
3
FS1_3
0b
2
FS1_2
0b
1
FS1_1
0b
0
FS1_0
0b
7
MUX1
1b
6
M2
1b
5:4
M3
10b
3:2
Y2Y3_ST1
11b
1:0
Y2Y3_ST0
01b
7
Y2Y3_7
0b
6
Y2Y3_6
0b
5
Y2Y3_5
0b
4
Y2Y3_4
0b
3
Y2Y3_3
0b
2
Y2Y3_2
0b
1
Y2Y3_1
1b
0
Y2Y3_0
0b
7
SSC1DC
0b
6:0
Pdiv2
01h
7
—
0b
6:0
Pdiv3
01h
11h
12h
13h
14h
15h
16h
17h
(1)
(2)
(3)
(4)
000b
000b
DESCRIPTION
SSC1: PLL1 SSC Selection (Modulation Amount) (4)
Down
000 (off)
001 – 0.25%
010 – 0.5%
011 – 0.75%
100 – 1.0%
101 – 1.25%
110 – 1.5%
111 – 2.0%
Center
000 (off)
001 ± 0.25%
010 ± 0.5%
011 ± 0.75%
100 ± 1.0%
101 ± 1.25%
110 ± 1.5%
111 ± 2.0%
FS1_x: PLL1 Frequency Selection(4)
0 – fVCO1_0 (predefined by PLL1_0 – Multiplier/Divider value)
1 – fVCO1_1 (predefined by PLL1_1 – Multiplier/Divider value)
PLL1 Multiplexer:
0 – PLL1
1 – PLL1 Bypass (PLL1 is in power down)
Output Y2 Multiplexer:
0 – Pdiv1
1 – Pdiv2
Output Y3 Multiplexer:
00 –
01 –
10 –
11 –
Pdiv1-Divider
Pdiv2-Divider
Pdiv3-Divider
reserved
Y2, Y3-State0/1definition: 00 – Y2/Y3 disabled to 3-State (PLL1 is in power down)
01 – Y2/Y3 disabled to 3-State (PLL1 on)
10–Y2/Y3 disabled to low (PLL1 on)
11 – Y2/Y3 enabled (normal operation, PLL1 on)
Y2Y3_x Output State Selection(4)
0 – state0 (predefined by Y2Y3_ST0)
1 – state1 (predefined by Y2Y3_ST1)
PLL1 SSC down/center selection:
0 – down
1 – center
7-Bit Y2-Output-Divider Pdiv2:
0 – reset and stand-by
1-to-127 – divider value
Reserved – do not write others than 0
7-Bit Y3-Output-Divider Pdiv3:
0 – reset and stand-by
1-to-127 – divider value
Writing data beyond 50h may adversely affect device function.
All data is transferred MSB-first.
Unless a custom setting is used
The user can pre-define up to eight different control settings. In normal device operation, these settings can be selected by the external
control pins, S0, S1, and S2.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
17
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 10. PLL1 Configuration Register (continued)
OFFSET (1)
Bit (2)
Acronym
18h
7:0
PLL1_0N [11:4
19h
7:4
PLL1_0N [3:0]
3:0
PLL1_0R [8:5]
7:3
PLL1_0R[4:0]
2:0
PLL1_0Q [5:3]
7:5
PLL1_0Q [2:0]
4:2
PLL1_0P [2:0]
010b
1:0
VCO1_0_RANGE
00b
1Ch
7:0
PLL1_1N [11:4]
1Dh
7:4
PLL1_1N [3:0]
3:0
PLL1_1R [8:5]
7:3
PLL1_1R[4:0]
2:0
PLL1_1Q [5:3]
7:5
PLL1_1Q [2:0]
4:2
PLL1_1P [2:0]
010b
1:0
VCO1_1_RANGE
00b
1Ah
1Bh
Default (3)
004h
DESCRIPTION
PLL1_0 (5): 30-Bit Multiplier/Divider value for frequency fVCO1_0
(for more information see PLL Multiplier/Divider Definition )
000h
10h
fVCO1_0 range selection:
1Eh
1Fh
004h
18
fVCO1_0 < 125 MHz
125 MHz ≤ fVCO1_0 < 150 MHz
150 MHz ≤ fVCO1_0 < 175 MHz
fVCO1_0 ≥ 175 MHz
PLL1_1 (5): 30-Bit Multiplier/Divider value for frequency fVCO1_1
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO1_1 range selection:
(5)
00 –
01 –
10 –
11 –
00 –
01 –
10 –
11 –
fVCO1_1 < 125 MHz
125 MHz ≤ fVCO1_1 < 150 MHz
150 MHz ≤ fVCO1_1 < 175 MHz
fVCO1_1 ≥ 175 MHz
PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 11. PLL2 Configuration Register
OFFSET (1)
Bit (2)
Acronym
Default (3)
20h
7:5
SSC2_7 [2:0]
000b
4:2
SSC2_6 [2:0]
000b
1:0
SSC2_5 [2:1]
7
SSC2_5 [0]
6:4
SSC2_4 [2:0]
000b
3:1
SSC2_3 [2:0]
000b
0
SSC2_2 [2]
7:6
SSC2_2 [1:0]
5:3
SSC2_1 [2:0]
000b
2:0
SSC2_0 [2:0]
000b
7
FS2_7
0b
6
FS2_6
0b
5
FS2_5
0b
4
FS2_4
0b
3
FS2_3
0b
2
FS2_2
0b
1
FS2_1
0b
0
FS2_0
0b
7
MUX2
1b
6
M4
1b
5:4
M5
10b
3:2
Y4Y5_ST1
11b
1:0
Y4Y5_ST0
01b
7
Y4Y5_7
0b
6
Y4Y5_6
0b
5
Y4Y5_5
0b
4
Y4Y5_4
0b
3
Y4Y5_3
0b
2
Y4Y5_2
0b
1
Y4Y5_1
1b
0
Y4Y5_0
0b
7
SSC2DC
0b
6:0
Pdiv4
01h
7
—
0b
6:0
Pdiv5
01h
21h
22h
23h
24h
25h
26h
27h
(1)
(2)
(3)
(4)
000b
000b
DESCRIPTION
SSC2: PLL2 SSC Selection (Modulation Amount) (4)
Down
000 (off)
001 – 0.25%
010 – 0.5%
011 – 0.75%
100 – 1.0%
101 – 1.25%
110 – 1.5%
111 – 2.0%
Center
000 (off)
001 ± 0.25%
010 ± 0.5%
011 ± 0.75%
100 ± 1.0%
101 ± 1.25%
110 ± 1.5%
111 ± 2.0%
FS2_x: PLL2 Frequency Selection(4)
0 – fVCO2_0 (predefined by PLL2_0 – Multiplier/Divider value)
1 – fVCO2_1 (predefined by PLL2_1 – Multiplier/Divider value)
PLL2 Multiplexer:
0 – PLL2
1 – PLL2 Bypass (PLL2 is in power down)
Output Y4 Multiplexer:
0 – Pdiv2
1 – Pdiv4
Output Y5 Multiplexer:
00 –
01 –
10 –
11 –
Y4,
Y5-State0/1definition:
00 – Y4/Y5 disabled to 3-State (PLL2 is in power down)
01 – Y4/Y5 disabled to 3-State (PLL2 on)
10–Y4/Y5 disabled to low (PLL2 on)
11 – Y4/Y5 enabled (normal operation, PLL2 on)
Pdiv2-Divider
Pdiv4-Divider
Pdiv5-Divider
reserved
Y4Y5_x Output State Selection(4)
0 – state0 (predefined by Y4Y5_ST0)
1 – state1 (predefined by Y4Y5_ST1)
PLL2 SSC down/center selection:
0 – down
1 – center
7-Bit Y4-Output-Divider Pdiv4:
0 – reset and stand-by
1-to-127 – divider value
Reserved – do not write others than 0
7-Bit Y5-Output-Divider Pdiv5:
0 – reset and stand-by
1-to-127 – divider value
Writing data beyond 50h may adversely affect device function.
All data is transferred MSB-first.
Unless a custom setting is used
The user can pre-define up to eight different control settings. In normal device operation, these settings can be selected by the external
control pins, S0, S1, and S2.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
19
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 11. PLL2 Configuration Register (continued)
OFFSET (1)
Bit (2)
Acronym
28h
7:0
PLL2_0N [11:4
29h
7:4
PLL2_0N [3:0]
3:0
PLL2_0R [8:5]
7:3
PLL2_0R[4:0]
2:0
PLL2_0Q [5:3]
7:5
PLL2_0Q [2:0]
4:2
PLL2_0P [2:0]
010b
1:0
VCO2_0_RANGE
00b
2Ch
7:0
PLL2_1N [11:4]
2Dh
7:4
PLL2_1N [3:0]
3:0
PLL2_1R [8:5]
7:3
PLL2_1R[4:0]
2:0
PLL2_1Q [5:3]
7:5
PLL2_1Q [2:0]
4:2
PLL2_1P [2:0]
010b
1:0
VCO2_1_RANGE
00b
2Ah
2Bh
Default (3)
004h
DESCRIPTION
PLL2_0 (5): 30-Bit Multiplier/Divider value for frequency fVCO2_0
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO2_0 range selection:
2Eh
2Fh
004h
20
fVCO2_0 < 125 MHz
125 MHz ≤ fVCO2_0 < 150 MHz
150 MHz ≤ fVCO2_0 < 175 MHz
fVCO2_0 ≥ 175 MHz
PLL2_1 (5): 30-Bit Multiplier/Divider value for frequency fVCO1_1
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO2_1 range selection:
(5)
00 –
01 –
10 –
11 –
00 –
01 –
10 –
11 –
fVCO2_1 < 125 MHz
125 MHz ≤ fVCO2_1 < 150 MHz
150 MHz ≤ fVCO2_1 < 175 MHz
fVCO2_1 ≥ 175 MHz
PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 12. PLL3 Configuration Register
OFFSET (1)
Bit (2)
Acronym
Default (3)
30h
7:5
SSC3_7 [2:0]
000b
4:2
SSC3_6 [2:0]
000b
1:0
SSC3_5 [2:1]
7
SSC3_5 [0]
6:4
SSC3_4 [2:0]
000b
3:1
SSC3_3 [2:0]
000b
0
SSC3_2 [2]
7:6
SSC3_2 [1:0]
5:3
SSC3_1 [2:0]
000b
2:0
SSC3_0 [2:0]
000b
7
FS3_7
0b
6
FS3_6
0b
5
FS3_5
0b
4
FS3_4
0b
3
FS3_3
0b
2
FS3_2
0b
1
FS3_1
0b
0
FS3_0
0b
7
MUX3
1b
6
M6
1b
5:4
M7
10b
3:2
Y6Y7_ST1
11b
1:0
Y6Y7_ST0
01b
7
Y6Y7_7
0b
6
Y6Y7_6
0b
5
Y6Y7_5
0b
4
Y6Y7_4
0b
3
Y6Y7_3
0b
2
Y6Y7_2
0b
1
Y6Y7_1
1b
0
Y6Y7_0
0b
7
SSC3DC
0b
6:0
Pdiv6
01h
7
—
0b
6:0
Pdiv7
01h
31h
32h
33h
34h
35h
36h
37h
(1)
(2)
(3)
(4)
000b
000b
DESCRIPTION
SSC3: PLL3 SSC Selection (Modulation Amount) (4)
Down
000 (off)
001 – 0.25%
010 – 0.5%
011 – 0.75%
100 – 1.0%
101 – 1.25%
110 – 1.5%
111 – 2.0%
Center
000 (off)
001 ± 0.25%
010 ± 0.5%
011 ± 0.75%
100 ± 1.0%
101 ± 1.25%
110 ± 1.5%
111 ± 2.0%
FS3_x: PLL3 Frequency Selection(4)
0 – fVCO3_0 (predefined by PLL3_0 – Multiplier/Divider value)
1 – fVCO3_1 (predefined by PLL3_1 – Multiplier/Divider value)
PLL3 Multiplexer:
0 – PLL3
1 – PLL3 Bypass (PLL3 is in power down)
Output Y6 Multiplexer:
0 – Pdiv4
1 – Pdiv6
Output Y7 Multiplexer:
00 –
01 –
10 –
11 –
Y6,
Y7-State0/1definition:
00 – Y6/Y7 disabled to 3-State (PLL3 is in power down)
01 – Y6/Y7 disabled to 3-State (PLL3 on)
10 –Y6/Y7 disabled to low (PLL3 on)
11 – Y6/Y7 enabled (normal operation, PLL3 on)
Pdiv4-Divider
Pdiv6-Divider
Pdiv7-Divider
reserved
Y6Y7_x Output State Selection(4)
0 – state0 (predefined by Y6Y7_ST0)
1 – state1 (predefined by Y6Y7_ST1)
PLL3 SSC down/center selection:
0 – down
1 – center
7-Bit Y6-Output-Divider Pdiv6:
0 – reset and stand-by
1-to-127 – divider value
Reserved – do not write others than 0
7-Bit Y7-Output-Divider Pdiv7:
0 – reset and stand-by
1-to-127 – divider value
Writing data beyond 50h may adversely affect device function.
All data is transferred MSB-first.
Unless a custom setting is used
The user can pre-define up to eight different control settings. In normal device operation, these settings can be selected by the external
control pins, S0, S1, and S2.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
21
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 12. PLL3 Configuration Register (continued)
OFFSET (1)
Bit (2)
Acronym
38h
7:0
PLL3_0N [11:4
39h
7:4
PLL3_0N [3:0]
3:0
PLL3_0R [8:5]
7:3
PLL3_0R[4:0]
2:0
PLL3_0Q [5:3]
7:5
PLL3_0Q [2:0]
4:2
PLL3_0P [2:0]
010b
1:0
VCO3_0_RANGE
00b
3Ch
7:0
PLL3_1N [11:4]
3Dh
7:4
PLL3_1N [3:0]
3:0
PLL3_1R [8:5]
7:3
PLL3_1R[4:0]
2:0
PLL3_1Q [5:3]
7:5
PLL3_1Q [2:0]
4:2
PLL3_1P [2:0]
010b
1:0
VCO3_1_RANGE
00b
3Ah
3Bh
Default (3)
004h
DESCRIPTION
PLL3_0 (5): 30-Bit Multiplier/Divider value for frequency fVCO3_0
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO3_0 range selection:
3Eh
3Fh
004h
22
fVCO3_0 < 125 MHz
125 MHz ≤ fVCO3_0 < 150 MHz
150 MHz ≤ fVCO3_0 < 175 MHz
fVCO3_0 ≥ 175 MHz
PLL3_1 (5): 30-Bit Multiplier/Divider value for frequency fVCO3_1
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO3_1 range selection:
(5)
00 –
01 –
10 –
11 –
00 –
01 –
10 –
11 –
fVCO3_1 < 125 MHz
125 MHz ≤ fVCO3_1 < 150 MHz
150 MHz ≤ fVCO3_1 < 175 MHz
fVCO3_1 ≥ 175 MHz
PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
Table 13. PLL4 Configuration Register
OFFSET (1)
Bit (2)
Acronym
Default (3)
40h
7:5
SSC4_7 [2:0]
000b
4:2
SSC4_6 [2:0]
000b
1:0
SSC4_5 [2:1]
7
SSC4_5 [0]
6:4
SSC4_4 [2:0]
000b
3:1
SSC4_3 [2:0]
000b
0
SSC4_2 [2]
7:6
SSC4_2 [1:0]
5:3
SSC4_1 [2:0]
000b
2:0
SSC4_0 [2:0]
000b
7
FS4_7
0b
6
FS4_6
0b
5
FS4_5
0b
4
FS4_4
0b
3
FS4_3
0b
2
FS4_2
0b
1
FS4_1
0b
0
FS4_0
0b
7
MUX4
1b
6
M8
1b
5:4
M9
10b
3:2
Y8Y9_ST1
11b
1:0
Y8Y9_ST0
01b
7
Y8Y9_7
0b
6
Y8Y9_6
0b
5
Y8Y9_5
0b
4
Y8Y9_4
0b
3
Y8Y9_3
0b
2
Y8Y9_2
0b
1
Y8Y9_1
1b
0
Y8Y9_0
0b
7
SSC4DC
0b
6:0
Pdiv8
01h
7
—
0b
6:0
Pdiv9
01h
41h
42h
43h
44h
45h
46h
47h
(1)
(2)
(3)
(4)
000b
000b
DESCRIPTION
SSC4: PLL4 SSC Selection (Modulation Amount) (4)
Down
000 (off)
001 – 0.25%
010 – 0.5%
011 – 0.75%
100 – 1.0%
101 – 1.25%
110 – 1.5%
111 – 2.0%
Center
000 (off)
001 ± 0.25%
010 ± 0.5%
011 ± 0.75%
100 ± 1.0%
101 ± 1.25%
110 ± 1.5%
111 ± 2.0%
FS4_x: PLL4 Frequency Selection(4)
0 – fVCO4_0 (predefined by PLL4_0 – Multiplier/Divider value)
1 – fVCO4_1 (predefined by PLL4_1 – Multiplier/Divider value)
PLL4 Multiplexer:
0 – PLL4
1 – PLL4 Bypass (PLL4 is in power down)
Output Y8 Multiplexer:
0 – Pdiv6
1 – Pdiv8
Output Y9 Multiplexer:
00 –
01 –
10 –
11 –
Y8,
Y9-State0/1definition:
00 – Y8/Y9 disabled to 3-State (PLL4 is in power down)
01 – Y8/Y9 disabled to 3-State (PLL4 on)
10 –Y8/Y9 disabled to low (PLL4 on)
11 – Y8/Y9 enabled (normal operation, PLL4 on)
Pdiv6-Divider
Pdiv8-Divider
Pdiv9-Divider
reserved
Y8Y9_x Output State Selection(4)
0 – state0 (predefined by Y8Y9_ST0)
1 – state1 (predefined by Y8Y9_ST1)
PLL4 SSC down/center selection:
0 – down
1 – center
7-Bit Y8-Output-Divider Pdiv8:
0 – reset and stand-by
1-to-127 – divider value
Reserved – do not write others than 0
7-Bit Y9-Output-Divider Pdiv9:
0 – reset and stand-by
1-to-127 – divider value
Writing data beyond 50h may adversely affect device function.
All data is transferred MSB-first.
Unless a custom setting is used
The user can pre-define up to eight different control settings. In normal device operation, these settings can be selected by the external
control pins, S0, S1, and S2.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
23
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
Table 13. PLL4 Configuration Register (continued)
OFFSET (1)
Bit (2)
Acronym
48h
7:0
PLL4_0N [11:4
49h
7:4
PLL4_0N [3:0]
3:0
PLL4_0R [8:5]
7:3
PLL4_0R[4:0]
2:0
PLL4_0Q [5:3]
7:5
PLL4_0Q [2:0]
4:2
PLL4_0P [2:0]
010b
1:0
VCO4_0_RANGE
00b
4Ch
7:0
PLL4_1N [11:4]
4Dh
7:4
PLL4_1N [3:0]
3:0
PLL4_1R [8:5]
7:3
PLL4_1R[4:0]
2:0
PLL4_1Q [5:3]
7:5
PLL4_1Q [2:0]
4:2
PLL4_1P [2:0]
010b
1:0
VCO4_1_RANGE
00b
4Ah
4Bh
Default (3)
004h
DESCRIPTION
PLL4_0 (5): 30-Bit Multiplier/Divider value for frequency fVCO4_0
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO4_0 range selection:
4Eh
4Fh
004h
24
fVCO4_0 < 125 MHz
125 MHz ≤ fVCO4_0 < 150 MHz
150 MHz ≤ fVCO4_0 < 175 MHz
fVCO4_0 ≥ 175 MHz
PLL4_1 (5): 30-Bit Multiplier/Divider value for frequency fVCO4_1
(for more information see paragraph PLL Multiplier/Divider Definition)
000h
10h
fVCO4_1 range selection:
(5)
00 –
01 –
10 –
11 –
00 –
01 –
10 –
11 –
fVCO4_1 < 125 MHz
125 MHz ≤ fVCO4_1 < 150 MHz
150 MHz ≤ fVCO4_1 < 175 MHz
fVCO4_1 ≥ 175 MHz
PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
CDCE949
CDCEL949
www.ti.com
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
PLL MULTIPLIER/DIVIDER DEFINITION
At a given input frequency (fIN), the output frequency (fOUT) of the CDCE949/CDCEL949 can be calculated by:
ƒ
N
ƒ OUT + IN
Pdiv M
where
M (1 to 511) and N (1 to 4095) are the multiplier/divider values of the PLL;
Pdiv (1 to 127) is the output divider.
The target VCO frequency (fVCO) of each PLL can be calculated:
N
ƒ VCO + ƒIN
M
The PLL operates as fractional divider and needs following multiplier/divider settings
N
N
P = 4 - int(log2 )
M {if P < 0 then P = 0}
N'
Q = int( )
M
R = N'-M ´ Q
Where:
N' = N × 2P;
N ≥ M;
80 MHz < fVCO > 230 MHz;
16 ≤ q ≤ 63;
0 ≤ p ≤ 7;
0 ≤ r ≤ 511.
Example 1: for fIN = 27 MHz; M = 1; N = 4; Pdiv = 2;
Example 2: for fIN = 27 MHz; M = 2; N = 11; Pdiv = 2;
→ fOUT = 54 MHz;
→ fOUT = 75.25 MHz;
→ fVCO = 108 MHz;
→ fVCO = 148.50 MHz;
→ P = 4 – int(log24) = 4 –2 = 2;
→ P = 4 – int(log25.5) = 4 – 2 = 2;
2
→ N’ = 4 × 2 = 16;
→ N’ = 11 × 22 = 44;
→ Q = int(16) = 16;
→ Q = int(22) = 22;
→ R = 16 – 16 = 0;
→ R = 44 – 44 = 0;
The values for P, Q, R and N’ are automatically calculated when using TI Pro Clock™ Software.
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
Submit Documentation Feedback
25
CDCE949
CDCEL949
SCAS844D – AUGUST 2007 – REVISED MARCH 2010
www.ti.com
REVISION HISTORY
Changes from Original (August 2007) to Revision A
Page
•
Changed the THERMAL RESISTANCE FOR TSSOP table ................................................................................................ 4
•
Changed Table 9 RID From: 0h To: Xb .............................................................................................................................. 15
•
Added note to the PWDN description,Table 9 .................................................................................................................... 15
Changes from Revision A (December 2007) to Revision B
•
Page
Added Note 3: SDA and SCL can go up to 3.6V as stated in the Recommended Operating Conditions table. .................. 3
Changes from Revision B (September 2009) to Revision C
•
Page
Deleted sentence - A different default setting can be programmed upon customer request. Contact Texas
Instruments sales or marketing representative for more information. ................................................................................ 10
Changes from Revision C (October 2009) to Revision D
Page
•
Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511, 0<N<4096 foot to PLL1, PLL2, PLL3, & PLL4 Configure
Register Table ..................................................................................................................................................................... 18
•
Added PLL settings limits: 16≤q≤63, 0≤p≤7, 0≤r≤511 to PLL Multiplier/Divider Definition Section .................................... 25
26
Submit Documentation Feedback
Copyright © 2007–2010, Texas Instruments Incorporated
Product Folder Link(s): CDCE949 CDCEL949
PACKAGE OPTION ADDENDUM
www.ti.com
15-Jan-2010
PACKAGING INFORMATION
Orderable Device
Status (1)
Package
Type
Package
Drawing
Pins Package Eco Plan (2)
Qty
CDCE949PW
ACTIVE
TSSOP
PW
24
60
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCE949PWG4
ACTIVE
TSSOP
PW
24
60
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCE949PWR
ACTIVE
TSSOP
PW
24
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCE949PWRG4
ACTIVE
TSSOP
PW
24
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCEL949PW
ACTIVE
TSSOP
PW
24
60
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCEL949PWG4
ACTIVE
TSSOP
PW
24
60
Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCEL949PWR
ACTIVE
TSSOP
PW
24
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
CDCEL949PWRG4
ACTIVE
TSSOP
PW
24
2000 Green (RoHS &
no Sb/Br)
CU NIPDAU
Level-1-260C-UNLIM
Lead/Ball Finish
MSL Peak Temp (3)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
15-Jan-2010
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
CDCE949PWR
TSSOP
PW
24
2000
330.0
16.4
6.95
8.3
1.6
8.0
16.0
Q1
CDCEL949PWR
TSSOP
PW
24
2000
330.0
16.4
6.95
8.3
1.6
8.0
16.0
Q1
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
15-Jan-2010
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
CDCE949PWR
TSSOP
PW
24
2000
346.0
346.0
33.0
CDCEL949PWR
TSSOP
PW
24
2000
346.0
346.0
33.0
Pack Materials-Page 2
MECHANICAL DATA
MTSS001C – JANUARY 1995 – REVISED FEBRUARY 1999
PW (R-PDSO-G**)
PLASTIC SMALL-OUTLINE PACKAGE
14 PINS SHOWN
0,30
0,19
0,65
14
0,10 M
8
0,15 NOM
4,50
4,30
6,60
6,20
Gage Plane
0,25
1
7
0°– 8°
A
0,75
0,50
Seating Plane
0,15
0,05
1,20 MAX
PINS **
0,10
8
14
16
20
24
28
A MAX
3,10
5,10
5,10
6,60
7,90
9,80
A MIN
2,90
4,90
4,90
6,40
7,70
9,60
DIM
4040064/F 01/97
NOTES: A.
B.
C.
D.
All linear dimensions are in millimeters.
This drawing is subject to change without notice.
Body dimensions do not include mold flash or protrusion not to exceed 0,15.
Falls within JEDEC MO-153
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DLP® Products
www.dlp.com
Communications and
Telecom
www.ti.com/communications
DSP
dsp.ti.com
Computers and
Peripherals
www.ti.com/computers
Clocks and Timers
www.ti.com/clocks
Consumer Electronics
www.ti.com/consumer-apps
Interface
interface.ti.com
Energy
www.ti.com/energy
Logic
logic.ti.com
Industrial
www.ti.com/industrial
Power Mgmt
power.ti.com
Medical
www.ti.com/medical
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
RFID
www.ti-rfid.com
Space, Avionics &
Defense
www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions www.ti.com/lprf
Video and Imaging
www.ti.com/video
Wireless
www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated