ON MC100LVEL92 Clock management design using low skew and low jitter device Datasheet

TND301
Clock Management Design
Using Low Skew and Low
Jitter Devices
Prepared by: Paul Hunt
ON Semiconductor
http://onsemi.com
TECHNICAL NOTE
Why Do We Need Clock Management?
Can you imagine the chaos in our world if our clocks or
watches were not synchronized to Greenwich Mean Time?
How would trains, buses, and airplanes run on schedule?
The miniseries Longitude was the story of a man who made
a major technological breakthrough by inventing an
accurate clock that could be carried on sailing ships so
navigators could accurately calculate longitude and know
where the ship was located at any moment in time. Before
this, ships ran aground and many people lost their lives due
to navigational errors. Even though there are fixed time zone
differences throughout the world, all clocks must agree
within fractions of seconds for civilization to work orderly
and without confusion. Clock accuracy is one of the most
important scientific technologies in our world today.
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
Ì
ÌÌ
ÌÌÌ
ÌÌ
Ì
Ì
ÌÌÌ
Ì
Ì
ÌÌ
Ì
ÌÌÌ
Ì
ÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌ
ÌÌ
Ì
ÌÌ
ÌÌÌÌÌÌ
ÌÌÌÌ
Ì
Ì
Ì
ÌÌ
ÌÌ
Ì
Ì
Ì
Ì
ÌÌ
ÌÌ
Ì
Ì
Ì
Ì
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌÌ
ÌÌÌ
ÌÌ
ÌÌÌ
ÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌ
ÌÌ
ÌÌÌÌÌÌ
ÌÌÌ
Ì
ÌÌ
ÌÌÌÌÌ
Ì
Ì
ÌÌÌÌÌÌ
ÌÌ
Ì
ÌÌ
Ì
ÌÌ
ÌÌ
Ì
Ì
ÌÌ
ÌÌÌ
ÌÌ
ÌÌÌÌÌ
ÌÌ
ÌÌÌÌ
ÌÌ
Ì
Ì
ÌÌ
Ì
ÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ
ÌÌÌ
ÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌ
Ì
Ì
Ì
ÌÌ
ÌÌ
Ì
Ì
Ì
ÌÌÌ
ÌÌ
ÌÌ
ÌÌ
Ì
Ì
ÌÌ
Ì
Ì
Ì
ÌÌ
ÌÌÌÌÌ
ÌÌ
Ì
ÌÌ
Ì
ÌÌÌÌÌ
ÌÌÌÌ
ÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌÌÌÌÌÌÌÌÌ
ÌÌÌÌÌÌ
ÌÌÌ
ÌÌ
Ì
Ì
ÌÌ
Ì
Ì
ÌÌ
ÌÌÌ
Ì
ÌÌÌÌ
Ì
ÌÌ
ÌÌÌ
Ì
ÌÌ
ÌÌ
ÌÌÌ
Ì
Ì
ÌÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
Ì
ÌÌ
Ì
ÌÌ
ÌÌÌÌÌ
ÌÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ ÌÌÌ
ÌÌÌ
Ì
ÌÌ
Ì
Ì
ÌÌ
ÌÌ
Ì
ÌÌ
ÌÌ
ÌÌ
Ì
Ì
Ì
ÌÌ
ÌÌÌ
ÌÌ
Ì
ÌÌ
ÌÌÌ
ÌÌÌ
Ì
ÌÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ
Ì
ÌÌÌÌ
Ì
Ì
Ì
Ì
Ì
ÌÌ
ÌÌ
Ì
Ì
ÌÌ
ÌÌ
Ì
Ì
ÌÌ
Ì
Ì
ÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌ
Ì
ÌÌÌ
ÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ
Ì
Ì
Ì
ÌÌ
Ì
Ì
ÌÌ
Ì
ÌÌÌÌ
ÌÌ
Ì
ÌÌ
ÌÌ
Ì
Ì
Ì
ÌÌ
Ì
ÌÌ
Ì
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
Ì
ÌÌ
ÌÌÌ
Ì
Ì
ÌÌ
Ì
ÌÌ
Ì
Ì
ÌÌÌÌ
ÌÌ
Ì
Ì
ÌÌ
Ì
Ì
ÌÌ
ÌÌ
ÌÌ
ÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ ÌÌ
Ì
ÌÌ
ÌÌÌ
ÌÌ
Ì
Ì
ÌÌÌÌ
Ì
ÌÌ
ÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ
ÌÌ
Ì
ÌÌ
Ì
ÌÌÌ
ÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
Ì
ÌÌ
Ì
Ì
Ì
Ì
Ì
ÌÌ
ÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
Ì
Ì
ÌÌ
Ì
Ì
Ì
Ì
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
ÌÌ
ÌÌÌÌ
ÌÌÌÌÌ
ÌÌ
ÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌÌ
ÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏÏ
 Semiconductor Components Industries, LLC, 2001
June, 2001 – Rev. 0
1
Publication Order Number:
TND301/D
TND301
Typical Clock Management System
Clock Management of an electronic system (see Figure 1)
depends on very accurate time keeping. A well–designed
Clock Management scheme begins with a precise Clock
Generator which is the standard Master Clock or Mean Time.
The Master Clock is passed on to the Clock Distribution circuit
which “fans out” multiple clocks throughout the system and
activates individual events in the CPUs, ASICs, FPGAs, and
Memory. All events are synchronized to the Master Clock and
requires accurate devices to generate and distribute the clocks.
Accurate devices are described as those with low jitter and
low skew. Jitter is uncertainty in the location of the rising or
falling edge of the signal (see Figure 2). Jitter can be random
Clock Generator
or deterministic. Jitter is called phase noise in the Master
Clock and increases as it passes through each device. Noise
from power supplies and crosstalk between signals also add
to the total jitter. Jitter can be measured as peak–to–peak or
RMS in picoseconds.
Skew is a time offset of the clocks as they travel
throughout the system (see Figure 3). Skew is defined as
duty–cycle skew, within–device skew, or device–to–device
skew. Skew is reduced by adjusting the delay of signals
within the system. It is similar to propagation delay and is
measured in picoseconds.
Large values of jitter and skew on clocks reduce the
maximum operating frequency of a system.
Clock
Distribution
Back
Plane
Additional
Clock
Distribution
CPU’s
Master Clock
ASIC’s
Clock Delay,
Division and
Translation
PLL
(Phase Locked Loop)
with Crystal
FPGA’s
Memory
Figure 1. Typical Clock Management System
Jitter
Jitter is the uncertainty caused by many factors including power supply noise, signal
crosstalk, and device physics.
Figure 2. Jitter
OUT1
OUT2
Skew
Skew is a fixed difference between outputs caused by many factors including physical layout, device process variations, and unbalanced loading conditions.
Figure 3. Skew
http://onsemi.com
2
TND301
Clock Management Highways
Clock Management is included in electronic systems that
contain backplanes (see Figure 4). Backplanes are the
physical highways for clocks. They are multilayer printed
circuit boards that are on the back of a card cage and have
connectors that each circuit card plugs into. The design of
the backplane is very critical to the performance of the Clock
Management system. Many factors must be considered for
a good backplane design.
The Clock Generator is typically on a circuit card with
Clock Distribution circuits. The clocks are distributed
throughout the cards on the backplane and each card may
then redistribute, delay, divide, and translate these clock
signals.
Backplanes are noisy due to the high amount of electronic
signal traffic. Standard connectors are also a problem on a
backplane since they do not offer a good transition due to
impedance mismatch. Most connectors do not offer
differential signal capability and do not provide adequate
ground pins for elimination of crosstalk. Backplanes tend to
slow down signals because they have multiple layers which
add capacitance and delay.
Clock Management systems distribute clocks over backplanes in super–and mini–computers,
communication equipment like PABX, SONET/SDH systems, ATM, and advance test equipment.
Figure 4. Example of Backplanes
http://onsemi.com
3
TND301
The Building Blocks
Clock Generator
by N counter can be programmed to increase or decrease the
Master Clock frequency. The Master Clock is equal to the
Crystal Oscillator frequency times the value N. This is why a
PLL is sometimes called a frequency multiplier. The PLL is a
feedback circuit; if the Master Clock begins to drift away, the
shift in phase will be discovered by the Phase Detector The
Phase Detector will then generate a wider output pulse which
will be averaged by the Loop Filter and this new value will
push the VCO back in the right direction.
The Clock Generator uses a Phase Locked Loop (PLL)
circuit to generate the Master Clock (see Figure 5). A Crystal
Oscillator Circuit generates a low phase noise signal that is
received by a phase detector. The phase detector compares the
phase of the crystal oscillator with the output of the Divide by
N counter. If both phases are the same, the circuit is in LOCK
and a small output pulse from the phase detector is averaged
by the Loop Filter. The Loop Filter outputs a voltage to the
VCO which defines the Master Clock frequency. The Divide
Crystal
Oscillator
Circuit
Phase
Detector
Loop Filter
Master
Clock
VCO
Voltage Controlled
Oscillator
MC100EL1648
MC100EP40
MC100EP140
Divide by N
MC100EP32
MC100EP33
MC100LVEP34
MC100EP139
MC100EP016
Control Input
NBC12429
NBC12430
Figure 5. Clock Generation Using Phase Locked Loop Circuit
1
Clock Distribution
2
Clock Distribution circuits receive a single differential
input and “fan out” multiple outputs with minimum skew
(see Figure 6).
1
N
Figure 6. Clock Distribution Using 1:N
Clock Driver Circuit
1:2
Dual 1:3
1:4
MC100EL11
MC100EL13
MC100EL15
MC100LVEL11
MC100LVEL13
1:5
Dual 1:5
1:6
1:10
1:15
MC100EL14
MC100LVEP210
MC100E211
MC100LVEP111
MC100LVE222
MC100LVEL14
MC100EP11
MC100EP14
MC100LVEP11
MC100LVEP14
http://onsemi.com
4
TND301
Programmable Input
Delay Lines
Delay Lines are used to synchronize clocks that travel
different distances within the Clock Management system
(see Figure 7). It is difficult in the card cage with a backplane
to distribute all clocks to all circuits using the same length
line. The position of the cards in the card cage makes this
impossible. One way to synchronize the clocks in a large
system is to use delay line circuits. The signal comes into the
device and is delayed by an amount determined by a
programmable input. This programmable input can be a
parallel word and/or a single analog voltage input.
Short Lines
1
Delay Line
Device
MC100EP195
MC100EP196
1
Long Lines
N
Figure 7. Example of Clock Delay
Divide by 2
MC100EP195
MC100LVEP34
MC100EP139
MC100EP016
Clock Dividers
Clock Dividers are required to reduce the frequency of
certain clocks within a system.
Divide by 2
MC100EP33
MC100LVEP34
MC100EP139
MC100EP016
Divide by 2
MC100LVEP34
MC100EP016
Figure 8. Example of Clock Division
http://onsemi.com
5
TND301
Translators
These could be microprocessors, FPGAs, ASICs, or
Memory all of which could have ECL, CMOS, TTL, LVDS,
GTL, or HSTL inputs and outputs.
Translators are required in Clock Management systems to
convert voltage levels and amplitudes to other voltage levels
and amplitudes to interface with other logic components.
Voltage Level Translation
(High to Low or Low to High)
Voltage Level Translation with Amplitude Change
(Small/High to Large/Low or Large/Low to Small High)
V1
V2
V3
V1
V2
V3
IN
OUT
IN
V1
V2
V3
OUT
V1
V2
V3
IN
OUT
IN
Figure 9. Voltage Level Translation
OUT
Figure 10. Voltage Level and Amplitude Translation
TRANSLATOR TABLE
PECL/LVPECL
TTL/CMOS
LVDS
NECL
PECL/LVPECL
MC100EP16
MC100LVEP16
MC100LVEL92
MC100EPT21
MC100EPT23
MC100EPT26
MC100EP210S
MC100LVEL91
TTL/CMOS
MC100EPT20
MC100EPT22
LVDS
MC100LVEP16
MC100LVEP17
NECL
MC100EP90
MC100EPT24
MC100EPT25
NOTE: For more information, see application note AN1672.
http://onsemi.com
6
TND301
The Challenges: We Have a Better Solution
Clock Management systems require the clocks to have low
jitter and low skew. ECL logic provides less jitter and skew
with a higher operating frequency than other technologies.
ECL logic technology offers a number of advantages over
CMOS, LVDS, and TTL in reducing clock errors caused by
jitter and skew. ECL devices have 1 ps jitter and 25 ps skew
compared to 15 ps jitter and 100 ps skew for LVDS and CMOS
devices. (See Figure 11 and Figure 12). The frequency of ECL
logic is 3 Ghz maximum frequency compared to 300 Mhz
maximum frequency for LVDS and CMOS logic (see Figure
13). The rise and fall times of clock signals is very critical for
edge placement. ECL logic provides rise and fall times of 100
ps compared to rise and fall times of 800 ps for LVDS and
CMOS logic (see Figure 14).
ECL logic technologies offer a number of advantages for
reducing the noise due to crosstalk and signal mismatch on the
backplane over CMOS, LVDS, and TTL technologies. ECL
signals are differential signals and can be individually
terminated to match the transmission impedance of the
backplane ECL signals have adequate current (50 mA) to drive
a backplane and can deliver signals with maximum frequencies
of 3 Ghz. ECL peak–to–peak output signals of 800 mV provide
a good signal–to–noise ratio and excellent EMI characteristics.
25
1000
CMOS
20
CMOS
100
LVDS
ps
ps
15
LVDS
10
10
ECL
5
ECL
0
2000
2001
2002
1
2003
2000
2001
2002
2003
Figure 12. Standard I/O Skew
Figure 11. Standard I/O rms Jitter
45
10000
40
CMOS
35
1000
LVDS
ECL/PECL
25
ps
Gbit/s
30
20
100
ECL
15
10
10
CMOS
5
LVDS
0
1
2000
2001
2002
2003
2000
Figure 13. Standard I/O Fmax
2001
2002
2003
Figure 14. Standard Rise/Fall Time
Comparisons
http://onsemi.com
7
TND301
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: [email protected]
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: [email protected]
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
http://onsemi.com
8
TND301/D
Similar pages