Sample & Buy Product Folder Support & Community Tools & Software Technical Documents AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 AMC1305x High-Precision, Reinforced Isolated Delta-Sigma Modulators 1 Features 3 Description • The AMC1305 is a precision, delta-sigma (ΔΣ) modulator with the output separated from the input circuitry by a capacitive double isolation barrier that is highly resistant to magnetic interference. This barrier is certified to provide reinforced isolation of up to 7000 VPEAK according to the DIN V VDE V 0884-10, UL1577, and CSA standards. Used in conjunction with isolated power supplies, the device prevents noise currents on a high common-mode voltage line from entering the local system ground and interfering with or damaging low voltage circuitry. 1 • • • • • Pin-Compatible Family Optimized for ShuntResistor-Based Current Measurements: – ±50-mV or ±250-mV Input Voltage Ranges – CMOS or LVDS Digital Interface Options Excellent DC Performance Supporting HighPrecision Sensing on System Level: – Offset Error: ±50 µV or ±150 µV (max) – Offset Drift: 1.3 µV/°C (max) – Gain Error: ±0.3% (max) – Gain Drift: ±40 ppm/°C (max) Certified Isolation Barrier: – Reinforced Isolation Rating – VDE V 0884-10, UL1577, and CSA Approved – Isolation Voltages: 7000 VPEAK, 10000 VSURGE – Working Voltages: 1500 VDC, 1000 VAC, rms – Transient Immunity: 15 kV/µs (min) High Electromagnetic Field Immunity (see Application Note SLLA181A) External 5-MHz to 20-MHz Clock Input for Easier System-Level Synchronization Fully Specified Over the Extended Industrial Temperature Range The AMC1305 is optimized for direct connection to shunt resistors or other low voltage level signal sources while supporting excellent dc and ac performance. Shunt resistors are typically used to sense currents in motor drives, green energy generation systems, or other industrial applications. By using an appropriate digital filter (that is, as integrated on the TMS320F2837x) to decimate the bit stream, the device can achieve 16 bits of resolution with a dynamic range of 85 dB (13.8 ENOB) at a data rate of 78 kSPS. On the high-side, the modulator is supplied with a nominal voltage of 5 V (AVDD), whereas the isolated digital interface operates from a 3.3-V or 5-V power supply (DVDD). The AMC1305 is available in a wide-body SOIC-16 (DW) package and is specified from –40°C to 125°C. 2 Applications • • Shunt Resistor Based Current Sensing in: – Industrial Motor Drives – Photovoltaic Inverters – Uninterruptible Power Supplies Isolated Voltage Sensing Device Information(1) PART NUMBER AMC1305x PACKAGE SOIC (16) BODY SIZE (NOM) 10.30 mm × 7.50 mm (1) For all available packages, see the orderable addendum at the end of the datasheet. 4 Simplified Schematic Floating Power Supply HV+ AMC1305 Gate Driver 5.0 V AVDD DVDD AGND DGND AINP DOUT SD-Dx AINN CLKIN SD-Cx 3.3 V, or 5.0 V RSHUNT To Load Gate Driver TMS320F2837x HV1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Table of Contents 1 2 3 4 5 6 7 8 Features .................................................................. Applications ........................................................... Description ............................................................. Simplified Schematic............................................. Revision History..................................................... Device Comparison Table..................................... Pin Configurations and Functions ....................... Specifications......................................................... 8.1 8.2 8.3 8.4 8.5 8.6 8.7 8.8 8.9 8.10 8.11 8.12 1 1 1 1 2 3 3 4 Absolute Maximum Ratings ...................................... 4 ESD Ratings.............................................................. 4 Recommended Operating Conditions....................... 4 Thermal Information .................................................. 4 Regulatory Information.............................................. 4 IEC Safety Limiting Values ....................................... 5 IEC 61000-4-5 Ratings ............................................. 5 Isolation Characteristics ............................................ 5 Package Characteristics .......................................... 5 Electrical Characteristics: AMC1305M05................ 6 Electrical Characteristics: AMC1305x25 ................. 8 Switching Characteristics ...................................... 10 8.13 Typical Characteristics .......................................... 11 9 Detailed Description ............................................ 18 9.1 9.2 9.3 9.4 Overview ................................................................. Functional Block Diagram ....................................... Feature Description................................................. Device Functional Modes........................................ 18 18 18 21 10 Application and Implementation........................ 22 10.1 Application Information.......................................... 22 10.2 Typical Applications .............................................. 23 11 Power-Supply Recommendations ..................... 27 12 Layout................................................................... 28 12.1 Layout Guidelines ................................................. 28 12.2 Layout Examples................................................... 28 13 Device and Documentation Support ................. 30 13.1 13.2 13.3 13.4 13.5 Device Support .................................................... Documentation Support ........................................ Trademarks ........................................................... Electrostatic Discharge Caution ............................ Glossary ................................................................ 30 31 31 31 32 14 Mechanical, Packaging, and Orderable Information ........................................................... 32 5 Revision History NOTE: Page numbers for previous revisions may differ from page numbers in the current version. Changes from Revision B (October 2014) to Revision C Page • Changed device status of AMC1305M05 to Production Data ................................................................................................ 1 • Changed document status from Mixed Status to Production Data ........................................................................................ 1 • Updated ESD Ratings table to latest standard ...................................................................................................................... 4 Changes from Revision A (November 2014) to Revision B • Page Changed device status of AMC1305M25 to Production Data ............................................................................................... 1 Changes from Original (June 2014) to Revision A • 2 Page Made changes to product preview data sheet........................................................................................................................ 1 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 6 Device Comparison Table PART NUMBER INPUT VOLTAGE RANGE DIFFERENTIAL INPUT RESISTANCE SNR (sinc3 Filter, 78 kSPS) OUTPUT INTERFACE AMC1305L25 ±250 mV 25 kΩ 82 dB LVDS AMC1305M05 ±50 mV 5 kΩ 76 dB CMOS AMC1305M25 ±250 mV 25 kΩ 82 dB CMOS 7 Pin Configurations and Functions DW Package SOIC-16 (Top View) DW Package SOIC-16 (Top View) NC 1 16 DGND 15 NC AINP 2 15 NC 3 14 DVDD AINN 3 14 DVDD AGND 4 13 CLKIN AGND 4 13 CLKIN NC 5 12 CLKIN_N NC 5 12 NC NC 6 11 DOUT NC 6 11 DOUT AVDD 7 10 DOUT_N AVDD 7 10 NC AGND 8 9 AGND 8 9 NC 1 16 DGND AINP 2 AINN DGND LVDS Interface Versions (AMC1305L25) DGND CMOS Interface Versions (AMC1305Mx) Pin Functions PIN NAME NO. I/O DESCRIPTION 4 — This pin is internally connected to pin 8 and can be left unconnected or tied to high-side ground 8 — High-side ground reference AINN 3 I Inverting analog input AINP 2 I Noninverting analog input AVDD 7 — AGND High-side power supply, 4.5 V to 5.5 V. See the Power-Supply Recommendations section for decoupling recommendations. CLKIN 13 I Modulator clock input, 5 MHz to 20.1 MHz CLKIN_N 12 I AMC1305L25 only: inverted modulator clock input DGND 9, 16 — Controller-side ground reference DOUT 11 O Modulator data output DOUT_N 10 O AMC1305L25 only: inverted modulator data output DVDD 14 — Controller-side power supply, 3.0 to 5.5 V 1 — This pin can be connected to AVDD or can be left unconnected 5 — This pin can be left unconnected or tied to AGND only 6, 10, 12 — These pins have no internal connection (pins 10 and 12 on the AMC1305Mx only). 15 — This pin can be left unconnected or tied to DVDD only NC Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 3 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 8 Specifications 8.1 Absolute Maximum Ratings over the operating ambient temperature range (unless otherwise noted) (1) Supply voltage, AVDD to AGND or DVDD to DGND Analog input voltage at AINP, AINN Digital input voltage at CLKIN, CLKIN_N MIN MAX UNIT –0.3 6.5 V V AGND – 6 AVDD + 0.5 DGND – 0.3 DVDD + 0.3 V –10 10 mA 150 °C 150 °C Input current to any pin except supply pins Maximum virtual junction temperature, TJ Storage temperature, Tstg (1) –65 Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability. 8.2 ESD Ratings VALUE V(ESD) (1) (2) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) ±1000 Charged device model (CDM), per JEDEC specification JESD22C101 (2) ±1000 UNIT V JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. 8.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN TA Operating ambient temperature range –40 AVDD High-side (analog) supply voltage 4.5 DVDD Controller-side (digital) supply voltage 3.0 NOM MAX UNIT 125 °C 5.0 5.5 V 3.3 5.5 V 8.4 Thermal Information AMC1305x THERMAL METRIC (1) DW (SOIC) UNIT 16 PINS RθJA Junction-to-ambient thermal resistance 80.2 RθJC(top) Junction-to-case (top) thermal resistance 40.5 RθJB Junction-to-board thermal resistance 45.1 ψJT Junction-to-top characterization parameter 11.9 ψJB Junction-to-board characterization parameter 44.5 RθJC(bot) Junction-to-case (bottom) thermal resistance n/a (1) °C/W For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. 8.5 Regulatory Information VDE UL, cUL Certified according to DIN V VDE V 0884-10 Recognized under UL1577 component recognition and CSA component acceptance NO 5 programs File number: 40040142 File number: E181974 4 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 8.6 IEC Safety Limiting Values Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output (I/O) circuitry. A failure of the I/O circuitry can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier, potentially leading to secondary system failures. The safety-limiting constraint is the operating virtual junction temperature range specified in the Absolute Maximum Ratings table. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determine the junction temperature. The assumed junction-to-air thermal resistance in the Thermal Information table is that of a device installed in the JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages and is conservative. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance. PARAMETER TEST CONDITIONS IS Safety input, output, or supply current TC Maximum case temperature MIN TYP MAX θJA = 80.2°C/W, VI = 5.5 V, TJ = 150°C, TA = 25°C UNIT 90 mA 150 °C 8.7 IEC 61000-4-5 Ratings PARAMETER VIOSM TEST CONDITIONS Surge immunity 1.2-µs rise time / 50-μs fall time, voltage surge VALUE UNIT ±10000 V 8.8 Isolation Characteristics PARAMETER VIORM TEST CONDITIONS Maximum working insulation voltage VPD(t) Partial discharge test voltage VIOTM Transient overvoltage RIO Isolation resistance AMC1305 UNIT AC voltage 1000 VRMS DC voltage 1500 VDC t = 1 s (100% production test), partial discharge < 5 pC 3977 VPEAK t = 60 s (qualification test) 7000 VPEAK t = 1 s (100% production test) 8400 VPEAK VIO = 500 V >109 Ω 8.9 Package Characteristics (1) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT L(I01) Minimum air gap (clearance) Shortest pin to pin distance through air 8 mm L(I02) Minimum external tracking (creepage) Shortest pin to pin distance across the package surface 8 mm CTI Tracking resistance (comparative tracking index) DIN IEC 60112/VDE 0303 part 1 Minimum internal gap (internal clearance) Distance through the double insulation (2 x 0.0135 mm) PD Pollution degree CIO Barrier capacitance input to output (1) 400 V 0.027 mm 2 VI = 0.8 VPP at 1 MHz Degrees 1.2 pF Apply the creepage and clearance requirements according to the specific equipment isolation standards of a specific application. Care must be taken to maintain the creepage and clearance distance of the board design to ensure that the mounting pads of the isolator on the printed circuit board (PCB) do not reduce this distance. Creepage and clearance on a PCB become equal according to the measurement techniques illustrated in the Isolation Glossary section. Techniques such as inserting grooves or ribs on the PCB are used to help increase these specifications. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 5 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 8.10 Electrical Characteristics: AMC1305M05 All minimum and maximum specifications at TA = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –50 mV to 50 mV, AINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted. Typical values are at TA = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ANALOG INPUTS VClipping Maximum differential voltage input range (AINP-AINN) FSR Specified linear full-scale range (AINP-AINN) VCM Operating common-mode input range CID Differential input capacitance IIB Input current RID Differential input resistance IOS Input offset current CMTI Common-mode transient immunity CMRR Common-mode rejection ratio BW ±62.5 mV –50 50 –0.032 AVDD – 2 2 Inputs shorted to AGND –97 -72 -57 nA 15 Input bandwidth μA kΩ ±5 fIN from 0.1 Hz to 50 kHz, VCM min ≤ VIN ≤ VCM max V pF 5 fIN = 0 Hz, VCM min ≤ VIN ≤ VCM max mV kV/μs 104 dB 75 dB 800 kHz DC ACCURACY DNL Differential nonlinearity Resolution: 16 bits –0.99 0.99 LSB INL Integral nonlinearity (1) Resolution: 16 bits –4 ±1.5 4 LSB EO Offset error Initial, at 25°C –50 ±2.5 50 µV TCEO Offset error thermal drift (2) 1.3 μV/°C EG Gain error TCEG Gain error thermal drift (3) PSRR Power-supply rejection ratio –1.3 Initial, at 25°C –0.3 -0.02 0.3 % –40 ±20 40 ppm/°C VAVDD from 4.5 to 5.5V, at dc 105 dB dB AC ACCURACY SNR Signal-to-noise ratio fIN = 1 kHz 76 81 SINAD Signal-to-noise + distortion fIN = 1 kHz 76 81 THD Total harmonic distortion fIN = 1 kHz SFDR Spurious-free dynamic range fIN = 1 kHz 83 92 5 20 20.1 5 MHz ≤ fCLKIN ≤ 20.1 MHz 40 50 60 % DGND ≤ VIN ≤ DVDD –1 1 μA -90 dB –83 dB dB DIGITAL INPUTS/OUTPUTS External Clock fCLKIN Input clock frequency DutyCLKIN Duty cycle MHz CMOS Logic Family, CMOS with Schmitt-Trigger IIN Input current CIN Input capacitance VIH High-level input voltage 0.7 × DVDD DVDD + 0.3 VIL Low-level input voltage –0.3 0.3 × DVDD CLOAD Output load capacitance VOH High-level output voltage VOL 5 fCLKIN = 20 MHz Low-level output voltage pF 30 IOH = –20 µA DVDD – 0.1 IOH = –4 mA DVDD – 0.4 V V pF V V IOL = 20 µA 0.1 V IOL = 4 mA 0.4 V (1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as number of LSBs or as a percent of the specified linear full-scale range FSR. (2) Offset error drift is calculated using the box method as described by the following equation: (3) 6 value MAX value MIN TempRange § value MAX value MIN TCE G ( ppm ) ¨¨ © value u TempRange Gain error drift is calculated using the box method as described by the following equation: Submit Documentation Feedback TCE O · ¸¸ u 10 6 ¹ Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Electrical Characteristics: AMC1305M05 (continued) All minimum and maximum specifications at TA = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –50 mV to 50 mV, AINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted. Typical values are at TA = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT 4.5 5.0 5.5 V 5.7 7.0 mA 28.5 38.5 mW 3.3 5.5 V 3.0 V ≤ DVDD ≤ 3.6 V 2.3 4.0 mA 4.5 V ≤ DVDD ≤ 5.5 V 3.6 5.5 mA 3.0 V ≤ DVDD ≤ 3.6 V 7.6 14.4 mW 4.5 V ≤ DVDD ≤ 5.5 V 18.0 30.3 mW POWER SUPPLY AVDD High-side supply voltage IAVDD High-side supply current PAVDD High-side power dissipation DVDD Controller-side supply voltage IDVDD PDVDD Controller-side supply current Controller-side power dissipation Copyright © 2014, Texas Instruments Incorporated 3.0 Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 7 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 8.11 Electrical Characteristics: AMC1305x25 All minimum and maximum specifications at TA = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –250 mV to 250 mV, AINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted. Typical values are at TA = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT ANALOG INPUTS VClipping Maximum differential voltage input range (AINP-AINN) FSR Specified linear full-scale range (AINP-AINN) –250 VCM Operating common-mode input range –0.16 CID Differential input capacitance IIB Input current RID Differential input resistance 25 IOS Input offset current ±5 CMTI Common-mode transient immunity CMRR Common-mode rejection ratio BW ±312.5 mV 250 AVDD – 2 1 Inputs shorted to AGND –82 –60 mV V pF –48 μA kΩ nA 15 kV/μs fIN = 0 Hz, VCM min ≤ VIN ≤ VCM max 95 dB fIN from 0.1 Hz to 50 kHz, VCM min ≤ VIN ≤ VCM max 76 dB 1000 kHz Input bandwidth DC ACCURACY DNL Differential nonlinearity Resolution: 16 bits –0.99 0.99 LSB INL Integral nonlinearity (1) Resolution: 16 bits –4 ±1.5 4 LSB EO Offset error Initial, at 25°C –150 ±40 150 µV TCEO Offset error thermal drift (2) 1.3 μV/°C EG Gain error TCEG Gain error thermal drift (3) PSRR Power-supply rejection ratio –1.3 Initial, at 25°C –0.3 –0.02 0.3 %FS –40 ±20 40 ppm/°C VAVDD from 4.5 V to 5.5 V, at dc 90 dB dB AC ACCURACY SNR Signal-to-noise ratio fIN = 1 kHz 82 85 SINAD Signal-to-noise + distortion fIN = 1 kHz 80 84 THD Total harmonic distortion fIN = 1 kHz SFDR Spurious-free dynamic range fIN = 1 kHz –90 83 dB –83 92 dB dB DIGITAL INPUTS/OUTPUTS External Clock fCLKIN Input clock frequency DutyCLKIN Duty cycle 5 MHz ≤ fCLKIN ≤ 20.1 MHz 5 20 20.1 40% 50% 60% MHz CMOS Logic Family (AMC1305M25), CMOS with Schmitt-Trigger DGND ≤ VIN ≤ DVDD IIN Input current CIN Input capacitance VIH High-level input voltage 0.7 × DVDD DVDD + 0.3 VIL Low-level input voltage –0.3 0.3 × DVDD CLOAD Output load capacitance VOH High-level output voltage VOL –1 1 5 fCLKIN = 20 MHz Low-level output voltage pF 30 IOH = –20 µA DVDD – 0.1 IOH = –4 mA DVDD – 0.4 μA V V pF V V IOL = 20 µA 0.1 V IOL = 4 mA 0.4 V (1) Integral nonlinearity is defined as the maximum deviation from a straight line passing through the end-points of the ideal ADC transfer function expressed as the number of LSBs or as a percent of the specified linear full-scale range FSR. (2) Offset error drift is calculated using the box method as described by the following equation: (3) 8 value MAX value MIN TempRange § value MAX value MIN TCE G ( ppm ) ¨¨ © value u TempRange Gain error drift is calculated using the box method as described by the following equation: Submit Documentation Feedback TCE O · ¸¸ u 10 6 ¹ Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Electrical Characteristics: AMC1305x25 (continued) All minimum and maximum specifications at TA = –40°C to 125°C, AVDD = 4.5 V to 5.5 V, DVDD = 3.0 V to 5.5 V, AINP = –250 mV to 250 mV, AINN = 0 V, and sinc3 filter with OSR = 256, unless otherwise noted. Typical values are at TA = 25°C, CLKIN = 20 MHz, AVDD = 5.0 V, and DVDD = 3.3 V. PARAMETER TEST CONDITIONS MIN TYP MAX UNIT mV LVDS Logic Family (AMC1305L25) RLOAD = 100 Ω VOD Differential output voltage VOCM Output common-mode voltage IS Output short-circuit current VICM Input common-mode voltage VID Differential input voltage IIN Input current 250 350 450 1.125 1.23 1.375 24 VID = 100 mV V mA 0.05 1.25 3.25 V 100 350 600 mV –24 0 20 µA 4.5 5.0 5.5 V 5.7 7.0 mA 28.5 38.5 mW 3.3 5.5 V AMC1305L25, RLOAD = 100 Ω 6.3 10.0 mA AMC1305M25, 3.0 ≤ DVDD ≤ 3.3 V, CLOAD = 5 pF 2.3 4.0 mA AMC1305M25, 4.5 ≤ DVDD ≤ 5.5 V, CLOAD = 5 pF 3.6 5.5 mA DGND ≤ VIN ≤ 3.3 V POWER SUPPLY AVDD High-side supply voltage IAVDD High-side supply current PAVDD High-side power dissipation DVDD Controller-side supply voltage IDVDD Controller-side supply current 3.0 AMC1305L25, RLOAD = 100 Ω PDVDD Controller-side power dissipation Copyright © 2014, Texas Instruments Incorporated 20.8 55.0 mW AMC1305M25, 3.0 ≤ DVDD ≤ 3.3 V, CLOAD = 5 pF 7.6 14.4 mW AMC1305M25, 4.5 ≤ DVDD ≤ 5.5 V, CLOAD = 5 pF 18.0 30.3 mW Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 9 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 8.12 Switching Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER MIN TYP MAX UNIT tCLK CLKIN, CLKIN_N clock period 49.75 50 200 ns tHIGH CLKIN, CLKIN_N clock high time 19.9 25 120 ns tLOW CLKIN, CLKIN_N clock low time 19.9 25 120 ns tD Falling edge of CLKIN, CLKIN_N to DOUT, DOUT_N valid delay, CLOAD = 5 pF 0 15 ns 32 32 CLKIN cycles tISTART Interface startup time (DVDD at 3.0 V min to DOUT, DOUT_N valid with AVDD ≥ 4.5 V) tASTART Analog startup time (AVDD step up to 4.5 V with DVDD ≥ 3.0 V) tCLK 1 ms tHIGH CLKIN CLKIN_N tLOW tD DOUT DOUT_N Figure 1. Digital Interface Timing DVDD CLKIN ... DOUT Data not valid Valid data tISTART = 32 CLKIN cycles Figure 2. Digital Interface Startup Timing 10 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 8.13 Typical Characteristics At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 60 0 40 -20 -40 CMRR (dB) IIB (PA) 20 1305x25 1305M05 0 -20 -60 -80 -40 -100 -60 1305x25 1305M05 -80 -0.5 0 0.5 1 1.5 VCM (V) 2 2.5 -120 0.001 3 0.1 0.2 0.5 1 fIN (kHz) 4 4 3 3.5 2 3 1 2.5 0 -1 -3 0.5 0.2 D002 1.5 1 0.15 50 100 2 -2 0.1 2 3 5 710 20 Figure 4. Common-Mode Rejection Ratio vs Input Signal Frequency INL (|LSB|) INL (LSB) Figure 3. Input Current vs Input Common-Mode Voltage -4 -0.25 -0.2 -0.15 -0.1 -0.05 0 0.05 VIN (mV) 0.01 D001 0 -40 0.25 -25 -10 5 D003 Figure 5. Integral Nonlinearity vs Input Signal Amplitude 20 35 50 65 Temperature (°C) 80 95 110 125 D004 Figure 6. Integral Nonlinearity vs Temperature 150 50 125 40 100 30 75 20 25 EO (µV) EO (µV) 50 0 -25 -50 10 0 -10 -20 -75 -30 -100 -125 -40 -150 4.5 -50 4.5 4.6 4.7 4.8 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D005 AMC1305x25 Figure 7. Offset Error vs High-Side Supply Voltage Copyright © 2014, Texas Instruments Incorporated 4.6 4.7 4.8 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D006 AMC1305M05 Figure 8. Offset Error vs High-Side Supply Voltage Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 11 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Typical Characteristics (continued) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 150 50 125 40 100 30 75 20 25 EO (µV) EO (µV) 50 0 -25 -50 10 0 -10 -20 -75 -30 -100 -40 -125 -150 -40 -25 -10 5 20 35 50 65 Temperature (qC) 80 95 -50 -40 110 125 -25 -10 5 20 35 50 65 Temperature (qC) D007 AMC1305x25 80 95 110 125 D008 AMC1305M05 Figure 9. Offset Error vs Temperature Figure 10. Offset Error vs Temperature 150 0.3 1305x25 1305M05 125 100 0.2 75 0.1 EG (%FS) EO (µV) 50 25 0 -25 -50 0 -0.1 -75 -100 -0.2 -125 -150 5 10 15 -0.3 4.5 20 fCLKIN (MHz) 0.2 0.2 0.1 0.1 0 4.8 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D010 0 -0.1 -0.1 -0.2 -0.2 -0.3 -25 -10 5 20 35 50 65 Temperature (qC) 80 95 110 125 Figure 13. Gain Error vs Temperature 12 4.7 Figure 12. Gain Error vs High-Side Supply Voltage 0.3 EG (%FS) EG (%FS) Figure 11. Offset Error vs Clock Frequency 0.3 -0.3 -40 4.6 D009 Submit Documentation Feedback D011 5 10 15 fCLKIN (MHz) 20 D012 Figure 14. Gain Error vs Clock Frequency Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Typical Characteristics (continued) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 0 100 1305x25 1305M05 SNR and SINAD (dB) -20 PSRR (dB) -40 -60 -80 -100 0.01 0.1 1 Ripple Frequency (kHz) 10 85 80 75 70 60 4.5 100 4.7 4.8 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D014 Figure 16. SNR and SINAD vs High-Side Supply Voltage 100 100 SNR (x25) SINAD (x25) SNR (M05) SINAD (M05) 90 SNR (x25) SINAD (x25) SNR (M05) SINAD (M05) 95 SNR and SINAD (dB) 95 85 80 75 70 65 90 85 80 75 70 65 60 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 110 125 5 10 15 20 fCLKIN (MHz) D015 Figure 17. SNR and SINAD vs Temperature D016 Figure 18. SNR and SINAD vs Clock Frequency 100 100 SNR (x25) SINAD (x25) SNR (M05) SINAD (M05) 90 SNR SINAD 95 90 SNR and SINAD (dB) 95 SNR and SINAD (dB) 4.6 D013 Figure 15. Power-Supply Rejection Ratio vs Ripple Frequency SNR and SINAD (dB) 90 65 -120 0.001 60 -40 SNR (x25) SINAD (x25) SNR (M05) SINAD (M05) 95 85 80 75 70 85 80 75 70 65 60 65 60 0.1 55 50 1 10 fIN (kHz) 100 D017 0 50 100 150 200 250 300 VIN (mVpp) 350 400 450 500 D018 AMC1305x25 Figure 19. SNR and SINAD vs Input Signal Frequency Copyright © 2014, Texas Instruments Incorporated Figure 20. SNR and SINAD vs Input Signal Amplitude Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 13 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Typical Characteristics (continued) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 100 -60 SNR SINAD -65 90 -70 85 -75 80 -80 THD (dB) SNR and SINAD (dB) 95 75 70 -85 -90 65 -95 60 -100 55 -105 50 0 10 20 30 40 50 60 VIN (mVpp) 70 80 90 -110 4.5 100 4.6 4.7 4.8 D019 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D020 AMC1305M05 Figure 22. Total Harmonic Distortion vs High-Side Supply Voltage -60 -60 -65 -65 -70 -70 -75 -75 -80 -80 THD (dB) THD (dB) Figure 21. SNR and SINAD vs Input Signal Amplitude -85 -90 -90 -95 -95 -100 -100 -105 -105 -110 -40 -110 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 5 110 125 -65 -70 -70 -75 -75 -80 -80 THD (dB) -60 -90 20 D022 Figure 24. Total Harmonic Distortion vs Clock Frequency -65 -85 15 fCLKIN (MHz) -60 -85 -90 -95 -95 -100 -100 -105 -105 -110 0.1 10 D021 Figure 23. Total Harmonic Distortion vs Temperature THD (dB) -85 -110 1 10 fIN (kHz) 100 D023 0 50 100 150 200 250 300 VIN (mVpp) 350 400 450 500 D024 AMC1305x25 Figure 25. Total Harmonic Distortion vs Input Signal Frequency 14 Submit Documentation Feedback Figure 26. Total Harmonic Distortion vs Input Signal Amplitude Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Typical Characteristics (continued) -60 110 -65 105 -70 100 -75 95 SFDR (dB) THD (dB) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. -80 -85 -90 90 85 80 -95 75 -100 70 -105 65 60 4.5 -110 0 50 100 150 VIN (mVpp) 4.6 4.7 4.8 4.9 5 5.1 AVDD (V) D025 5.2 5.3 5.4 5.5 D026 AMC1305M05 Figure 28. Spurious-Free Dynamic Range vs High-Side Supply Voltage 110 110 105 105 100 100 95 95 SFDR (dB) SFDR (dB) Figure 27. Total Harmonic Distortion vs Input Signal Amplitude 90 85 80 90 85 80 75 75 70 70 65 65 60 -40 60 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 5 110 125 105 100 100 95 95 SFDR (dB) SFDR (dB) 110 105 85 80 20 D028 Figure 30. Spurious-Free Dynamic Range vs Clock Frequency 110 90 15 fCLKIN (MHz) Figure 29. Spurious-Free Dynamic Range vs Temperature 90 85 80 75 75 70 70 65 65 60 0.1 10 D027 60 1 10 fIN (kHz) 100 D029 0 50 100 150 200 250 300 VIN (mVpp) 350 400 450 500 D030 AMC1305x25 Figure 31. Spurious-Free Dynamic Range vs Input Signal Frequency Copyright © 2014, Texas Instruments Incorporated Figure 32. Spurious-Free Dynamic Range vs Input Signal Amplitude Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 15 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Typical Characteristics (continued) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 0 110 105 -20 100 -40 Magnitude (dB) SFDR (dB) 95 90 85 80 75 -60 -80 -100 70 -120 65 -140 60 0 50 100 0 150 VIN (mVpp) AMC1305M05 15 20 25 Frequency (kHz) 30 35 40 D032 Figure 34. Frequency Spectrum with 1-kHz Input Signal 0 0 -20 -20 -40 -40 Magnitude (dB) Magnitude (dB) 10 AMC1305x25, 4096-point FFT, VIN = 500 mVPP Figure 33. Spurious-Free Dynamic Range vs Input Signal Amplitude -60 -80 -60 -80 -100 -100 -120 -120 -140 -140 0 5 10 15 20 25 Frequency (kHz) 30 35 40 0 -20 9 -40 8 IAVDD (mA) 10 -60 -80 -120 4 -140 30 35 35 40 D034 6 5 15 20 25 Frequency (kHz) 30 7 -100 10 15 20 25 Frequency (kHz) Figure 36. Frequency Spectrum with 1-kHz Input Signal 0 5 10 AMC1305M05, 4096-point FFT, VIN = 500 mVPP Figure 35. Frequency Spectrum with 5-kHz Input Signal 0 5 D033 AMC1305x25, 4096-point FFT, VIN = 500 mVPP Magnitude (dB) 5 D031 40 D035 3 4.5 4.6 4.7 4.8 4.9 5 5.1 AVDD (V) 5.2 5.3 5.4 5.5 D036 AMC1305M05, 4096-point FFT, VIN = 500 mVPP Figure 37. Frequency Spectrum with 5-kHz Input Signal 16 Submit Documentation Feedback Figure 38. High-Side Supply Current vs High-Side Supply Voltage Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Typical Characteristics (continued) 10 10 9 9 8 8 IAVDD (mA) IAVDD (mA) At TA = 25°C, AVDD = 5.0 V, DVDD = 3.3 V, AINP = –250 mV to 250 mV, AINN = 0 V, fCLKIN = 20 MHz, and sinc3 filter with OSR = 256, unless otherwise noted. 7 6 6 5 5 4 4 3 -40 3 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 5 110 125 15 20 fCLKIN (MHz) Figure 39. High-Side Supply Current vs Temperature D038 Figure 40. High-Side Supply Current vs Clock Frequency 12 LVDS CMOS 11 LVDS CMOS 11 10 9 9 8 8 IDVDD (mA) 10 7 6 5 7 6 5 4 4 3 3 2 2 1 1 4.5 3 3.1 3.2 3.3 DVDD (V) 3.4 3.5 3.6 D039 Figure 41. Controller-Side Supply Current vs Controller-Side Supply Voltage (3.3 V, nom) 4.6 4.7 4.8 4.9 5 5.1 DVDD (V) 5.2 5.3 5.4 5.5 D040 Figure 42. Controller-Side Supply Current vs Controller-Side Supply Voltage (5 V, nom) 12 12 LVDS 5 V LVDS 3.3 V CMOS 5 V CMOS 3.3 V 11 10 9 10 9 8 7 6 5 8 7 6 5 4 4 3 3 2 2 1 -40 1 -25 -10 5 20 35 50 65 Temperature (°C) 80 95 110 125 D041 Figure 43. Controller-Side Supply Current vs Temperature Copyright © 2014, Texas Instruments Incorporated LVDS 5V LVDS 3.3V CMOS 5 V CMOS 3.3 V 11 IDVDD (mA) IDVDD (mA) 10 D037 12 IDVDD (mA) 7 5 10 15 Clock Frequency (MHz) 20 D042 Figure 44. Controller-Side Supply Current vs Clock Frequency Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 17 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 9 Detailed Description 9.1 Overview The differential analog input (AINP and AINN) of the AMC1305 is a fully-differential amplifier feeding the switched-capacitor input of a second-order delta-sigma (ΔΣ) modulator stage that digitizes the input signal into a 1-bit output stream. The isolated data output (DOUT) of the converter provides a stream of digital ones and zeros synchronous to the eternally-provided clock source at the CLKIN pin with a frequency in the range of 5 MHz to 20.1 MHz. The time average of this serial bit-stream output is proportional to the analog input voltage. The Functional Block Diagram section shows a detailed block diagram of the AMC1305. The analog input range is tailored to directly accommodate a voltage drop across a shunt resistor used for current sensing. The SiO2based capacitive isolation barrier supports a high level of magnetic field immunity as described in the application report ISO72x Digital Isolator Magnetic-Field Immunity (SLLA181A), available for download at www.ti.com. The external clock input simplifies the synchronization of multiple current-sense channels on the system level. The extended frequency range of up to 20 MHz supports higher performance levels compared to other solutions available on the market. 9.2 Functional Block Diagram DVDD AVDD TX AINN 1.25-V Reference Receiver BUF BUF Isolation Barrier û-Modulator + DOUT DOUT_N (AMC1305L25 only) Interface TX - Receiver BUF AINP TX CLKIN CLKIN_N (AMC1305L25 only) TX AMC1305 AGND DGND 9.3 Feature Description 9.3.1 Analog Input The AMC1305 incorporates front-end circuitry that contains a differential amplifier and sampling stage, followed by a ΔΣ modulator. The gain of the differential amplifier is set by internal precision resistors to a factor of 4 for devices with a specified input voltage range of ±250 mV (for the AMC1305x25), or to a factor of 20 for devices with a ±50-mV input voltage range (for the AMC1305M05), resulting in a differential input impedance of 5 kΩ (for the AMC1305M05) or 25 kΩ (for the AMC1305x25). Consider the input impedance of the AMC1305 in designs with high-impedance signal sources that can cause degradation of gain and offset specifications. The importance of this effect, however, depends on the desired system performance. Additionally, the input bias current caused by the internal common-mode voltage at the output of the differential amplifier causes an offset that depends on the actual amplitude of the input signal. See the Isolated Voltage Sensing section for more details on reducing these effects. There are two restrictions on the analog input signals (AINP and AINN). First, if the input voltage exceeds the range of AGND – 6 V to AVDD + 0.5 V, the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) protection diodes turn on. In addition, the linearity and noise performance of the device are ensured only when the differential analog input voltage remains within the specified linear full-scale range (FSR), that is ±250 mV (for the AMC1305x25) or ±50 mV (for the AMC1305M05), and within the specified input common-mode range. 18 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Feature Description (continued) 9.3.2 Modulator The modulator implemented in the AMC1305 is a second-order, switched-capacitor, feed-forward ΔΣ modulator, such as the one conceptualized in Figure 45. The analog input voltage VIN and the output X5 of the 1-bit digitalto-analog converter (DAC) are differentiated, providing an analog voltage V1 at the input of the first integrator stage. The output of the first integrator feeds the input of the second integrator stage, resulting in output voltage V3 that is differentiated with the input signal VIN and the output of the first integrator X2. Depending on the polarity of the resulting voltage V4, the output of the comparator is changed. In this case, the 1-bit DAC responds on the next clock pulse by changing its analog output voltage V5, causing the integrators to progress in the opposite direction while forcing the value of the integrator output to track the average value of the input. fCLKIN V1 VIN V2 V3 Integrator 1 V4 Integrator 2 CMP 0V V5 DAC Figure 45. Block Diagram of a Second-Order Modulator The modulator shifts the quantization noise to high frequencies, as shown in Figure 46. Therefore, use a lowpass digital filter at the output of the device to increase overall performance. This filter is also used to convert from the 1-bit data stream at a high sampling rate into a higher-bit data word at a lower rate (decimation). TI's microcontroller family TMS320F2837x offers a suitable programmable, hardwired filter structure termed a sigmadelta filter module (SDFM) optimized for usage with the AMC1305 family. Also, SD24_B converters on the MSP430F677x microcontrollers offer a path to directly access the integrated sinc-filters, thus offering a systemlevel solution for multichannel isolated current sensing. An additional option is to use a suitable applicationspecific device (such as the AMC1210, a four-channel digital sinc-filter). Alternatively, a field-programmable gate array (FPGA) can be used to implement the filter. 0 Magnitude (dB) -20 -40 -60 -80 -100 -120 -140 10 100 1k 10k 100k 1M 10M Frequency (Hz) Figure 46. Quantization Noise Shaping Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 19 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Feature Description (continued) 9.3.3 Digital Output A differential input signal of 0 V ideally produces a stream of ones and zeros that are high 50% of the time. A differential input of 250 mV (for the AMC1305x25) or 50 mV (for the AMC1305M05) produces a stream of ones and zeros that are high 90% of the time. A differential input of –250 mV (–50 mV for the AMC1305M05) produces a stream of ones and zeros that are high 10% of the time. These input voltages are also the specified linear ranges of the different AMC1305 versions with performance as specified in this document. If the input voltage value exceeds these ranges, the output of the modulator shows non-linear behavior while the quantization noise increases. The output of the modulator would clip with a stream of only zeros with an input less than or equal to –312.5 mV (–62.5 mV for the AMC1305M05) or with a stream of only ones with an input greater than or equal to 312.5 mV (62.5 mV for the AMC1305M05). In this case, however, the AMC1305 generates a single 1 (if the input is at negative full-scale) or 0 every 128 clock cycles to indicate proper device function (see the Fail-Safe Output section for more details). The input voltage versus the output modulator signal is shown in Figure 47. The density of ones in the output bit-stream for any input voltage value (with the exception of a full-scale input signal as described in Output Behavior in Case of Full-Scale Input ) can be calculated using Equation 1: V IN V Clipping 2 * V Clipping (1) The AMC1305 system clock is typically 20 MHz and is provided externally at the CLKIN pin. Data are synchronously provided at 20 MHz at the DOUT pin. Data change at the CLKIN falling edge. For more details, see the Switching Characteristics table. Modulator Output +FS (Analog Input) -FS (Analog Input) Analog Input Figure 47. Analog Input versus AMC1305 Modulator Output 20 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 9.4 Device Functional Modes 9.4.1 Fail-Safe Output In the case of a missing high-side supply voltage (AVDD), the output of a ΔΣ modulator is not defined and could cause a system malfunction. In systems with high safety requirements, this behavior is not acceptable. Therefore, the AMC1305 implements a fail-safe output function that ensures the device maintains its output level in case of a missing AVDD, as shown in Figure 48. CLKIN AVDD AVDD GOOD AVDD FAIL DOUT Case 1: DOUT = Z1[ÁZvs(]o DOUT Case 2: DOUT = Z0[ÁZvs(]o Figure 48. Fail-Safe Output of the AMC1305 9.4.2 Output Behavior in Case of Full-Scale Input If a full-scale input signal is applied to the AMC1305 (that is, VIN ≥ VClipping), the device generates a single one or zero every 128 bits at DOUT, depending on the actual polarity of the signal being sensed, as shown in Figure 49. In this way, differentiating between a missing AVDD and a full-scale input signal is possible on the system level. CLKIN ... DOUT DOUT ... VIN 312.5 mV (AMC1305M05: 61.5 mV) ... ... ... ... VIN 312.5 mV (AMC1305M05: 61.5 mV) 127 CLKIN cycles 127 CLKIN cycles Figure 49. Overrange Output of the AMC1305 Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 21 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 10 Application and Implementation NOTE Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality. 10.1 Application Information 10.1.1 Digital Filter Usage The modulator generates a bit stream that is processed by a digital filter to obtain a digital word similar to a conversion result of a conventional analog-to-digital converter (ADC). A very simple filter, built with minimal effort and hardware, is a sinc3-type filter, as shown in Equation 2: § 1 z OSR · ¸ H ( z ) ¨¨ 1 ¸ © 1 z ¹ 3 (2) This filter provides the best output performance at the lowest hardware size (count of digital gates) for a secondorder modulator. All the characterization in this document is also done with a sinc3 filter with an over-sampling ratio (OSR) of 256 and an output word width of 16 bits. The effective number of bits (ENOB) is often used to compare the performance of ADCs and ΔΣ modulators. Figure 50 illustrates the ENOB of the AMC1305 with different oversampling ratios. In this document, this number is calculated from the SNR by using Equation 3: SNR 1.76dB 6.02dB * ENOB (3) 16 14 ENOB (bits) 12 10 8 6 4 sinc1 sinc2 sinc3 2 0 1 10 100 OSR 1000 D053 Figure 50. Measured Effective Number of Bits versus Oversampling Ratio An example code for an implementation of a sinc3 filter in an FPGA, see the application note Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications (SBAA094), available for download at www.ti.com. 22 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 10.2 Typical Applications 10.2.1 Frequency Inverter Application Because to their high ac and dc performance, isolated ΔΣ modulators are being widely used in new generation frequency inverter designs. Frequency inverters are critical parts of industrial motor drives, photovoltaic inverters (string and central inverters), uninterruptible power supplies (UPS), electrical and hybrid electrical vehicles, and other industrial applications. The input structure of the AMC1305 is optimized for use with low-impedance shunt resistors and is therefore tailored for isolated current sensing using shunts. DC link Gate Driver Gate Driver Gate Driver RSHUNT RSHUNT RSHUNT Gate Driver Gate Driver Gate Driver AMC1305 5.0 V AMC1305 5.0 V AMC1305 5.0 V AMC1305 3.3 V 5.0 V 3.3 V TMS320F2837x AVDD DVDD AINP DOUT SD-D1 AINN CLKIN SD-C1 AGND DGND 3.3 V AVDD DVDD AINP DOUT SD-D2 AINN CLKIN SD-C3 AGND DGND 3.3 V AVDD DVDD AVDD DVDD AINP DOUT AINP DOUT SD-D4 AINN CLKIN AINN CLKIN SD-C4 AGND DGND AGND DGND SD-D5 SD-C5 Figure 51. The AMC1305 in a Frequency Inverter Application 10.2.1.1 Design Requirements A typical operation of the device in a frequency inverter application is shown in Figure 51. When the inverter stage is part of a motor drive system, measurement of the motor phase current is done via the shunt resistors (RSHUNT). Depending on the system design, either all three or only two phase currents are sensed. In this example, an additional fourth AMC1305 is used to support isolated voltage sensing of the dc link. This high voltage is reduced using a high-impedance resistive divider before being sensed by the device across a smaller resistor. The value of this resistor can degrade the performance of the measurement, as described in the Isolated Voltage Sensing section. 10.2.1.2 Detailed Design Procedure The usually recommended RC filter in front of a ΔΣ modulator to improve signal-to-noise performance of the signal path, is not required for the AMC1305. By design, the input bandwidth of the analog front-end of the device is limited to 1 MHz. For modulator output bit-stream filtering, a device from TI's TMS320F2837x family of dual-core MCUs is recommended. This family supports up to eight channels of dedicated hardwired filter structures that significantly simplify system level design by offering two filtering paths per channel: one providing high accuracy results for the control loop and one fast response path for overcurrent detection. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 23 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Typical Applications (continued) 10.2.1.3 Application Curve In motor control applications, a very fast response time for overcurrent detection is required. The time for fully settling the filter in case of a step-signal at the input of the modulator depends on its order; that is, a sinc3 filter requires three data updates for full settling (with fDATA = fCLK / OSR). Therefore, for overcurrent protection, filter types other than sinc3 can be a better choice; an alternative is the sinc2 filter. Figure 52 compares the settling times of different filter orders. 16 14 ENOB (bits) 12 10 8 6 4 sinc1 sinc2 sinc3 2 0 0 2 4 6 8 10 12 settling time (µs) 14 16 18 20 D054 Figure 52. Measured Effective Number of Bits versus Settling Time The delay time of the sinc filter with a continuous signal is half of its settling time. 24 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Typical Applications (continued) 10.2.2 Isolated Voltage Sensing The AMC1305 is optimized for usage in current-sensing applications using low-impedance shunts. However, the device can also be used in isolated voltage-sensing applications if the impact of the (usually higher) impedance of the resistor used in this case is considered. High voltage potential 5V R1 AMC1305 AVDD R2 AINP R4 IIB RID R3 R5 û-Modulator + AINN R3' R4' R5' AGND VCM = 2 V GND Figure 53. Using AMC1305 for Isolated Voltage Sensing 10.2.2.1 Design Requirements Figure 53 shows a simplified circuit typically used in high-voltage sensing applications. The high impedance resistors (R1 and R2) are used as voltage dividers and dominate the current value definition. The resistance of the sensing resistor R3 is chosen to meet the input voltage range of the AMC1305. This resistor and the differential input impedance of the device (the AMC1305x25 is 25 kΩ, the AMC1305M05 is 5 kΩ) also create a voltage divider that results in an additional gain error. With the assumption of R1, R2, and RIN having a considerably higher value than R3, the resulting total gain error can be estimated using Equation 4, with EG being the gain error of the AMC1305. R E Gtot EG 3 R IN (4) This gain error can be easily minimized during the initial system level gain calibration procedure. 10.2.2.2 Detailed Design Procedure As indicated in Figure 53, the output of the integrated differential amplifier is internally biased to a common-mode voltage of 2 V. This voltage results in a bias current IIB through the resistive network R4 and R5 (or R4' and R5') used for setting the gain of the amplifier. The value range of this current is specified in the Electrical Characteristics table. This bias current generates additional offset error that depends on the value of the resistor R3. Because the value of this bias current depends on the actual common-mode amplitude of the input signal (as shown in Figure 54), the initial system offset calibration does not minimize its effect. Therefore, in systems with high accuracy requirements TI recommends using a series resistor at the negative input (AINN) of the AMC1305 with a value equal to the shunt resistor R3 (that is R3' = R3 in Figure 53) to eliminate the effect of the bias current. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 25 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com Typical Applications (continued) This additional series resistor (R3') influences the gain error of the circuit. The effect can be calculated using Equation 5 with R5 = R5' = 50 kΩ and R4 = R4' = 2.5 kΩ (for the AMC1305M05) or 12.5 kΩ (for the AMC1305x25). R4 · § EG (%) ¨1 ¸ * 100 % R 4' R 3' ¹ © (5) 10.2.2.3 Application Curve Figure 54 shows the dependency of the input bias current on the common-mode voltage at the input of the AMC1305. 60 40 IIB (PA) 20 0 -20 -40 -60 -80 -0.5 1305x25 1305M05 0 0.5 1 1.5 VCM (V) 2 2.5 3 D001 Figure 54. Input Current vs. Input Common-Mode Voltage 26 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 11 Power-Supply Recommendations In a typical frequency inverter application, the high-side power supply (AVDD) for the device is derived from the floating power supply of the upper gate driver. For lowest cost, a Zener diode can be used to limit the voltage to 5 V ±10%. Alternatively a low-cost low-drop regulator (LDO), for example the LM317-N, can be used to minimize noise on the power supply. A low-ESR decoupling capacitor of 0.1 µF is recommended for filtering this powersupply path. Place this capacitor (C2 in Figure 55) as close as possible to the AVDD pin of the AMC1305 for best performance. If better filtering is required, an additional 10-µF capacitor can be used. The floating ground reference (AGND) is derived from the end of the shunt resistor, which is connected to the negative input (AINN) of the device. If a four-pin shunt is used, the device inputs are connected to the inner leads, while AGND is connected to one of the outer leads of the shunt. For decoupling of the digital power supply on controller side, TI recommends using a 0.1-µF capacitor assembled as close to the DVDD pin of the AMC1305 as possible, followed by an additional capacitor in the range of 1 µF to 10 µF. HV+ Floating Power Supply 20 V R1 800 Gate Driver Z1 1N751A C1 10F AMC1305 5.1 V AVDD DVDD 3.3 V, or 5.0 V C4 0.1F C2 0.1F C5 2.2F AGND DGND AINP DOUT SD-Dx AINN CLKIN SD-Cx RSHUNT to load Gate Driver TMS320F2837x HV- Figure 55. Zener-Diode-Based High-Side Power Supply Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 27 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 12 Layout 12.1 Layout Guidelines A layout recommendation showing the critical placement of the decoupling capacitors (as close as possible to the AMC1305) and placement of the other components required by the device is shown in Figure 56. For the AMC1305L25 version, place the 100-Ω termination resistor as close as possible to the CLKIN, CLKIN_N inputs of the device to achieve highest signal integrity. If not integrated, an additional termination resistor is required as close as possible to the LVDS data inputs of the MCU or filter device; see Figure 57. 12.2 Layout Examples Top View Clearance area to be kept free of any conductive materials NC 1 16 DGND 0.1 µF AINP NC AINN DVDD AGND CLKIN From shunt resistor SMD 0603 AMC1305Mxx LEGEND NC NC NC DOUT AVDD NC AGND DGND to/from MCU (filter) TOP layer: copper pour & traces 0.1 µF high-side area controller-side area SMD 0603 via to ground plane via to supply plane Figure 56. Recommended Layout of the AMC1305Mx 28 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Layout Examples (continued) Top View Clearance area to be kept free of any conductive materials NC 1 16 DGND 0.1 µF AINP NC AINN DVDD AGND CLKIN From shunt resistor AMC1305L25 NC CLKIN_N SMD 0603 100 : SMD 0603 to/from MCU (filter) LEGEND NC DOUT AVDD DOUT_N AGND DGND TOP layer: copper pour & traces 0.1 µF 100 : SMD 0603 high-side area controller-side area SMD 0603 via to ground plane via to supply plane Figure 57. Recommended Layout of the AMC1305L25 Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 29 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 13 Device and Documentation Support 13.1 Device Support 13.1.1 Device Nomenclature 13.1.1.1 Isolation Glossary Creepage Distance: The shortest path between two conductive input to output leads measured along the surface of the insulation. The shortest distance path is found around the end of the package body. Clearance: The shortest distance between two conductive input to output leads measured through air (line of sight). Input-to-Output Barrier Capacitance: The total capacitance between all input pins connected together, and all output pins connected together. Input-to-Output Barrier Resistance: The total resistance between all input pins connected together, and all output pins connected together. Primary Circuit: An internal circuit directly connected to an external supply mains or other equivalent source that supplies the primary circuit electric power. Secondary Circuit: A circuit with no direct connection to primary power that derives its power from a separate isolated source. Comparative Tracking Index (CTI): CTI is an index used for electrical insulating materials. It is defined as the numerical value of the voltage that causes failure by tracking during standard testing. Tracking is the process that produces a partially conducting path of localized deterioration on or through the surface of an insulating material as a result of the action of electric discharges on or close to an insulation surface. The higher CTI value of the insulating material, the smaller the minimum creepage distance. Generally, insulation breakdown occurs either through the material, over its surface, or both. Surface failure may arise from flashover or from the progressive degradation of the insulation surface by small localized sparks. Such sparks are the result of the breaking of a surface film of conducting contaminant on the insulation. The resulting break in the leakage current produces an overvoltage at the site of the discontinuity, and an electric spark is generated. These sparks often cause carbonization on insulation material and lead to a carbon track between points of different potential. This process is known as tracking. 30 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 AMC1305L25, AMC1305M05, AMC1305M25 www.ti.com SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 Device Support (continued) 13.1.1.1.1 Insulation: Operational insulation—Insulation needed for the correct operation of the equipment. Basic insulation—Insulation to provide basic protection against electric shock. Supplementary insulation—Independent insulation applied in addition to basic insulation in order to ensure protection against electric shock in the event of a failure of the basic insulation. Double insulation—Insulation comprising both basic and supplementary insulation. Reinforced insulation—A single insulation system that provides a degree of protection against electric shock equivalent to double insulation. 13.1.1.1.2 Pollution Degree: Pollution Degree 1—No pollution, or only dry, nonconductive pollution occurs. The pollution has no influence on device performance. Pollution Degree 2—Normally, only nonconductive pollution occurs. However, a temporary conductivity caused by condensation is to be expected. Pollution Degree 3—Conductive pollution, or dry nonconductive pollution that becomes conductive because of condensation, occurs. Condensation is to be expected. Pollution Degree 4—Continuous conductivity occurs as a result of conductive dust, rain, or other wet conditions. 13.2 Documentation Support 13.2.1 Related Documentation • Application Report ISO72x Digital Isolator Magnetic-Field Immunity, SLLA181A • Application Note Combining ADS1202 with FPGA Digital Filter for Current Measurement in Motor Control Applications, SBAA094 • LM317-N Data Sheet, SNVS774 • TMS320F2837x Data Sheet, SPRS880 • MSP430F677x Data Sheet, SLAS768 • AMC1210 Data Sheet, SBAS372 13.2.2 Related Links The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy. Table 1. Related Links PARTS PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS TOOLS & SOFTWARE SUPPORT & COMMUNITY AMC1305L25 Click here Click here Click here Click here Click here AMC1305M05 Click here Click here Click here Click here Click here AMC1305M25 Click here Click here Click here Click here Click here 13.3 Trademarks All trademarks are the property of their respective owners. 13.4 Electrostatic Discharge Caution This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. Copyright © 2014, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 31 AMC1305L25, AMC1305M05, AMC1305M25 SBAS654C – JUNE 2014 – REVISED DECEMBER 2014 www.ti.com 13.5 Glossary SLYZ022 — TI Glossary. This glossary lists and explains terms, acronyms, and definitions. 14 Mechanical, Packaging, and Orderable Information The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation. 32 Submit Documentation Feedback Copyright © 2014, Texas Instruments Incorporated Product Folder Links: AMC1305L25 AMC1305M05 AMC1305M25 PACKAGE OPTION ADDENDUM www.ti.com 17-Dec-2014 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan Lead/Ball Finish MSL Peak Temp (2) (6) (3) Op Temp (°C) Device Marking (4/5) AMC1305L25DW ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305L25 AMC1305L25DWR ACTIVE SOIC DW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305L25 AMC1305M05DW ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305M05 AMC1305M05DWR ACTIVE SOIC DW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305M05 AMC1305M25DW ACTIVE SOIC DW 16 40 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305M25 AMC1305M25DWR ACTIVE SOIC DW 16 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level-3-260C-168 HR -40 to 125 AMC1305M25 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1 Samples PACKAGE OPTION ADDENDUM www.ti.com 17-Dec-2014 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 9-Jul-2015 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Package Pins Type Drawing SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) B0 (mm) K0 (mm) P1 (mm) W Pin1 (mm) Quadrant AMC1305L25DWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 AMC1305M05DWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 AMC1305M25DWR SOIC DW 16 2000 330.0 16.4 10.75 10.7 2.7 12.0 16.0 Q1 Pack Materials-Page 1 PACKAGE MATERIALS INFORMATION www.ti.com 9-Jul-2015 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) AMC1305L25DWR SOIC DW 16 2000 367.0 367.0 38.0 AMC1305M05DWR SOIC DW 16 2000 367.0 367.0 38.0 AMC1305M25DWR SOIC DW 16 2000 367.0 367.0 38.0 Pack Materials-Page 2 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated