Freescale MC9S08QB8 8-bit hcs08 central processor unit Datasheet

Freescale Semiconductor
Data Sheet: Technical Data
Document Number: MC9S08QB8
Rev. 3, 3/2009
An Energy Efficient Solution by Freescale
MC9S08QB8
MC9S08QB8 Series
28 SOIC
Case 751F
Covers: MC9S08QB8 and
MC9S08QB4
Features
• 8-Bit HCS08 Central Processor Unit (CPU)
– Up to 20 MHz CPU at 3.6 V to 1.8 V across temperature
range of –40 °C to 85 °C
– HC08 instruction set with added BGND instruction
– Support for up to 32 interrupt/reset sources
• On-Chip Memory
– Up to 8 KB flash memory read/program/erase over full
operating voltage and temperature
– Up to 512 bytes random-access memory (RAM)
– Security circuitry to prevent unauthorized access to
RAM and flash contents
• Power-Saving Modes
– Two very low power stop modes
– Peripheral clock enable register can disable clocks to
unused modules, thereby reducing currents
– Low power run
– Low power wait
– 6 μs typical wakeup time from stop3 mode
– Typical stop current of 250 nA at 3 V, 25 °C
• Clock Source Options
– Oscillator (XOSC) — Very low-power, loop-control
Pierce oscillator; crystal or ceramic resonator range of
31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
– Internal Clock Source (ICS) — Internal clock source
module containing a frequency-locked-loop (FLL)
controlled by internal reference; precision trimming of
internal reference allows 0.2% resolution and 2%
deviation over temperature and voltage; supports bus
frequencies from 1 MHz to 10 MHz
• System Protection
– Watchdog computer operating properly (COP) reset
with option to run from dedicated 1 kHz internal clock
source or bus clock
– Low-voltage detection with reset or interrupt; selectable
trip points
– Illegal opcode detection with reset
– Illegal address detection with reset
– Flash block protection
TBD
24 QFN
Case 1982-01
• Development Support
– Single-wire background debug interface
– Breakpoint capability to allow single breakpoint setting
during in-circuit debugging
• Peripherals
– ADC — 8-channel, 12-bit resolution; 2.5 μs conversion
time; automatic compare function; 1.7 mV/°C
temperature sensor; internal bandgap reference channel;
operation in stop3; fully functional from 3.6 V to 1.8 V.
– ACMP — Analog comparator with selectable interrupt
on rising, falling, or either edge of comparator output;
compare option to fixed internal bandgap reference
voltage; output can be tied internally to TPM input
capture; operation in stop3
– TPM — One 1-channel timer/pulse-width modulator
(TPM) module; selectable input capture, output
compare, or buffered edge- or center-aligned PWM on
each channel; ACMP output can be tied internally to
input capture
– MTIM — 8-bit modulo timer module with optional
prescaler
– RTC — (Real-time counter) 8-bit modulo counter with
binary or decimal based prescaler; external clock source
for precise time base, time-of-day, calendar or task
scheduling functions; free running on-chip low power
oscillator (1 kHz) for cyclic wakeup without external
components; runs in all MCU modes
– SCI — Full duplex non-return to zero (NRZ); LIN
master extended break generation; LIN slave extended
break detection; wakeup on active edge
– KBI — 8-pin keyboard interrupt with selectable edge
and level detection modes
• Input/Output
– 22 GPIOs and one input-only and one output-only pin.
– Hysteresis and configurable pullup device on all input
pins; configurable slew rate and drive strength on all
output pins except PTA5.
• Package Options
– 28-pin SOIC, 24-pin QFN, 16-pin TSSOP
This document contains information on a product under development. Freescale reserves the
right to change or discontinue this product without notice.
© Freescale Semiconductor, Inc., 2008-2009. All rights reserved.
16-Pin TSSOP
Case 948F
Table of Contents
1
2
3
MCU Block Diagram. . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pin Assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . 7
3.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2 Parameter Classification . . . . . . . . . . . . . . . . . . . 7
3.3 Absolute Maximum Ratings. . . . . . . . . . . . . . . . . 7
3.4 Thermal Characteristics. . . . . . . . . . . . . . . . . . . . 8
3.5 ESD Protection and Latch-Up Immunity . . . . . . . 9
3.6 DC Characteristics. . . . . . . . . . . . . . . . . . . . . . . 10
3.7 Supply Current Characteristics . . . . . . . . . . . . . 13
3.8 External Oscillator (XOSC) Characteristics . . . . 15
3.9 Internal Clock Source (ICS) Characteristics . . . 16
3.10 AC Characteristics. . . . . . . . . . . . . . . . . . . . . . . 18
3.10.1Control Timing . . . . . . . . . . . . . . . . . . . . . 18
3.10.2TPM Module Timing . . . . . . . . . . . . . . . . 19
4
5
3.11 Analog Comparator (ACMP) Electricals . . . . . . .20
3.12 ADC Characteristics . . . . . . . . . . . . . . . . . . . . . .20
3.13 Flash Specifications . . . . . . . . . . . . . . . . . . . . . .23
3.14 EMC Performance . . . . . . . . . . . . . . . . . . . . . . .24
Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . .25
Package Information . . . . . . . . . . . . . . . . . . . . . . . . . .25
5.1 Mechanical Drawings . . . . . . . . . . . . . . . . . . . . .25
Revision History
To provide the most up-to-date information, the revision of our documents on the World Wide Web will
be the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
http://freescale.com/
The following revision history table summarizes changes contained in this document.
Rev
Date
Description of Changes
1
10/22/2008
Initial public released.
2
12/17/2008
Completed all the TBDs in Table 8.
3
3/6/2009
Corrected the 24-pin QFN package information.
Changed VDDAD and VSSAD to VDDA and VSSA separatedly.
In Table 7, updated the |IIn|, |IOZ| and added |IOZTOT|.
In Table 11, updated the DCO output frequency range-trimmed, and updated some of the
symbols.
Related Documentation
Find the most current versions of all documents at: http://www.freescale.com
Reference Manual
(MC9S08QB8RM)
Contains extensive product information including modes of operation, memory,
resets and interrupts, register definition, port pins, CPU, and all module
information.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
2
Freescale Semiconductor
MCU Block Diagram
1
MCU Block Diagram
The block diagram shows the structure of the MC9S08QB8 MCU.
PORT A
HCS08 CORE
BDC
HCS08 SYSTEM CONTROL
RESETS AND INTERRUPTS
MODES OF OPERATION
POWER MANAGEMENT
COP
IRQ
VREFL/VSSA
VREFH/VDDA
ANALOG COMPARATOR
(ACMP)
12-BIT
ANALOG-TO-DIGITAL
CONVERTER (ADC)
LVD
8-BIT MODULO TIMER
MODULE (MTIM)
USER FLASH
(MC9S08QB8 = 8192 BYTES)
(MC9S08QB4 = 4096 BYTES)
REAL-TIME COUNTER
(RTC)
PTB7/EXTAL
PTB6/XTAL
PTB5/TPMCH0
PORT B
CPU
PTB4
PTB3/KBIP7/ADP7
PTB2/KBIP6/ADP6
PTB1/KBIP5/TxD/ADP5
16-BIT TIMER/PWM
MODULE (TPM)
USER RAM
(MC9S08QB8 = 512 BYTES)
(MC9S08QB4 = 256 BYTES)
PTA7
PTA6
PTA5/IRQ/TCLK/RESET
PTA4/ACMPO/BKGD/MS
PTA3/KBIP3/ADP3
PTA2/KBIP2/ADP2
PTA1/KBIP1/ADP1/ACMP–
PTA0/KBIP0/TPMCH0/ADP0/ACMP+
PTB0/KBIP4/RxD/ADP4
PTC7
SERIAL COMMUNICATIONS
INTERFACE MODULE (SCI)
PTC6
20 MHz INTERNAL CLOCK
SOURCE (ICS)
PORT C
PTC5
KEYBOARD INTERRUPT
(KBI)
PTC4
PTC3
PTC2
LOW-POWER OSCILLATOR
31.25 kHz to 38.4 kHz
1 MHz to 16 MHz
(XOSC)
PTC1
PTC0
VSS
VDD
VOLTAGE REGULATOR
pins not available on 24-pin or 16-pin packages
pins not available on 16-pin package
1
VDDA/VREFH and VSSA/VREFL are double bonded to VDD and VSS respectively in16-pin package.
Figure 1. MC9S08QB8 Series Block Diagram
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
3
Pin Assignments
2
Pin Assignments
This chapter shows the pin assignments for the MC9S08QB8 series devices.
Table 1. Pin Availability by Package Pin-Count
Pin Number
<-- Lowest
28
24
16
Port Pin
1
—
—
PTC5
2
—
—
PTC4
Alt 1
Priority
--> Highest
Alt 2
Alt 3
Alt 4
3
23
1
PTA5
IRQ
TCLK
RESET
4
24
2
PTA4
ACMPO
BKGD
MS
5
1
3
VDD
6
2
—
VDDA/VREFH
7
3
—
VSSA/VREFL
8
4
4
VSS
9
5
5
PTB7
10
6
6
PTB6
11
7
7
PTB5
12
8
8
PTB4
13
—
—
PTC3
14
—
—
PTC2
EXTAL
XTAL
TPMCH0
1
15
9
—
PTC1
16
10
—
PTC0
17
11
9
PTB3
KBIP7
ADP7
18
12
10
PTB2
KBIP6
ADP6
19
13
11
PTB1
KBIP5
TxD
ADP5
20
14
12
PTB0
KBIP4
RxD
ADP4
21
15
—
PTA7
22
16
—
PTA6
23
17
13
PTA3
KBIP3
ADP3
24
18
14
PTA2
KBIP2
ADP2
25
19
15
PTA1
KBIP1
ADP12
ACMP–2
26
20
16
PTA0
KBIP0
ADP02
ACMP+2
27
21
—
PTC7
28
22
—
PTC6
TPMCH0
1
TPMCH0 pin can be repositioned using at PTB5 TPMCH0PS in SOPT2, default
reset location is PTA0.
2
If ADC and ACMP are enabled, both modules will have access to the pin.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
4
Freescale Semiconductor
Pin Assignments
PTC5
1
28
PTC6
PTC4
2
27
PTC7
PTA5/IRQ/TCLK/RESET
3
26
PTA0/KBIP0/TPMCH0/ADP0/ACMP+
PTA4/ACMPO/BKGD/MS
4
25
PTA1/KBIP1/ADP1/ACMP–
VDD
5
24
PTA2/KBIP2/ADP2
VDDA/VREFH
6
23
PTA3/KBIP3/ADP3
VSSA/VREFL
7
22
PTA6
VSS
8
21
PTA7
PTB7/EXTAL
9
20
PTB0/KBIP4/RxD/ADP4
PTB6/XTAL
10
19
PTB1/KBIP5/TxD/ADP5
PTB5/TPMCH0
11
18
PTB2/KBIP6/ADP6
PTB4
12
17
PTB3/KBIP7/ADP7
PTC3
13
16
PTC0
PTC2
14
15
PTC1
Pins shown in bold type are lost in the next lower pin count package.
Figure 2. MC9S08QB8 Series in 28-Pin SOIC Package
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
5
PTA4/ACMPO/BKGD/MS
PTA5/IRQ/TCLK/RESET
PTC6
PTC7
PTA0/KBIP0/TPMCH0/ADP0/ACMP+
PTA1/KBIP1/ADP1/ACMP–
Pin Assignments
24
23
22
21
20
19
VDD 1
18 PTA2/KBIP2/ADP2
VDDA/VREFH 2
17 PTA3/KBIP3/ADP3
VSSA/VREFL 3
16 PTA6
VSS 4
15 PTA7
14 PTB0/KBIP4/RxD/ADP4
PTB7/EXTAL 5
13 PTB1/KBIP5/TxD/ADP5
7
8
9
10
11
12
PTB5/TPMCH0
PTB4
PTC1
PTC0
PTB3/KBIP7/ADP7
PTB2/KBIP6/ADP6
PTB6/XTAL 6
Pins shown in bold type are lost in the next lower pin count package.
Figure 3. MC9S08QB8 Series in 24-Pin QFN Packages
PTA5/IRQ/TCLK/RESET
1
16
PTA0/KBIP0/TPMCH0/ADP0/ACMP+
PTA4/ACMPO/BKGD/MS
2
15
PTA1/KBIP1/ADP1/ACMP–
VDD
3
14
PTA2/KBIP2/ADP2
VSS
4
13
PTA3/KBIP3/ADP3
PTB7/EXTAL
5
12
PTB0/KBIP4/RxD/ADP4
PTB6/XTAL
6
11
PTB1/KBIP5/TxD/ADP5
PTB5/TPMCH0
7
10
PTB2/KBIP6/ADP6
PTB4
8
9
PTB3/KBIP7/ADP7
Figure 4. MC9S08QB8 Series in 16-Pin TSSOP Package
MC9S08QB8 Series MCU Data Sheet, Rev. 3
6
Freescale Semiconductor
Electrical Characteristics
3
Electrical Characteristics
3.1
Introduction
This chapter contains electrical and timing specifications for the MC9S08QB8 series of microcontrollers
available at the time of publication.
3.2
Parameter Classification
The electrical parameters shown in this supplement are guaranteed by various methods. To give the
customer a better understanding the following classification is used and the parameters are tagged
accordingly in the tables where appropriate:
Table 2. Parameter Classifications
P
Those parameters are guaranteed during production testing on each individual device.
C
Those parameters are achieved by the design characterization by measuring a statistically relevant
sample size across process variations.
T
Those parameters are achieved by design characterization on a small sample size from typical devices
under typical conditions unless otherwise noted. All values shown in the typical column are within this
category.
D
Those parameters are derived mainly from simulations.
NOTE
The classification is shown in the column labeled “C” in the parameter
tables where appropriate.
3.3
Absolute Maximum Ratings
Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not
guaranteed. Stress beyond the limits specified in Table 3 may affect device reliability or cause permanent
damage to the device. For functional operating conditions, refer to the remaining tables in this section.
This device contains circuitry protecting against damage due to high static voltage or electrical fields;
however, it is advised that normal precautions be taken to avoid application of any voltages higher than
maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused
inputs are tied to an appropriate logic voltage level (for instance, either VSS or VDD) or the programmable
pull-up resistor associated with the pin is enabled.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
7
Electrical Characteristics
Table 3. Absolute Maximum Ratings
Rating
Symbol
Value
Unit
Supply voltage
VDD
–0.3 to 3.8
V
Maximum current into VDD
IDD
120
mA
Digital input voltage
VIn
–0.3 to VDD + 0.3
V
Instantaneous maximum current
Single pin limit (applies to all port pins)1, 2, 3
ID
±25
mA
Tstg
–55 to 150
°C
Storage temperature range
1
Input must be current limited to the value specified. To determine the value of the required
current-limiting resistor, calculate resistance values for positive (VDD) and negative (VSS) clamp
voltages, then use the larger of the two resistance values.
2
All functional non-supply pins, except for PTA5 are internally clamped to VSS and VDD.
3 Power supply must maintain regulation within operating V
DD range during instantaneous and
operating maximum current conditions. If positive injection current (VIn > VDD) is greater than
IDD, the injection current may flow out of VDD and could result in external power supply going
out of regulation. Ensure external VDD load will shunt current greater than maximum injection
current. This will be the greatest risk when the MCU is not consuming power. Examples are: if
no system clock is present, or if the clock rate is very low (which would reduce overall power
consumption).
3.4
Thermal Characteristics
This section provides information about operating temperature range, power dissipation, and package
thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in
on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the
MCU design. To take PI/O into account in power calculations, determine the difference between actual pin
voltage and VSS or VDD and multiply by the pin current for each I/O pin. Except in cases of unusually high
pin current (heavy loads), the difference between pin voltage and VSS or VDD will be very small.
Table 4. Thermal Characteristics
Rating
Operating temperature range (packaged)
Maximum junction temperature
Symbol
Value
Unit
TA
TL to TH
–40 to 85
°C
TJM
95
°C
70
°C/W
92
°C/W
129
°C/W
Thermal resistance 28-pin SOIC
θJA
Thermal resistance 24-pin QFN
Thermal resistance 16-pin TSSOP
The average chip-junction temperature (TJ) in °C can be obtained from:
TJ = TA + (PD × θJA)
Eqn. 1
where:
MC9S08QB8 Series MCU Data Sheet, Rev. 3
8
Freescale Semiconductor
Electrical Characteristics
TA = Ambient temperature, °C
θJA = Package thermal resistance, junction-to-ambient, °C/W
PD = Pint + PI/O
Pint = IDD × VDD, Watts — chip internal power
PI/O = Power dissipation on input and output pins — user determined
For most applications, PI/O << Pint and can be neglected. An approximate relationship between PD and TJ
(if PI/O is neglected) is:
PD = K ÷ (TJ + 273°C)
Eqn. 2
Solving Equation 1 and Equation 2 for K gives:
K = PD × (TA + 273°C) + θJA × (PD)2
Eqn. 3
where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring
PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by
solving Equation 1 and Equation 2 iteratively for any value of TA.
3.5
ESD Protection and Latch-Up Immunity
Although damage from electrostatic discharge (ESD) is much less common on these devices than on early
CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge.
Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels
of static without suffering any permanent damage.
All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade
Integrated Circuits. During the device qualification, ESD stresses were performed for the human body
model (HBM), the machine model (MM) and the charge device model (CDM).
A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device
specification. Complete DC parametric and functional testing is performed per the applicable device
specification at room temperature followed by hot temperature, unless instructed otherwise in the device
specification.
Table 5. ESD and Latch-up Test Conditions
Model
Human
Body
Machine
Description
Symbol
Value
Unit
Series resistance
R1
1500
Ω
Storage capacitance
C
100
pF
Number of pulses per pin
—
3
Series resistance
R1
0
Ω
Storage capacitance
C
200
pF
Number of pulses per pin
—
3
Minimum input voltage limit
–2.5
V
Maximum input voltage limit
7.5
V
Latch-up
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
9
Electrical Characteristics
Table 6. ESD and Latch-Up Protection Characteristics
Rating1
No.
1
3.6
Symbol
Min
Max
Unit
1
Human body model (HBM)
VHBM
±2000
—
V
2
Charge device model (CDM)
VCDM
±500
—
V
3
Latch-up current at TA = 85°C
ILAT
±100
—
mA
Parameter is achieved by design characterization on a small sample size from typical devices
under typical conditions unless otherwise noted.
DC Characteristics
This section includes information about power supply requirements and I/O pin characteristics.
Table 7. DC Characteristics
Num C
1
Characteristic
P Operating Voltage
P
Output high
voltage
C
3
D
Output high
current
P
Output low
voltage
C
5
D
Min
Typical1
Max
Unit
VDD
—
1.8
—
3.6
V
VDD > 1.8 V,
ILoad = –2 mA
VDD – 0.5
—
—
VDD > 2.7 V,
ILoad = –10 mA
All I/O pins,
high-drive strength
VDD – 0.5
—
—
VDD > 1.8V,
ILoad = –2 mA
VDD – 0.5
—
—
Max total IOH for all ports
VOUT < VDD
0
—
–80
VDD > 1.8 V,
ILoad = 0.6 mA
—
—
0.5
VDD > 2.7 V,
ILoad = 10 mA
—
—
0.5
VDD > 1.8 V,
ILoad = 3 mA
—
—
0.5
VOUT > VSS
0
—
80
VDD > 2.7 V
0.70 x VDD
—
—
VOH
IOHT
All I/O pins,
low-drive strength
C
4
Condition
All I/O pins,
low-drive strength
C
2
Symbol
Output low
current
6
P Input high
C voltage
7
P Input low
C voltage
8
C
9
Input
P leakage
current
10
Hi-Z
(off-state)
P
leakage
current
Input
hysteresis
All I/O pins,
high-drive strength
VOL
Max total IOL for all ports
IOLT
all digital inputs
VIH
VDD > 1.8 V
0.85 x VDD
—
—
VDD > 2.7 V
—
—
0.35 x VDD
VDD > 1.8 V
—
—
0.30 x VDD
V
mA
V
mA
V
all digital inputs
VIL
all digital inputs
Vhys
—
0.06 x VDD
—
—
mV
all input only pins
(Per pin)
|IIn|
VIn = VDD or VSS
—
—
200
nA
all input/output
(per pin)
|IOZ|
VIn = VDD or VSS
—
—
200
nA
MC9S08QB8 Series MCU Data Sheet, Rev. 3
10
Freescale Semiconductor
Electrical Characteristics
Table 7. DC Characteristics (continued)
Num C
Characteristic
3
4
5
6
7
Min
Typical1
Max
Unit
VIn = VDD or VSS
—
—
2
μA
10
11
Pullup,
P Pulldown
resistors
all digital inputs except
PTA5/IRQ/TCLK/RESET,
when enabled
RPU,
RPD
—
17.5
—
52.5
kΩ
12
Pullup,
C Pulldown
resistors
PTA5/IRQ/TCLK/RESET,
when enabled2
RPU,
RPD
—
17.5
—
52.5
kΩ
–0.2
—
0.2
mA
IIC
VIN < VSS, VIN > VDD
–5
—
5
mA
CIn
—
—
—
8
pF
VRAM
—
—
0.6
1.0
V
—
0.9
1.4
2.0
V
DC injection
D current 3, 4,
5
2
Condition
Total
leakage
combined
C
for all inputs
and Hi-Z
pins
13
1
Symbol
All input only and I/O |IOZTOT|
Single pin limit
Total MCU limit, includes
sum of all stressed pins
14
C Input Capacitance, all pins
15
C RAM retention voltage
6
16
C POR re-arm voltage
VPOR
17
D POR re-arm time
tPOR
—
10
—
—
μs
1.80
1.88
1.84
1.92
1.88
1.96
V
18
P Low-voltage detection threshold
VLVD
VDD falling
VDD rising
19
P Low-voltage warning threshold
VLVW
VDD falling
VDD rising
2.08
2.14
2.26
V
20
C
Vhys
—
—
80
—
mV
21
P Bandgap Voltage Reference7
VBG
—
1.15
1.17
1.18
V
Low-voltage inhibit reset/recover
hysteresis
Typical values are measured at 25 °C. Characterized, not tested
The specified resistor value is the actual value internal to the device. The pullup or pulldown value may appear lower when
measured externally on the pin.
All functional non-supply pins, except for PTA5 are internally clamped to VSS and VDD.
Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate
resistance values for positive and negative clamp voltages, then use the larger of the two values.
Power supply must maintain regulation within operating VDD range during instantaneous and operating maximum current
conditions. If the positive injection current (VIn > VDD) is greater than IDD, the injection current may flow out of VDD and could
result in external power supply going out of regulation. Ensure that external VDD load will shunt current greater than maximum
injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is
present, or if clock rate is very low (which would reduce overall power consumption).
Maximum is highest voltage that POR is guaranteed.
Factory trimmed at VDD = 3.0 V, Temp = 25 °C
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
11
Electrical Characteristics
PULLUP RESISTOR TYPICALS
85°C
25°C
–40°C
35
PULLDOWN RESISTANCE (kΩ)
PULL-UP RESISTOR (kΩ)
40
30
25
20
1.8
2
2.2
2.4
2.6 2.8
VDD (V)
3
3.2
3.4
85°C
25°C
–40°C
35
30
25
20
3.6
PULLDOWN RESISTOR TYPICALS
40
1.8
2.3
2.8
VDD (V)
3.3
3.6
Figure 5. Pullup and Pulldown Typical Resistor Values (VDD = 3.0 V)
TYPICAL VOL VS IOL AT VDD = 3.0 V
1.2
1
0.15
VOL (V)
0.8
VOL (V)
TYPICAL VOL VS VDD
0.2
85°C
25°C
–40°C
0.6
0.4
0.2
0.1
85°C, IOL = 2 mA
25°C, IOL = 2 mA
–40°C, IOL = 2 mA
0.05
0
0
0
5
10
IOL (mA)
15
1
20
2
VDD (V)
3
4
Figure 6. Typical Low-Side Driver (Sink) Characteristics — Low Drive (PTxDSn = 0)
TYPICAL VOL VS VDD
TYPICAL VOL VS IOL AT VDD = 3.0 V
1
0.4
85°C
25°C
–40°C
0.8
85°C
25°C
–40°C
0.3
VOL (V)
VOL (V)
0.6
0.4
0.2
0
0.2
IOL = 10 mA
IOL = 6 mA
0.1
IOL = 3 mA
0
0
10
20
30
1
2
3
4
VDD (V)
IOL (mA)
Figure 7. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)
MC9S08QB8 Series MCU Data Sheet, Rev. 3
12
Freescale Semiconductor
Electrical Characteristics
TYPICAL VDD – VOH VS IOH AT VDD = 3.0 V
1.2
85°C
25°C
–40°C
85°C, IOH = 2 mA
25°C, IOH = 2 mA
–40°C, IOH = 2 mA
0.2
VDD – VOH (V)
VDD – VOH (V)
1
TYPICAL VDD – VOH VS VDD AT SPEC IOH
0.25
0.8
0.6
0.4
0.15
0.1
0.05
0.2
0
0
0
–5
–10
IOH (mA))
–15
–20
1
2
VDD (V)
3
4
Figure 8. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)
TYPICAL VDD – VOH VS VDD AT SPEC IOH
0.4
TYPICAL VDD – VOH VS IOH AT VDD = 3.0 V
0.3
85°C
25°C
–40°C
0.6
VDD – VOH (V)
VDD – VOH (V)
0.8
0.4
0.2
0
0
–5
–10
–15
–20
IOH (mA)
85°C
25°C
–40°C
–25
–30
0.2
IOH = –10 mA
IOH = –6 mA
0.1
IOH = –3 mA
0
1
2
3
4
VDD (V)
Figure 9. Typical High-Side (Source) Characteristics — High Drive (PTxDSn = 1)
3.7
Supply Current Characteristics
This section includes information about power supply current in various operating modes.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
13
Electrical Characteristics
Table 8. Supply Current Characteristics
Num
Parameter
C
P
1
T
T
2
T
T
3
Symbol
Run supply current
FEI mode, all modules on
RIDD
Run supply current
FEI mode, all modules off
RIDD
Run supply current
LPRS=0, all modules off
RIDD
T
4
T
T
5
T
6
T
1
Wait mode supply current
FEI mode, all modules off
WIDD
Wait mode supply current
LPRS = 1, all mods off
WIDD
1 MHz
1 MHz
16 kHz
FBILP
16 kHz
FBELP
3
10 MHz
3
1 MHz
16 kHz
FBELP
Typical1
Max
5.60
6
0.80
—
3.60
—
0.75
—
165
3
—
S2IDD
3
16 kHz
FBELP
C
Stop2 mode supply current
3
10 MHz
—
C
105
7.3
mA
–40 to 85°C
mA
–40 to 85°C
μA
–40 to 85°C
μA
–40 to 85°C
μA
–40 to 85°C
μA
–40 to 85°C
—
—
—
290
—
1
Temp
(°C)
—
570
3
Unit
—
0.25
0.65
–40 to 25°C
0.5
0.8
70°C
—
1
2
—
0.2
0.5
0.3
0.6
70°C
3
85°C
–40 to 25°C
—
C
—
0.7
1.6
85°C
P
—
0.45
0.80
–40 to 25°C
C
—
1
1.8
70°C
—
3
5.8
—
0.3
0.6
0.8
1.5
70°C
2.5
5.0
85°C
C
Stop3 mode supply current
no clocks active
S3IDD
C
—
C
—
2
μA
C
P
8
RIDD
VDD
(V)
10 MHz
P
P
7
Run supply current
LPRS=1, all modules off
Bus
Freq
3
2
μA
85°C
–40 to 25°C
Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.
Table 9. Stop Mode Adders
Temperature
Num
C
Parameter
Condition
1
T
LPO
—
2
T
ERREFSTEN
RANGE = HGO = 0
3
T
IREFSTEN1
—
Units
–40°C
25°C
70°C
85°C
50
75
100
150
nA
1000
1000
1100
1500
nA
63
70
77
81
μA
MC9S08QB8 Series MCU Data Sheet, Rev. 3
14
Freescale Semiconductor
Electrical Characteristics
Table 9. Stop Mode Adders (continued)
Temperature
Num
1
C
Parameter
4
T
RTC
5
T
LVD1
Condition
Units
–40°C
25°C
70°C
85°C
Does not include clock source
current
50
75
100
150
nA
LVDSE = 1
90
100
110
115
μA
6
T
ACMP
Not using the bandgap (BGBE = 0)
18
20
22
23
μA
7
T
ADC1
ADLPC = ADLSMP = 1
Not using the bandgap (BGBE = 0)
95
106
114
120
μA
1
Not available in stop2 mode.
3.8
External Oscillator (XOSC) Characteristics
Reference Figure 10 and Figure 11 for crystal or resonator circuits.
Table 10. XOSCVLP and ICS Specifications (Temperature Range = –40 to 85°C Ambient)
Num
1
2
C
Characteristic
Load capacitors
Low range (RANGE=0), low power (HGO=0)
D
Other oscillator settings
3
4
Series resistor —
Low range, low power (RANGE = 0, HGO = 0)2
Low range, high gain (RANGE = 0, HGO = 1)
High range, low power (RANGE = 1, HGO = 0)
D
High range, high gain (RANGE = 1, HGO = 1)
≥ 8 MHz
4 MHz
1 MHz
6
Min
Typ1
Max
Unit
flo
fhi
fhi
32
1
1
—
—
—
38.4
16
8
kHz
MHz
MHz
Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1)
Low range (RANGE = 0)
C
High range (RANGE = 1), high gain (HGO = 1)
High range (RANGE = 1), low power (HGO = 0)
Feedback resistor
Low range, low power (RANGE = 0, HGO = 0)2
D
Low range, high gain (RANGE = 0, HGO = 1)
High range (RANGE = 1, HGO = X)
5
Symbol
Crystal start-up time 4
Low range, low power
Low range, high gain
C
High range, low power
High range, high gain
RF
RS
t
t
Square wave input clock frequency (EREFS = 0, ERCLKEN = 1)
FEE mode
D
FBE or FBELP mode
See Note 2
See Note 3
C1,C2
CSTL
CSTH
fextal
—
—
—
—
10
1
—
—
—
—
—
—
—
100
0
—
—
—
—
—
—
0
0
0
0
10
20
—
—
—
—
600
400
5
15
—
—
—
—
0.03125
0
—
—
20
20
MΩ
kΩ
ms
MHz
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
15
Electrical Characteristics
Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.
Load capacitors (C1,C2), feedback resistor (RF) and series resistor (RS) are incorporated internally when RANGE = HGO = 0.
3
See crystal or resonator manufacturer’s recommendation.
4
Proper PC board layout procedures must be followed to achieve specifications.
1
2
XOSCVLP
EXTAL
XTAL
RF
C1
RS
Crystal or Resonator
C2
Figure 10. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain
XOSCVLP
EXTAL
XTAL
Crystal or Resonator
Figure 11. Typical Crystal or Resonator Circuit: Low Range/Low Power
3.9
Internal Clock Source (ICS) Characteristics
Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient)
Symbol
Min.
Typical1
Max.
Unit
Average internal reference frequency — factory trimmed
at VDD = 3.6 V and temperature = 25 °C
fint_t
—
32.768
—
kHz
P
Internal reference frequency — user trimmed
fint_ut
31.25
—
39.06
kHz
3
T
Internal reference start-up time
tIRST
—
60
100
μs
4
P
DCO output frequency range — Low range (DRS = 00)
trimmed2
fdco_t
16
—
20
MHz
5
P
DCO output frequency2
Reference = 32768 Hz and DMX32 = 1
fdco_DMX32
—
19.92
—
MHz
6
C
Resolution of trimmed DCO output frequency at fixed voltage
and temperature (using FTRIM)
Δfdco_res_t
—
±0.1
±0.2
%fdco
Num
C
1
P
2
Characteristic
MC9S08QB8 Series MCU Data Sheet, Rev. 3
16
Freescale Semiconductor
Electrical Characteristics
Table 11. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient) (continued)
Num
C
7
C
Resolution of trimmed DCO output frequency at fixed voltage
and temperature (not using FTRIM)
8
C
Total deviation of DCO output from trimmed frequency3
Over full voltage and temperature range
Over fixed voltage and temperature range of 0 to 70 °C
10
C FLL acquisition time4
11
C
Symbol
Min.
Typical1
Max.
Unit
Δfdco_res_t
—
± 0.2
± 0.4
%fdco
Δfdco_t
—
–1.0 to 0.5
±0.5
±2
±1
%fdco
tAcquire
—
—
1
ms
CJitter
—
0.02
0.2
%fdco
Characteristic
Long term jitter of DCO output clock (averaged over 2-ms
interval)5
Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.
The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.
3 This parameter is characterized and not tested on each device.
4
This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing
from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference,
this specification assumes it is already running.
5 Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f
Bus.
Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise
injected into the FLL circuitry via VDD and VSS and variation in crystal oscillator frequency increase the CJitter percentage for
a given interval.
1
2
1.00%
0.50%
Deviation (%)
0.00%
-60
-40
-20
0
20
40
60
80
100
120
-0.50%
-1.00%
TBD
-1.50%
-2.00%
Temperature
Figure 12. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
17
Electrical Characteristics
3.10
AC Characteristics
This section describes timing characteristics for each peripheral system.
3.10.1
Control Timing
Table 12. Control Timing
Num
C
1
D
2
D
Symbol
Min
Typical1
Max
Unit
Bus frequency (tcyc = 1/fBus)
fBus
DC
—
10
MHz
Internal low power oscillator period
tLPO
700
—
1300
μs
textrst
100
—
—
ns
Rating
width2
3
D
External reset pulse
4
D
Reset low drive
trstdrv
34 x tcyc
—
—
ns
5
D
BKGD/MS setup time after issuing background
debug force reset to enter user or BDM modes
tMSSU
500
—
—
ns
6
D
BKGD/MS hold time after issuing background debug
force reset to enter user or BDM modes 3
tMSH
100
—
—
μs
7
D
IRQ pulse width
Asynchronous path2
Synchronous path4
tILIH, tIHIL
100
1.5 x tcyc
—
—
—
—
ns
8
D
Keyboard interrupt pulse width
Asynchronous path2
Synchronous path4
tILIH, tIHIL
100
1.5 x tcyc
—
—
—
—
ns
Port rise and fall time —
Low output drive (PTxDS = 0) (load = 50 pF)5
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
tRise, tFall
—
—
16
23
—
—
Port rise and fall time —
High output drive (PTxDS = 1) (load = 50 pF)5
Slew rate control disabled (PTxSE = 0)
Slew rate control enabled (PTxSE = 1)
tRise, tFall
—
—
5
9
—
—
—
4
—
9
10
ns
D
D
Voltage regulator recovery time
tVRR
ns
μs
Typical values are based on characterization data at VDD = 3.0 V, 25 °C unless otherwise stated.
This is the shortest pulse that is guaranteed to be recognized as a reset pin request.
3 To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t
MSH after VDD
rises above VLVD.
4 This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or
may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
5 Timing is shown with respect to 20% V
DD and 80% VDD levels. Temperature range –40°C to 85°C.
1
2
textrst
RESET PIN
Figure 13. Reset Timing
MC9S08QB8 Series MCU Data Sheet, Rev. 3
18
Freescale Semiconductor
Electrical Characteristics
tIHIL
KBIPx
IRQ/KBIPx
tILIH
Figure 14. IRQ/KBIPx Timing
3.10.2
TPM Module Timing
Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that
can be used as the optional external source to the timer counter. These synchronizers operate from the
current bus rate clock.
Table 13. TPM Input Timing
No.
C
1
D
2
Function
Symbol
Min
Max
Unit
External clock frequency
fTEXT
DC
1/4 fop
MHz
D
External clock period
tTEXT
4
—
tCYC
3
D
External clock high time
tTCLKH
1.5
—
tCYC
4
D
External clock low time
tTCLKL
1.5
—
tCYC
5
D
Input capture pulse width
fICPW
1.5
—
tCYC
tCYC
ipg_clk
tTEXT
EXTERNAL
CLOCK
tTCLKH
tTCLKL
tICPW
INPUT
CAPTURE
Figure 15. Timer Input Capture Pulse
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
19
Electrical Characteristics
3.11
Analog Comparator (ACMP) Electricals
Table 14. Analog Comparator Electrical Specifications
C
Characteristic
Symbol
Min
Typical
Max
Unit
D
Supply voltage
VPWR
1.8
—
3.6
V
D
Supply current (active)
IDDAC
—
20
35
μA
D
Analog input voltage
VAIN
VSS – 0.3
—
VDD
V
P
Analog input offset voltage
VAIO
—
20
40
mV
C
Analog comparator hysteresis
VH
3.0
9.0
15.0
mV
P
Analog input leakage current
IALKG
—
—
1.0
μA
C
Analog comparator initialization delay
tAINIT
—
—
1.0
μs
3.12
ADC Characteristics
Table 15. 12-Bit ADC Operating Conditions
Characteristic
Conditions
Absolute
Supply voltage
Delta to VDD (VDD – VDDA)2
Symbol
Min
Typical1
Max
Unit
VDDA
1.8
—
3.6
V
ΔVDDA
–100
0
100
mV
Ground voltage
Delta to VSS (VSS – VSSA)2
ΔVSSA
–100
0
100
mV
Supply Current
Stop, Reset, Module Off
IDDAD
—
0.007
0.8
μA
Input Voltage
VADIN
VREFL
—
VREFH
V
Input
Capacitance
CADIN
—
4.5
5.5
pF
Input
Resistance
RADIN
—
5
7
kΩ
—
—
—
—
2
5
—
—
—
—
5
10
—
—
10
0.4
—
8.0
0.4
—
4.0
Comment
12 bit mode
fADCK > 4MHz
fADCK < 4MHz
Analog Source
Resistance
10 bit mode
8 bit mode (all valid fADCK)
ADC
Conversion
Clock Freq.
kΩ
RAS
fADCK > 4MHz
fADCK < 4MHz
High Speed (ADLPC = 0)
Low Power (ADLPC = 1)
fADCK
External to MCU
MHz
Typical values assume VDDA = 3.0 V, Temp = 25 °C, fADCK = 1.0 MHz unless otherwise stated. Typical values are for reference
only and are not tested in production.
2 DC potential difference.
1
MC9S08QB8 Series MCU Data Sheet, Rev. 3
20
Freescale Semiconductor
Electrical Characteristics
NOTE
VDDA/VSSA pins do not exist in 16-pin package. The signals are derived
internally by double bonding to VDD/VSS pair of pins.
SIMPLIFIED
INPUT PIN EQUIVALENT
CIRCUIT
Pad
leakage
due to
input
protection
ZAS
RAS
VAS
+
–
CAS
ZADIN
SIMPLIFIED
CHANNEL SELECT
CIRCUIT
RADIN
ADC SAR
ENGINE
+
VADIN
–
RADIN
INPUT PIN
INPUT PIN
RADIN
RADIN
INPUT PIN
CADIN
Figure 16. ADC Input Impedance Equivalency Diagram
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
21
Electrical Characteristics
Table 16. 12-Bit ADC Characteristics (VREFH = VDDA, VREFL = VSSA)
C
Symbol
Min
Typical1
Max
Unit
Supply Current
ADLPC=1
ADLSMP=1
ADCO=1
T
IDDAD
—
120
—
μA
Supply Current
ADLPC=1
ADLSMP=0
ADCO=1
T
IDDAD
—
202
—
μA
Supply Current
ADLPC=0
ADLSMP=1
ADCO=1
T
IDDAD
—
288
—
μA
Supply Current
ADLPC=0
ADLSMP=0
ADCO=1
T
IDDAD
—
0.532
1
mA
T
IDDAD
—
0.007
0.8
μA
2
3.3
5
P
fADACK
1.25
2
3.3
—
20
—
Characteristic
Conditions
Supply Current
Stop, Reset, Module Off
ADC
Asynchronous
Clock Source
High Speed (ADLPC = 0)
Conversion
Time (Including
sample time)
Low Power (ADLPC = 1)
Short Sample
(ADLSMP = 0)
T
Long Sample
(ADLSMP = 1)
T
Long Sample
(ADLSMP = 1)
Total
Unadjusted
Error
Total
Unadjusted
Error
Differential
Non-Linearity
ADCK
cycles
tADC
Short Sample
(ADLSMP = 0)
Sample Time
MHz
—
40
—
—
3.5
—
ADCK
cycles
tADS
—
23.5
—
—
±3.0
—
—
±1
—
12-bit mode
T
10-bit mode
P
8-bit mode
T
—
±0.5
—
10-bit mode
P
—
±1.5
—
8-bit mode
T
12-bit mode
T
10-bit mode
P
8-bit mode
T
ETUE
ETUE
DNL
—
±0.7
—
—
±1.75
—
—
±0.5
—
—
±0.3
—
Comment
tADACK =
1/fADACK
See reference
manual for
conversion
time variances
LSB2
For 28-pin and
24-pin
packages only.
Includes
quantization
LSB2
For 16-pin
package only.
Includes
quantization
LSB2
Monotonicity and No-Missing-Codes guaranteed
MC9S08QB8 Series MCU Data Sheet, Rev. 3
22
Freescale Semiconductor
Electrical Characteristics
Table 16. 12-Bit ADC Characteristics (VREFH = VDDA, VREFL = VSSA) (continued)
Characteristic
Conditions
C
12-bit mode
Integral
Non-Linearity
Symbol
T
10-bit mode
INL
12-bit mode
Zero-Scale
Error
Full-Scale
Error
Full-Scale
Error
C
10-bit mode
P
8-bit mode
T
10-bit mode
P
8-bit mode
T
12-bit mode
T
10-bit mode
P
8-bit mode
T
10-bit mode
T
EZS
EZS
EFS
EFS
Temp Sensor
Voltage
±1.5
—
—
±0.5
—
—
±0.3
—
—
±1.5
—
—
±0.5
±1.5
—
±0.5
±0.5
—
±1.5
±2.1
—
±0.5
±0.7
—
±1
—
—
±0.5
±1
—
±0.5
±0.5
—
±1
±1.5
±0.5
—
–1 to 0
—
—
—
±0.5
8-bit mode
—
—
±0.5
12-bit mode
—
±1
—
0
±0.2
±4
0
±0.1
±1.2
—
1.646
—
—
1.769
—
—
701.2
—
D
10-bit mode
D
10-bit mode
EQ
EIL
8-bit mode
Temp Sensor
Slope
—
±0.5
T
12-bit mode
Input Leakage
Error
Max
—
8-bit mode
Quantization
Error
Typical1
C
8-bit mode
Zero-Scale
Error
Min
−40°C– 25°C
D
m
25°C– 85°C
25°C
D
VTEMP25
Unit
Comment
LSB2
LSB
For 28-pin and
24-pin
packages only.
VADIN = VSSA
LSB2
For 16-pin
package only.
VADIN = VSSA
2
LSB
For 28-pin and
24-pin
packages only.
VADIN = VDDA
LSB2
For 16-pin
package only.
VADIN = VDDA
2
LSB2
LSB2
Pad leakage3 *
RAS
mV/°C
mV
Typical values assume VDDA = 3.0 V, Temp = 25 °C, fADCK=1.0 MHz unless otherwise stated. Typical values are for reference
only and are not tested in production.
2
1 LSB = (VREFH – VREFL)/2N
3
Based on input pad leakage current. Refer to pad electricals.
1
3.13
Flash Specifications
This section provides details about program/erase times and program-erase endurance for the flash
memory.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
23
Electrical Characteristics
Program and erase operations do not require any special power sources other than the normal VDD supply.
For more detailed information about program/erase operations, see the memory section.
Table 17. Flash Characteristics
C
Characteristic
Symbol
Min
Typical
Max
Unit
D
Supply voltage for program/erase
-40°C to 85°C
Vprog/erase
1.8
3.6
V
D
Supply voltage for read operation
VRead
1.8
3.6
V
fFCLK
150
200
kHz
tFcyc
5
6.67
μs
1
D
Internal FCLK frequency
D
Internal FCLK period (1/FCLK)
D
D
D
D
D
D
(2)
Byte program time (random location)
Byte program time (burst mode)
2
Page erase time
Mass erase
time(2)
Byte program
Page erase
current3
current3
(2)
tprog
9
tFcyc
tBurst
4
tFcyc
tPage
4000
tFcyc
tMass
20,000
tFcyc
RIDDBP
—
4
—
mA
RIDDPE
—
6
—
mA
—
10,000
—
100,000
—
—
cycles
tD_ret
15
100
—
years
endurance4
C
Program/erase
TL to TH = –40°C to + 85°C
T = 25 °C
C
Data retention5
1
The frequency of this clock is controlled by a software setting.
These values are hardware state machine controlled. User code does not need to count cycles. This information supplied
for calculating approximate time to program and erase.
3 The program and erase currents are additional to the standard run I . These values are measured at room temperatures
DD
with VDD = 3.0 V, bus frequency = 4.0 MHz.
4 Typical endurance for flash was evaluated for this product family on the 9S12Dx64. For additional information on how
Freescale defines typical endurance, please refer to Engineering Bulletin EB619, Typical Endurance for Nonvolatile
Memory.
5 Typical data retention values are based on intrinsic capability of the technology measured at high temperature and
de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention,
please refer to Engineering Bulletin EB618, Typical Data Retention for Nonvolatile Memory.
2
3.14
EMC Performance
Electromagnetic compatibility (EMC) performance is highly dependant on the environment in which the
MCU resides. Board design and layout, circuit topology choices, location and characteristics of external
components as well as MCU software operation all play a significant role in EMC performance. The
system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263,
AN2764, and AN1259 for advice and guidance specifically targeted at optimizing EMC performance.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
24
Freescale Semiconductor
Ordering Information
4
Ordering Information
This section contains ordering information for the device numbering system.
Example of the device numbering system:
MC 9 S08 QB 8
C XX
Status
(MC = Fully Qualified)
Package designator (see Table 18)
Temperature range
(C = –40 °C to 85 °C)
Memory
(9 = Flash-based)
Core
Approximate flash size in KB
Family
5
Package Information
Table 18. Package Descriptions
Pin Count
Package Type
Abbreviation
Designator
28
Small Outline Integrated Circuit
SOIC
WL
751F
98ASB42345B
24
Quad Flat Non-Leaded
QFN
GK
1982-01
98ARL10608D
16
Thin Shrink Small Outline Package
TSSOP
TG
948F
98ASH70247A
5.1
Case No.
Document No.
Mechanical Drawings
The following pages are mechanical drawings for the packages described in Table 18.
MC9S08QB8 Series MCU Data Sheet, Rev. 3
Freescale Semiconductor
25
How to Reach Us:
Home Page:
www.freescale.com
Web Support:
http://www.freescale.com/support
USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
[email protected]
Asia/Pacific:
Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
[email protected]
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
[email protected]
Document Number: MC9S08QB8
Rev. 3
3/2009
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of any
product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that may be
provided in Freescale Semiconductor data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the part.
RoHS-compliant and/or Pb-free versions of Freescale products have the functionality
and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free
counterparts. For further information, see http://www.freescale.com or contact your
Freescale sales representative.
For information on Freescale’s Environmental Products program, go to
http://www.freescale.com/epp.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2008-2009. All rights reserved.