Cypress CY8C24000A-24PVXI Psocâ® mixed-signal array Datasheet

PSoC® Mixed-Signal Array
Final Data Sheet
CY8C24123A,
CY8C24223A, and CY8C24423A
Features
■ Powerful Harvard Architecture Processor
❐ M8C Processor Speeds to 24 MHz
❐ 8x8 Multiply, 32-Bit Accumulate
❐ Low Power at High Speed
❐ 2.4 to 5.25V Operating Voltage
❐ Operating Voltages Down to 1.0V Using OnChip Switch Mode Pump (SMP)
❐ Industrial Temperature Range: -40°C to +85°C
■ Advanced Peripherals (PSoC Blocks)
❐ 6 Rail-to-Rail Analog PSoC Blocks Provide:
- Up to 14-Bit ADCs
- Up to 9-Bit DACs
- Programmable Gain Amplifiers
- Programmable Filters and Comparators
❐ 4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
- CRC and PRS Modules
- Full-Duplex UART
- Multiple SPI™ Masters or Slaves
- Connectable to all GPIO Pins
❐ Complex Peripherals by Combining Blocks
■ Precision, Programmable Clocking
❐ Internal ±2.5% 24/48 MHz Oscillator
❐ High-Accuracy 24 MHz with Optional 32 kHz
Crystal and PLL
❐ Optional External Oscillator, up to 24 MHz
❐ Internal Oscillator for Watchdog and Sleep
■ Flexible On-Chip Memory
❐ 4K Flash Program Storage 50,000 Erase/Write
Cycles
❐ 256 Bytes SRAM Data Storage
❐ In-System Serial Programming (ISSP)
❐ Partial Flash Updates
❐ Flexible Protection Modes
❐ EEPROM Emulation in Flash
■ Programmable Pin Configurations
❐ 25 mA Sink on all GPIO
❐ Pull Up, Pull Down, High Z, Strong, or Open
Drain Drive Modes on all GPIO
❐ Up to 10 Analog Inputs on GPIO
❐ Two 30 mA Analog Outputs on GPIO
❐ Configurable Interrupt on all GPIO
Port 2 Port 1 Port 0
System Bus
SRAM
256 Bytes
Global Analog Interconnect
SROM
Flash 4K
CPU Core (M8C)
Interrupt
Controller
Sleep and
Watchdog
Multiple Clock Sources
(Includes IMO, ILO, PLL, and ECO)
DIGITAL SYSTEM
Analog
Ref
Digital
Clocks
Multiply
Accum.
Analog
Block
Array
Decimator
I2C
POR and LVD
System Resets
SYSTEM RESOURCES
October 17, 2006
Analog
Input
Muxing
Internal
Voltage
Ref.
❐ I2C™ Slave, Master, and Multi-Master to
400 kHz
❐ Watchdog and Sleep Timers
❐ User-Configurable Low Voltage Detection
❐ Integrated Supervisory Circuit
❐ On-Chip Precision Voltage Reference
■ Complete Development Tools
❐ Free Development Software
(PSoC Designer™)
❐ Full-Featured, In-Circuit Emulator and
Programmer
❐ Full Speed Emulation
❐ Complex Breakpoint Structure
❐ 128K Trace Memory
The PSoC® family consists of many Mixed-Signal Array with
On-Chip Controller devices. These devices are designed to
replace multiple traditional MCU-based system components
with one, low cost single-chip programmable device. PSoC
devices include configurable blocks of analog and digital logic,
as well as programmable interconnects. This architecture
allows the user to create customized peripheral configurations
that match the requirements of each individual application.
Additionally, a fast CPU, Flash program memory, SRAM data
memory, and configurable IO are included in a range of convenient pinouts and packages.
The PSoC architecture, as illustrated on the left, is comprised of
four main areas: PSoC Core, Digital System, Analog System,
and System Resources. Configurable global busing allows all
the device resources to be combined into a complete custom
system. The PSoC CY8C24x23A family can have up to three IO
ports that connect to the global digital and analog interconnects,
providing access to 4 digital blocks and 6 analog blocks.
ANALOG SYSTEM
Digital
Block
Array
■ Additional System Resources
PSoC® Functional Overview
Analog
Drivers
PSoC CORE
Global Digital Interconnect
■ New CY8C24x23A PSoC Device
❐ Derived from the CY8C24x23 Device
❐ Low Power and Low Voltage (2.4V)
The PSoC Core
Switch
Mode
Pump
The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).
The M8C CPU core is a powerful processor with speeds up to
24 MHz, providing a four MIPS 8-bit Harvard architecture micro-
© Cypress Semiconductor Corp. 2004-2006 — Document No. 38-12028 Rev. *F
1
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
processor. The CPU utilizes an interrupt controller with 11 vectors, to simplify programming of real time embedded events.
Program execution is timed and protected using the included
Sleep and Watchdog Timers (WDT).
Memory encompasses 4 KB of Flash for program storage, 256
bytes of SRAM for data storage, and up to 2 KB of EEPROM
emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software
IP protection.
The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate
to 2.5% over temperature and voltage. The 24 MHz IMO can
also be doubled to 48 MHz for use by the digital system. A low
power 32 kHz ILO (internal low speed oscillator) is provided for
the Sleep timer and WDT. If crystal accuracy is desired, the
ECO (32.768 kHz external crystal oscillator) is available for use
as a Real Time Clock (RTC) and can optionally generate a crystal-accurate 24 MHz system clock using a PLL. The clocks,
together with programmable clock dividers (as a System
Resource), provide the flexibility to integrate almost any timing
requirement into the PSoC device.
PSoC GPIOs provide connection to the CPU, digital and analog
resources of the device. Each pin’s drive mode may be selected
from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.
The Digital System
The Digital System is composed of 4 digital PSoC blocks. Each
block is an 8-bit resource that can be used alone or combined
with other blocks to form 8, 16, 24, and 32-bit peripherals, which
are called user module references.
Digital peripheral configurations include those listed below.
■
PWMs (8 to 32 bit)
■
PWMs with Dead band (8 to 24 bit)
■
Counters (8 to 32 bit)
■
Timers (8 to 32 bit)
■
UART 8 bit with selectable parity
■
SPI master and slave
■
I2C slave and multi-master (1 available as a System
Resource)
■
Cyclical Redundancy Checker/Generator (8 to 32 bit)
■
IrDA
■
Pseudo Random Sequence Generators (8 to 32 bit)
The digital blocks can be connected to any GPIO through a
series of global buses that can route any signal to any pin. The
buses also allow for signal multiplexing and for performing logic
operations. This configurability frees your designs from the constraints of a fixed peripheral controller.
Digital blocks are provided in rows of four, where the number of
blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family
resources are shown in the table titled “PSoC Device Characteristics” on page 3.
The Analog System
The Analog System is composed of 6 configurable blocks, each
comprised of an opamp circuit allowing the creation of complex
analog signal flows. Analog peripherals are very flexible and
can be customized to support specific application requirements.
Some of the more common PSoC analog functions (most available as user modules) are listed below.
■
Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
■
Filters (2 and 4 pole band-pass, low-pass, and notch)
■
Amplifiers (up to 2, with selectable gain to 48x)
■
Instrumentation amplifiers (1 with selectable gain to 93x)
■
Comparators (up to 2, with 16 selectable thresholds)
DIGITAL SYSTEM
■
DACs (up to 2, with 6- to 9-bit resolution)
Digital PSoC Block Array
■
Multiplying DACs (up to 2, with 6- to 9-bit resolution)
■
High current output drivers (two with 30 mA drive as a PSoC
Core resource)
■
1.3V reference (as a System Resource)
■
DTMF Dialer
■
Modulators
■
Correlators
■
Peak Detectors
■
Many other topologies possible
Port 1
Port 2
Port 0
To System Bus
Digital Clocks
From Core
Row Input
Configuration
8
Row 0
DBB00
DBB01
DCB02
4
Row Output
Configuration
8
To Analog
System
DCB03
4
GIE[7:0]
GIO[7:0]
Global Digital
Interconnect
GOE[7:0]
GOO[7:0]
8
8
Digital System Block Diagram
October 17, 2006
Document No. 38-12028 Rev. *F
2
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
Analog blocks are arranged in a column of three, which
includes one CT (Continuous Time) and two SC (Switched
Capacitor) blocks, as shown in the figure below.
P0[6]
P0[5]
P0[4]
P0[3]
P0[2]
P0[1]
P0[0]
AGNDIn RefIn
P0[7]
P2[3]
P2[1]
Additional System Resources
System Resources, some of which have been previously listed,
provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, switch mode
pump, low voltage detection, and power on reset. Statements
describing the merits of each system resource are below.
■
Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to
both the digital and analog systems. Additional clocks can be
generated using digital PSoC blocks as clock dividers.
■
A multiply accumulate (MAC) provides a fast 8-bit multiplier
with 32-bit accumulate, to assist in both general math as well
as digital filters.
■
The decimator provides a custom hardware filter for digital
signal processing applications including the creation of Delta
Sigma ADCs.
■
The I2C module provides 100 and 400 kHz communication
over two wires. Slave, master, multi-master are supported.
■
Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR
(Power On Reset) circuit eliminates the need for a system
supervisor.
■
An internal 1.3V reference provides an absolute reference for
the analog system, including ADCs and DACs.
■
An integrated switch mode pump (SMP) generates normal
operating voltages from a single 1.2V battery cell, providing a
low cost boost converter.
P2[6]
P2[4]
P2[2]
P2[0]
Array Input Configuration
ACI1[1:0]
Block Array
PSoC Device Characteristics
RefHi
RefLo
AGND
Reference
Generators
M8C Interface (Address Bus, Data Bus, Etc.)
Analog System Block Diagram
AGNDIn
RefIn
Bandgap
Flash
Size
Interface to
Digital System
SRAM
Size
PSoC Device Characteristics
Analog Reference
Analog
Blocks
ASC21
Analog
Columns
ASD20
Depending on your PSoC device characteristics, the digital and
analog systems can have 16, 8, or 4 digital blocks and 12, 6, or
4 analog blocks. The following table lists the resources
available for specific PSoC device groups. The PSoC device
covered by this data sheet is highlighted below.
Analog
Outputs
ASD11
Analog
Inputs
ASC10
Digital
Blocks
ACB01
Digital
Rows
ACB00
Digital
IO
ACI0[1:0]
CY8C29x66
up to
64
4
16
12
4
4
12
2K
32K
CY8C27x43
up to
44
2
8
12
4
4
12
256
Bytes
16K
CY8C24x94
49
1
4
48
2
2
6
1K
16K
CY8C24x23
up to
24
1
4
12
2
2
6
256
Bytes
4K
CY8C24x23A
up to
24
1
4
12
2
2
6
256
Bytes
4K
CY8C21x34
up to
28
1
4
28
0
2
4a
512
Bytes
8K
CY8C21x23
16
1
4
8
0
2
4a
256
Bytes
4K
CY8C20x34
up to
28
0
0
28
0
0
3b
512
Bytes
8K
PSoC Part
Number
a. Limited analog functionality.
b. Two analog blocks and one CapSense.
October 17, 2006
Document No. 38-12028 Rev. *F
3
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
Getting Started
Development Tools
The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated
Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin,
register, and electrical specifications. For in-depth information,
along with detailed programming information, reference the
PSoC Mixed-Signal Array Technical Reference Manual.
PSoC Designer is a Microsoft® Windows-based, integrated
development environment for the Programmable System-onChip (PSoC) devices. The PSoC Designer IDE and application
runs on Windows NT 4.0, Windows 2000, Windows Millennium
(Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)
Development Kits
Development Kits are available from the following distributors:
Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store
contains development kits, C compilers, and all accessories for
PSoC development. Go to the Cypress Online Store web site at
http://www.cypress.com, click the Online Store shopping cart
icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.
PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the
PSoC, and debug the application. This system provides design
database management by project, an integrated debugger with
In-Circuit Emulator, in-system programming support, and the
CYASM macro assembler for the CPUs.
PSoC Designer also supports a high-level C language compiler
developed specifically for the devices in the family.
Importable
Design
Database
Device
Database
Certified PSoC Consultants offer everything from technical
assistance to completed PSoC designs. To contact or become a
PSoC Consultant go to http://www.cypress.com, click on Design
Support located on the left side of the web page, and select
CYPros Consultants.
PSoC
Configuration
Sheet
PSoC
Designer
Core
Engine
Application
Database
Consultants
Results
Technical Training
Free PSoC technical training is available for beginners and is
taught by a marketing or application engineer over the phone.
PSoC training classes cover designing, debugging, advanced
analog, as well as application-specific classes covering topics
such as PSoC and the LIN bus. Go to http://www.cypress.com,
click on Design Support located on the left side of the web
page, and select Technical Training for more details.
Context
Sensitive
Help
Graphical Designer
Interface
PSoC
Designer
Commands
For up-to-date Ordering, Packaging, and Electrical Specification
information, reference the latest PSoC device data sheets on
the web at http://www.cypress.com/psoc.
Manufacturing
Information
File
Project
Database
User
Modules
Library
Technical Support
PSoC application engineers take pride in fast and accurate
response. They can be reached with a 4-hour guaranteed
response at http://www.cypress.com/support/login.cfm.
Emulation
Pod
In-Circuit
Emulator
Device
Programmer
Application Notes
A long list of application notes will assist you in every aspect of
your design effort. To view the PSoC application notes, go to
the http://www.cypress.com web site and select Application
Notes under the Design Resources list located in the center of
the web page. Application notes are listed by date as default.
October 17, 2006
Document No. 38-12028 Rev. *F
PSoC Designer Subsystems
4
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
PSoC Designer Software Subsystems
Device Editor
Debugger
The Device Editor subsystem allows the user to select different
onboard analog and digital components called user modules
using the PSoC blocks. Examples of user modules are ADCs,
DACs, Amplifiers, and Filters.
The PSoC Designer Debugger subsystem provides hardware
in-circuit emulation, allowing the designer to test the program in
a physical system while providing an internal view of the PSoC
device. Debugger commands allow the designer to read and
program and read and write data memory, read and write IO
registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The
debugger also allows the designer to create a trace buffer of
registers and memory locations of interest.
The device editor also supports easy development of multiple
configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.
PSoC Designer sets up power-on initialization tables for
selected PSoC block configurations and creates source code
for an application framework. The framework contains software
to operate the selected components and, if the project uses
more than one operating configuration, contains routines to
switch between different sets of PSoC block configurations at
run time. PSoC Designer can print out a configuration sheet for
a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the
framework is generated, the user can add application-specific
code to flesh out the framework. It’s also possible to change the
selected components and regenerate the framework.
Online Help System
The online help system displays online, context-sensitive help
for the user. Designed for procedural and quick reference, each
functional subsystem has its own context-sensitive help. This
system also provides tutorials and links to FAQs and an Online
Support Forum to aid the designer in getting started.
Hardware Tools
In-Circuit Emulator
Design Browser
The Design Browser allows users to select and import preconfigured designs into the user’s project. Users can easily browse
a catalog of preconfigured designs to facilitate time-to-design.
Examples provided in the tools include a 300-baud modem, LIN
Bus master and slave, fan controller, and magnetic card reader.
Application Editor
In the Application Editor you can edit your C language and
Assembly language source code. You can also assemble, compile, link, and build.
A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability
to program single devices.
The emulator consists of a base unit that connects to the PC by
way of the parallel or USB port. The base unit is universal and
will operate with all PSoC devices. Emulation pods for each
device family are available separately. The emulation pod takes
the place of the PSoC device in the target board and performs
full speed (24 MHz) operation.
Assembler. The macro assembler allows the assembly code
to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative
mode, and linked with other software modules to get absolute
addressing.
C Language Compiler. A C language compiler is available
that supports PSoC family devices. Even if you have never
worked in the C language before, the product quickly allows you
to create complete C programs for the PSoC family devices.
The embedded, optimizing C compiler provides all the features
of C tailored to the PSoC architecture. It comes complete with
embedded libraries providing port and bus operations, standard
keypad and display support, and extended math functionality.
October 17, 2006
Document No. 38-12028 Rev. *F
5
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
Designing with User Modules
The development process for the PSoC device differs from that
of a traditional fixed function microprocessor. The configurable
analog and digital hardware blocks give the PSoC architecture
a unique flexibility that pays dividends in managing specification
change during development and by lowering inventory costs.
These configurable resources, called PSoC Blocks, have the
ability to implement a wide variety of user-selectable functions.
Each block has several registers that determine its function and
connectivity to other blocks, multiplexers, buses and to the IO
pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk
of having to select a different part to meet the final design
requirements.
Device Editor
User
Module
Selection
The API functions are documented in user module data sheets
that are viewed directly in the PSoC Designer IDE. These data
sheets explain the internal operation of the user module and
provide performance specifications. Each data sheet describes
the use of each user module parameter and documents the setting of each register controlled by the user module.
The development process starts when you open a new project
and bring up the Device Editor, a graphical user interface (GUI)
for configuring the hardware. You pick the user modules you
need for your project and map them onto the PSoC blocks with
point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this
stage, you also configure the clock source connections and
enter parameter values directly or by selecting values from
drop-down menus. When you are ready to test the hardware
configuration or move on to developing code for the project, you
perform the “Generate Application” step. This causes PSoC
Designer to generate source code that automatically configures
the device to your specification and provides the high-level user
module API functions.
October 17, 2006
Source
Code
Generator
Generate
Application
Application Editor
To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of
pre-built, pre-tested hardware peripheral functions, called “User
Modules.” User modules make selecting and implementing
peripheral devices simple, and come in analog, digital, and
mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals
such as DTMF Generators and Bi-Quad analog filter sections.
Each user module establishes the basic register settings that
implement the selected function. It also provides parameters
that allow you to tailor its precise configuration to your particular
application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8
bits of resolution. The user module parameters permit you to
establish the pulse width and duty cycle. User modules also
provide tested software to cut your development time. The user
module application programming interface (API) provides highlevel functions to control and respond to hardware events at
run-time. The API also provides optional interrupt service routines that you can adapt as needed.
Placement
and
Parameterization
Project
Manager
Source
Code
Editor
Build
Manager
Build
All
Debugger
Interface
to ICE
Storage
Inspector
Event &
Breakpoint
Manager
User Module and Source Code Development Flows
The next step is to write your main program, and any sub-routines using PSoC Designer’s Application Editor subsystem.
The Application Editor includes a Project Manager that allows
you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor
provides syntax coloring and advanced edit features for both C
and assembly language. File search capabilities include simple
string searches and recursive “grep-style” patterns. A single
mouse click invokes the Build Manager. It employs a professional-strength “makefile” system to automatically analyze all
file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies
used by the compiler and linker. Syntax errors are displayed in
a console window. Double clicking the error message takes you
directly to the offending line of source code. When all is correct,
the linker builds a HEX file image suitable for programming.
The last step in the development process takes place inside the
PSoC Designer’s Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it
runs at full speed. Debugger capabilities rival those of systems
costing many times more. In addition to traditional single-step,
run-to-breakpoint and watch-variable features, the Debugger
provides a large trace buffer and allows you define complex
breakpoint events that include monitoring address and data bus
values, memory locations and external signals.
Document No. 38-12028 Rev. *F
6
[+] Feedback
CY8C24x23A Final Data Sheet
PSoC® Overview
Document Conventions
Table of Contents
Acronyms Used
The following table lists the acronyms that are used in this document.
Acronym
For an in depth discussion and more information on your PSoC
device, obtain the PSoC Mixed-Signal Array Technical Reference Manual. This document encompasses and is organized
into the following chapters and sections.
Description
1.
AC
alternating current
ADC
analog-to-digital converter
API
application programming interface
CPU
central processing unit
CT
continuous time
DAC
digital-to-analog converter
DC
direct current
ECO
external crystal oscillator
EEPROM
electrically erasable programmable read-only memory
FSR
full scale range
GPIO
general purpose IO
GUI
graphical user interface
HBM
human body model
ICE
in-circuit emulator
ILO
internal low speed oscillator
IMO
internal main oscillator
IO
input/output
IPOR
imprecise power on reset
LSb
least-significant bit
LVD
low voltage detect
MSb
most-significant bit
PC
program counter
PLL
phase-locked loop
POR
power on reset
PPOR
precision power on reset
PSoC®
Programmable System-on-Chip™
PWM
pulse width modulator
SC
switched capacitor
SLIMO
slow IMO
SMP
switch mode pump
SRAM
static random access memory
1.1
........................................................................................... 8
8-Pin Part Pinout ............................................................. 8
20-Pin Part Pinout ........................................................... 9
28-Pin Part Pinout ......................................................... 10
32-Pin Part Pinout ......................................................... 11
56-Pin Part Pinout ......................................................... 12
Register Reference ................................................................................ 14
2.1
Register Conventions ................................................................... 14
2.1.1
Abbreviations Used ....................................................... 14
2.2
Register Mapping Tables ............................................................. 14
3.
Electrical Specifications ....................................................................... 17
3.1
Absolute Maximum Ratings ........................................................ 18
3.2
Operating Temperature ............................................................... 18
3.3
DC Electrical Characteristics ........................................................ 19
3.3.1
DC Chip-Level Specifications ........................................ 19
3.3.2
DC General Purpose IO Specifications ......................... 20
3.3.3
DC Operational Amplifier Specifications ....................... 21
3.3.4
DC Low Power Comparator Specifics ........................... 23
3.3.5
DC Analog Output Buffer Specifications ....................... 24
3.3.6
DC Switch Mode Pump Specifications .......................... 26
3.3.7
DC Analog Reference Specifications ............................ 27
3.3.8
DC Analog PSoC Block Specifications .......................... 28
3.3.9
DC POR, SMP, and LVD Specifications ....................... 29
3.3.10 DC Programming Specifications ................................... 30
3.4
AC Electrical Characteristics ........................................................ 31
3.4.1
AC Chip-Level Specifications ........................................ 31
3.4.2
AC General Purpose IO Specifications ......................... 34
3.4.3
AC Operational Amplifier Specifications ........................ 35
3.4.4
AC Low Power Comparator Specifications ................... 38
3.4.5
AC Digital Block Specifications ..................................... 38
3.4.6
AC Analog Output Buffer Specifications ........................ 40
3.4.7
AC External Clock Specifications .................................. 41
3.4.8
AC Programming Specifications .................................... 42
3.4.9
AC I2C Specifications .................................................... 43
4.
Packaging Information .......................................................................... 44
4.1
Packaging Dimensions ................................................................. 44
4.2
Thermal Impedances .................................................................. 49
4.3
Capacitance on Crystal Pins ....................................................... 50
4.4
Solder Reflow Peak Temperature ................................................ 50
5.
Development Tool Selection ................................................................ 51
5.1
Software ....................................................................................... 51
5.1.1
PSoC Designer .............................................................. 51
5.1.2
PSoC Express ............................................................... 51
5.1.3
PSoC Programmer ........................................................ 51
5.1.4
CY3202-C iMAGEcraft C Compiler ............................... 51
5.2
Development Kits ......................................................................... 51
5.2.1
CY3215-DK Basic Development Kit .............................. 51
5.2.2
CY3210-ExpressDK Development Kit ........................... 52
5.3
Evaluation Tools ........................................................................... 52
5.3.1
CY3210-MiniProg1 ........................................................ 52
5.3.2
CY3210-PSoCEval1 ...................................................... 52
5.3.3
CY3214-PSoCEvalUSB ................................................ 52
5.4
Device Programmers ................................................................... 52
5.4.1
CY3216 Modular Programmer ...................................... 52
5.4.2
CY3207ISSP In-System Programmer ............................ 52
5.5
Accessories (Emulation and Programming) ................................. 53
5.6
3rd-Party Tools ............................................................................. 53
5.7
Build a PSoC Emulator into Your Board ...................................... 53
6.
Ordering Information ............................................................................ 54
6.1
Ordering Code Definitions ............................................................ 54
7.
Sales and Company Information ......................................................... 55
7.1
Copyrights and Code Protection .................................................. 55
A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 17 lists all the abbreviations
used to measure the PSoC devices.
Numeric Naming
Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or
‘3Ah’). Hexidecimal numbers may also be represented by a ‘0x’
prefix, the C coding convention. Binary numbers have an
appended lowercase ‘b’ (e.g., 01010100b’ or ‘01000011b’).
Numbers not indicated by an ‘h’ or ‘b’ are decimal.
Pinouts
1.1.1
1.1.2
1.1.3
1.1.4
1.1.5
2.
Units of Measure
October 17, 2006
Pin Information ........................................................................................ 8
Document No. 38-12028 Rev. *F
7
[+] Feedback
1. Pin Information
This chapter describes, lists, and illustrates the CY8C24x23A PSoC device pins and pinout configurations.
1.1
Pinouts
The CY8C24x23A PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every
port pin (labeled with a “P”) is capable of Digital IO. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.
1.1.1
8-Pin Part Pinout
Table 1-1. 8-Pin Part Pinout (PDIP, SOIC)
Pin
No.
Type
Pin
Name
Description
Digital
Analog
1
IO
IO
P0[5]
Analog column mux input and column output.
2
IO
IO
P0[3]
Analog column mux input and column output.
3
IO
P1[1]
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vss
Ground connection.
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
4
Power
5
IO
6
IO
I
P0[2]
Analog column mux input.
7
IO
I
P0[4]
Analog column mux input.
Vdd
Supply voltage.
8
Power
CY8C24123A 8-Pin PSoC Device
A, IO, P0[5]
A, IO, P0[3]
I2CSCL,XTALin, P1[1]
Vss
1
8
2PDIP 7
3SOIC6
4
5
Vdd
P0[4], A, I
P0[2], A, I
P1[0],XTALout,I2CSDA
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 17, 2006
Document No. 38-12028 Rev. *F
8
[+] Feedback
CY8C24x23A Final Data Sheet
1.1.2
1. Pin Information
20-Pin Part Pinout
Table 1-2. 20-Pin Part Pinout (PDIP, SSOP, SOIC)
Pin
No.
Type
Digital
Analog
Pin
Name
1
IO
I
P0[7]
Analog column mux input.
2
IO
IO
P0[5]
Analog column mux input and column output.
3
IO
IO
P0[3]
Analog column mux input and column output.
4
IO
I
P0[1]
Analog column mux input.
SMP
Switch Mode Pump (SMP) connection to
external components required.
5
Power
6
IO
P1[7]
I2C Serial Clock (SCL).
7
IO
P1[5]
I2C Serial Data (SDA).
8
IO
P1[3]
9
IO
P1[1]
10
Power
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vss
Ground connection.
11
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
12
IO
P1[2]
13
IO
P1[4]
14
IO
P1[6]
15
Input
XRES
Active high external reset with internal pull
down.
IO
I
P0[0]
Analog column mux input.
17
IO
I
P0[2]
Analog column mux input.
18
IO
I
P0[4]
Analog column mux input.
19
IO
I
P0[6]
Analog column mux input.
Vdd
Supply voltage.
Power
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
SMP
I2CSCL,P1[7]
I2C SDA,P1[5]
P1[3]
I2CSCL, XTALin,P1[1]
Vss
1
2
3
4
5
6
7
8
9
10
PDIP
SSOP
SOIC
20
19
18
17
16
15
14
13
12
11
Vdd
P0[6], A, I
P0[4], A, I
P0[2], A, I
P0[0], A, I
XRES
P1[6]
P1[4],EXTCLK
P1[2]
P1[0],XTALout,I2CSDA
Optional External Clock Input (EXTCLK).
16
20
CY8C24223A 20-Pin PSoC Device
Description
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 17, 2006
Document No. 38-12028 Rev. *F
9
[+] Feedback
CY8C24x23A Final Data Sheet
1.1.3
1. Pin Information
28-Pin Part Pinout
Table 1-3. 28-Pin Part Pinout (PDIP, SSOP, SOIC)
Pin
No.
Type
Digital
Analog
Pin
Name
1
IO
I
P0[7]
Analog column mux input.
2
IO
IO
P0[5]
Analog column mux input and column output.
3
IO
IO
P0[3]
Analog column mux input and column output.
4
IO
I
P0[1]
Analog column mux input.
5
IO
6
IO
7
IO
8
IO
9
P2[7]
P2[5]
I
I
Power
P2[3]
Direct switched capacitor block input.
P2[1]
Direct switched capacitor block input.
SMP
Switch Mode Pump (SMP) connection to
external components required.
10
IO
P1[7]
I2C Serial Clock (SCL).
11
IO
P1[5]
I2C Serial Data (SDA).
12
IO
P1[3]
13
IO
P1[1]
14
Power
Vss
Ground connection.
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
16
IO
P1[2]
17
IO
P1[4]
18
IO
P1[6]
Input
XRES
Active high external reset with internal pull
down.
Direct switched capacitor block input.
IO
I
P2[0]
21
IO
I
P2[2]
Direct switched capacitor block input.
22
IO
P2[4]
External Analog Ground (AGND).
23
IO
P2[6]
External Voltage Reference (VRef).
24
IO
I
P0[0]
Analog column mux input.
25
IO
I
P0[2]
Analog column mux input.
26
IO
I
P0[4]
Analog column mux input.
27
IO
I
P0[6]
Analog column mux input.
Vdd
Supply voltage.
Power
1
2
3
4
5
6
7
8
9
10
11
12
13
14
PDIP
SSOP
SOIC
28
27
26
25
24
23
22
21
20
19
18
17
16
15
Vdd
P0[6], A, I
P0[4], A, I
P0[2], A, I
P0[0], A, I
P2[6],ExternalVRef
P2[4],ExternalAGND
P2[2], A, I
P2[0], A, I
XRES
P1[6]
P1[4],EXTCLK
P1[2]
P1[0],XTALout,I2CSDA
Optional External Clock Input (EXTCLK).
20
28
A, I, P0[7]
A, IO, P0[5]
A, IO, P0[3]
A, I, P0[1]
P2[7]
P2[5]
A, I, P2[3]
A, I, P2[1]
SMP
I2CSCL,P1[7]
I2CSDA, P1[5]
P1[3]
I2CSCL,XTALin, P1[1]
Vss
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
15
19
CY8C24423A 28-Pin PSoC Device
Description
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See
the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 17, 2006
Document No. 38-12028 Rev. *F
10
[+] Feedback
CY8C24x23A Final Data Sheet
1.1.4
1. Pin Information
32-Pin Part Pinout
Table 1-4. 32-Pin Part Pinout (QFN**)
IO
2
IO
3
IO
I
P2[3]
Direct switched capacitor block input.
4
IO
I
P2[1]
Direct switched capacitor block input.
P2[7]
P2[5]
5
Power
Vss
Ground connection.
6
Power
SMP
Switch Mode Pump (SMP) connection to
external components required.
7
IO
P1[7]
I2C Serial Clock (SCL).
8
IO
P1[5]
I2C Serial Data (SDA).
NC
No connection.
9
10
IO
P1[3]
11
IO
P1[1]
Power
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vss
Ground connection.
13
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
14
IO
P1[2]
15
IO
P1[4]
Optional External Clock Input (EXTCLK).
NC
No connection.
16
17
IO
18
P2[7]
P2[5]
A, I, P2[3]
A, I, P2[1]
Vss
SMP
I2CSCL, P1[7]
I2CSDA, P1[5]
P1[6]
Input
XRES
Active high external reset with internal pull
down.
Direct switched capacitor block input.
19
IO
I
P2[0]
20
IO
I
P2[2]
Direct switched capacitor block input.
21
IO
P2[4]
External Analog Ground (AGND).
22
IO
P2[6]
External Voltage Reference (VRef).
23
IO
I
P0[0]
Analog column mux input.
24
IO
I
P0[2]
Analog column mux input.
NC
No connection.
25
26
IO
I
P0[4]
Analog column mux input.
27
IO
I
P0[6]
Analog column mux input.
28
P0[1], A, I
P0[3], A, IO
P0[5], A, IO
P0[7], A, I
Vdd
P0[6], A, I
1
12
CY8C24423A 32-Pin PSoC Device
Description
Power
Vdd
Supply voltage.
29
IO
I
P0[7]
Analog column mux input.
30
IO
IO
P0[5]
Analog column mux input and column output.
31
IO
IO
P0[3]
Analog column mux input and column output.
32
IO
I
P0[1]
Analog column mux input.
1
2
3
4
5
6
7
8
P0[4], A, I
NC
Pin
Name
32
31
30
29
28
27
26
25
Analog
QFN
(Top View )
24
23
22
21
20
19
18
17
9
10
I2CSCL,XTALin,P1[1] 11
Vss 12
I2CSDA,XTALout,P1[0] 13
P1[2] 14
EXTCLK,P1[4] 15
NC 16
Type
Digital
P0[2], A, I
P0[0], A, I
P2[6],External VRef
P2[4],External AGND
P2[2], A, I
P2[0], A, I
XRES
P1[6]
NC
P1[3]
Pin
No.
LEGEND: A = Analog, I = Input, and O = Output.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.
** The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it
should be electrically floated and not connected to any other signal.
October 17, 2006
Document No. 38-12028 Rev. *F
11
[+] Feedback
CY8C24x23A Final Data Sheet
1.1.5
1. Pin Information
56-Pin Part Pinout
The 56-pin SSOP part is for the CY8C24000A On-Chip Debug (OCD) PSoC device.
Note This part is only used for in-circuit debugging. It is NOT available for production.
Table 1-5. 56-Pin Part Pinout (SSOP)
Pin
No.
Type
Pin
Name
Analog
NC
No connection.
2
IO
I
P0[7]
Analog column mux input.
3
IO
I
P0[5]
Analog column mux input and column output.
4
IO
I
P0[3]
Analog column mux input and column output.
5
IO
I
P0[1]
Analog column mux input.
1
6
IO
P2[7]
7
IO
P2[5]
8
IO
I
P2[3]
Direct switched capacitor block input.
9
IO
I
P2[1]
Direct switched capacitor block input.
10
IO
P4[7]
11
IO
P4[5]
12
IO
I
13
IO
I
14
OCD
15
OCD
16
OCDO
OCD odd data output.
SMP
Switch Mode Pump (SMP) connection to
required external components.
P3[7]
18
IO
P3[5]
19
IO
P3[3]
20
IO
P3[1]
21
IO
P5[3]
22
IO
P5[1]
23
IO
P1[7]
I2C Serial Clock (SCL).
24
IO
P1[5]
I2C Serial Data (SDA).
NC
No connection.
26
IO
P1[3]
27
IO
P1[1]
Power
29
30
52
51
11
12
13
14
15
16
17
I2C SDA, P1[5]
NC
P1[3]
SCLK, I2C SCL, XTALIn, P1[1]
Vss
24
25
26
27
28
18
19
20
21
22
23
SSOP
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
Vdd
P0[6], AI
P0[4], AIO
P0[2], AIO
P0[0], AI
P2[6], External VRef
P2[4], External AGND
P2[2], AI
P2[0], AI
P4[6]
P4[4]
P4[2]
P4[0]
CCLK
HCLK
XRES
P3[6]
P3[4]
P3[2]
P3[0]
P5[2]
P5[0]
P1[6]
P1[4], EXTCLK
P1[2]
P1[0], XTALOut, I2C SDA, SDATA
NC
NC
Not for Production
Crystal Input (XTALin), I2C Serial Clock
(SCL), ISSP-SCLK*.
Vdd
Supply voltage.
NC
No connection.
NC
No connection..
31
IO
P1[0]
Crystal Output (XTALout), I2C Serial Data
(SDA), ISSP-SDATA*.
32
IO
P1[2]
33
IO
P1[4]
34
IO
P1[6]
35
IO
P5[0]
36
IO
P5[2]
37
IO
P3[0]
38
IO
P3[2]
39
IO
P3[4]
40
IO
41
56
55
54
53
1
2
3
4
5
6
7
8
9
10
OCDE
OCDO
SMP
P3[7]
P3[5]
P3[3]
P3[1]
P5[3]
P5[1]
I2C SCL, P1[7]
OCD even data IO.
IO
28
P2[5]
AI, P2[3]
AI, P2[1]
P4[7]
P4[5]
P4[3]
P4[1]
P4[1]
17
25
NC
AI, P0[7]
AIO, P0[5]
AIO, P0[3]
AI, P0[1]
P2[7]
P4[3]
OCDE
Power
CY8C24000A 56-Pin PSoC Device
Description
Digital
Optional External Clock Input (EXTCLK).
P3[6]
Input
XRES
Active high external reset with internal pull
down.
42
OCD
HCLK
OCD high-speed clock output.
43
OCD
CCLK
OCD CPU clock output.
44
IO
P4[0]
45
IO
P4[2]
46
IO
P4[4]
47
IO
P4[6]
October 17, 2006
Document No. 38-12028 Rev. *F
12
[+] Feedback
CY8C24x23A Final Data Sheet
1. Pin Information
Table 1-5. 56-Pin Part Pinout (SSOP)
48
IO
I
P2[0]
49
IO
I
P2[2]
Direct switched capacitor block input.
50
IO
P2[4]
External Analog Ground (AGND).
51
IO
P2[6]
External Voltage Reference (VRef).
52
IO
I
P0[0]
Analog column mux input.
53
IO
I
P0[2]
Analog column mux input and column output.
54
IO
I
P0[4]
Analog column mux input and column output.
55
IO
I
P0[6]
Analog column mux input.
Vdd
Supply voltage.
56
Power
Direct switched capacitor block input.
LEGEND: A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.
* These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.
October 17, 2006
Document No. 38-12028 Rev. *F
13
[+] Feedback
2. Register Reference
This chapter lists the registers of the CY8C24x23A PSoC device. For detailed register information, reference the
PSoC Mixed-Signal Array Technical Reference Manual.
2.1
2.1.1
Register Conventions
2.2
Abbreviations Used
The register conventions specific to this section are listed in the
following table.
Convention
R
Description
Read register or bit(s)
W
Write register or bit(s)
L
Logical register or bit(s)
C
Clearable register or bit(s)
#
Access is bit specific
October 17, 2006
Register Mapping Tables
The PSoC device has a total register address space of 512
bytes. The register space is referred to as IO space and is
divided into two banks. The XOI bit in the Flag register (CPU_F)
determines which bank the user is currently in. When the XOI
bit is set the user is in Bank 1.
Note In the following register mapping tables, blank fields are
reserved and should not be accessed.
Document No. 38-12028 Rev. *F
14
[+] Feedback
CY8C24x23A Final Data Sheet
2. Register Reference
Register Map Bank 0 Table: User Space
RW
RW
RW
RW
RW
RW
RW
RW
I2C_CFG
I2C_SCR
I2C_DR
I2C_MSCR
INT_CLR0
INT_CLR1
INT_CLR3
INT_MSK3
INT_MSK0
INT_MSK1
INT_VC
RES_WDT
DEC_DH
DEC_DL
DEC_CR0
DEC_CR1
MUL_X
MUL_Y
MUL_DH
MUL_DL
ACC_DR1
ACC_DR0
ACC_DR3
ACC_DR2
RW
RW
RW
RW
RW
RW
RW
CPU_F
CPU_SCR1
CPU_SCR0
Document No. 38-12028 Rev. *F
Access
RW
RW
RW
RW
RW
RW
RW
RW
Addr
(0,Hex)
Name
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
ASD20CR0
90
ASD20CR1
91
ASD20CR2
92
ASD20CR3
93
ASC21CR0
94
ASC21CR1
95
ASC21CR2
96
ASC21CR3
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
RDI0RI
B0
RDI0SYN
B1
RDI0IS
B2
RDI0LT0
B3
RDI0LT1
B4
RDI0RO0
B5
RDI0RO1
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
# Access is bit specific.
Access
October 17, 2006
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
Addr
(0,Hex)
00
RW
40
01
RW
41
02
RW
42
03
RW
43
04
RW
44
05
RW
45
06
RW
46
07
RW
47
08
RW
48
09
RW
49
0A
RW
4A
0B
RW
4B
0C
4C
0D
4D
0E
4E
0F
4F
10
50
11
51
12
52
13
53
14
54
15
55
16
56
17
57
18
58
19
59
1A
5A
1B
5B
1C
5C
1D
5D
1E
5E
1F
5F
DBB00DR0
20
#
AMX_IN
60
RW
DBB00DR1
21
W
61
DBB00DR2
22
RW
62
DBB00CR0
23
#
ARF_CR
63
RW
DBB01DR0
24
#
CMP_CR0
64
#
DBB01DR1
25
W
ASY_CR
65
#
DBB01DR2
26
RW
CMP_CR1
66
RW
DBB01CR0
27
#
67
DCB02DR0
28
#
68
DCB02DR1
29
W
69
DCB02DR2
2A
RW
6A
DCB02CR0
2B
#
6B
DCB03DR0
2C
#
6C
DCB03DR1
2D
W
6D
DCB03DR2
2E
RW
6E
DCB03CR0
2F
#
6F
30
ACB00CR3
70
RW
31
ACB00CR0
71
RW
32
ACB00CR1
72
RW
33
ACB00CR2
73
RW
34
ACB01CR3
74
RW
35
ACB01CR0
75
RW
36
ACB01CR1
76
RW
37
ACB01CR2
77
RW
38
78
39
79
3A
7A
3B
7B
3C
7C
3D
7D
3E
7E
3F
7F
Blank fields are Reserved and should not be accessed.
Name
Access
Addr
(0,Hex)
Name
Access
Addr
(0,Hex)
Name
PRT0DR
PRT0IE
PRT0GS
PRT0DM2
PRT1DR
PRT1IE
PRT1GS
PRT1DM2
PRT2DR
PRT2IE
PRT2GS
PRT2DM2
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
DD
DE
DF
E0
E1
E2
E3
E4
E5
E6
E7
E8
E9
EA
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
F7
F8
F9
FA
FB
FC
FD
FE
FF
RW
#
RW
#
RW
RW
RW
RW
RW
RW
RC
W
RC
RC
RW
RW
W
W
R
R
RW
RW
RW
RW
RL
#
#
15
[+] Feedback
CY8C24x23A Final Data Sheet
2. Register Reference
Register Map Bank 1 Table: Configuration Space
RW
RW
RW
RW
RW
RW
RW
C0
C1
C2
C3
C4
C5
C6
C7
C8
C9
CA
CB
CC
CD
CE
CF
GDI_O_IN
D0
GDI_E_IN
D1
GDI_O_OU
D2
GDI_E_OU
D3
D4
D5
D6
D7
D8
D9
DA
DB
DC
OSC_GO_EN DD
OSC_CR4
DE
OSC_CR3
DF
OSC_CR0
E0
OSC_CR1
E1
OSC_CR2
E2
VLT_CR
E3
VLT_CMP
E4
E5
E6
E7
IMO_TR
E8
ILO_TR
E9
BDG_TR
EA
ECO_TR
EB
EC
ED
EE
EF
F0
F1
F2
F3
F4
F5
F6
CPU_F
F7
F8
F9
FA
FB
FC
FD
CPU_SCR1
FE
CPU_SCR0
FF
Document No. 38-12028 Rev. *F
Access
RW
RW
RW
RW
RW
RW
RW
RW
Addr
(1,Hex)
RW
RW
RW
RW
RW
RW
RW
RW
Name
80
81
82
83
84
85
86
87
88
89
8A
8B
8C
8D
8E
8F
ASD20CR0
90
ASD20CR1
91
ASD20CR2
92
ASD20CR3
93
ASC21CR0
94
ASC21CR1
95
ASC21CR2
96
ASC21CR3
97
98
99
9A
9B
9C
9D
9E
9F
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
AA
AB
AC
AD
AE
AF
RDI0RI
B0
RDI0SYN
B1
RDI0IS
B2
RDI0LT0
B3
RDI0LT1
B4
RDI0RO0
B5
RDI0RO1
B6
B7
B8
B9
BA
BB
BC
BD
BE
BF
# Access is bit specific.
Access
October 17, 2006
ASC10CR0
ASC10CR1
ASC10CR2
ASC10CR3
ASD11CR0
ASD11CR1
ASD11CR2
ASD11CR3
Addr
(1,Hex)
00
RW
40
01
RW
41
02
RW
42
03
RW
43
04
RW
44
05
RW
45
06
RW
46
07
RW
47
08
RW
48
09
RW
49
0A
RW
4A
0B
RW
4B
0C
4C
0D
4D
0E
4E
0F
4F
10
50
11
51
12
52
13
53
14
54
15
55
16
56
17
57
18
58
19
59
1A
5A
1B
5B
1C
5C
1D
5D
1E
5E
1F
5F
DBB00FN
20
RW
CLK_CR0
60
RW
DBB00IN
21
RW
CLK_CR1
61
RW
DBB00OU
22
RW
ABF_CR0
62
RW
23
AMD_CR0
63
RW
DBB01FN
24
RW
64
DBB01IN
25
RW
65
DBB01OU
26
RW
AMD_CR1
66
RW
27
ALT_CR0
67
RW
DCB02FN
28
RW
68
DCB02IN
29
RW
69
DCB02OU
2A
RW
6A
2B
6B
DCB03FN
2C
RW
6C
DCB03IN
2D
RW
6D
DCB03OU
2E
RW
6E
2F
6F
30
ACB00CR3
70
RW
31
ACB00CR0
71
RW
32
ACB00CR1
72
RW
33
ACB00CR2
73
RW
34
ACB01CR3
74
RW
35
ACB01CR0
75
RW
36
ACB01CR1
76
RW
37
ACB01CR2
77
RW
38
78
39
79
3A
7A
3B
7B
3C
7C
3D
7D
3E
7E
3F
7F
Blank fields are Reserved and should not be accessed.
Name
Access
Addr
(1,Hex)
Name
Access
Addr
(1,Hex)
Name
PRT0DM0
PRT0DM1
PRT0IC0
PRT0IC1
PRT1DM0
PRT1DM1
PRT1IC0
PRT1IC1
PRT2DM0
PRT2DM1
PRT2IC0
PRT2IC1
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
RW
R
W
W
RW
W
RL
#
#
16
[+] Feedback
3. Electrical Specifications
This chapter presents the DC and AC electrical specifications of the CY8C24x23A PSoC device. For the most up to date electrical
specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.
Specifications are valid for -40oC ≤ TA ≤ 85oC and TJ ≤ 100oC, except where noted.
Refer to Table 3-21 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.
5.25
SLIMO Mode = 0
5.25
S L IM O
M o d e =1
4.75
Vdd Voltage
Vdd Voltage
l id g
V a a tin
n
r
pe g io
Re
O
4.75
3.60
3.00
3.00
2.40
2.40
9 3 kHz
1 2 MHz
3 MHz
S L IM O
M o d e =0
S L IM O
S L IM O
M o d e =1
M o d e =0
S L IM O S L IM O
M o d e =1 M o d e =1
2 4 MHz
9 3 kHz
6 MHz
1 2 MHz
2 4 MHz
IM O F r e q u e n c y
C PU F r e q u e n c y
Figure 3-1a. Voltage versus CPU Frequency
Figure 3-1b. IMO Frequency Trim Options
The following table lists the units of measure that are used in this chapter.
Table 3-1: Units of Measure
Symbol
Unit of Measure
Symbol
Unit of Measure
degree Celsius
µW
microwatts
dB
decibels
mA
milli-ampere
fF
femto farad
ms
milli-second
Hz
hertz
mV
milli-volts
KB
1024 bytes
nA
nanoampere
Kbit
1024 bits
ns
nanosecond
kHz
kilohertz
nV
nanovolts
kΩ
kilohm
Ω
ohm
MHz
megahertz
pA
picoampere
MΩ
megaohm
pF
picofarad
µA
microampere
pp
peak-to-peak
µF
microfarad
ppm
µH
microhenry
ps
picosecond
µs
microsecond
sps
samples per second
µV
microvolts
σ
sigma: one standard deviation
microvolts root-mean-square
V
volts
o
C
µVrms
October 17, 2006
parts per million
Document No. 38-12028 Rev. *F
17
[+] Feedback
CY8C24x23A Final Data Sheet
3.1
3. Electrical Specifications
Absolute Maximum Ratings
Table 3-2. Absolute Maximum Ratings
Symbol
Description
Min
Typ
Max
Units
TSTG
Storage Temperature
-55
25
+100
oC
TA
Ambient Temperature with Power Applied
-40
–
+85
oC
Vdd
Supply Voltage on Vdd Relative to Vss
-0.5
–
+6.0
V
VIO
DC Input Voltage
Vss - 0.5
–
Vdd + 0.5
V
VIOZ
DC Voltage Applied to Tri-state
Vss - 0.5
–
Vdd + 0.5
V
IMIO
Maximum Current into any Port Pin
-25
–
+50
mA
ESD
Electro Static Discharge Voltage
2000
–
–
V
LU
Latch-up Current
–
–
200
mA
3.2
Notes
Higher storage temperatures will reduce data
retention time. Recommended storage temperature is +25oC ± 25oC. Extended duration storage temperatures above 65oC will degrade
reliability.
Human Body Model ESD.
Operating Temperature
Table 3-3. Operating Temperature
Symbol
Description
Min
Typ
Max
Units
TA
Ambient Temperature
-40
–
+85
o
C
TJ
Junction Temperature
-40
–
+100
o
C
October 17, 2006
Document No. 38-12028 Rev. *F
Notes
The temperature rise from ambient to junction is
package specific. See “Thermal Impedances”
on page 49. The user must limit the power consumption to comply with this requirement.
18
[+] Feedback
CY8C24x23A Final Data Sheet
3.3
3.3.1
3. Electrical Specifications
DC Electrical Characteristics
DC Chip-Level Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-4. DC Chip-Level Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
Vdd
Supply Voltage
2.4
–
5.25
V
See DC POR and LVD specifications, Table 319 on page 29.
IDD
Supply Current
–
5
8
mA
Conditions are Vdd = 5.0V, TA = 25 oC, CPU = 3
MHz, SYSCLK doubler disabled, VC1 = 1.5
MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24
MHz.
IDD3
Supply Current
–
3.3
6.0
mA
Conditions are Vdd = 3.3V, TA = 25 oC, CPU = 3
MHz, SYSCLK doubler disabled, VC1 = 1.5
MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. SLIMO mode = 0. IMO = 24
MHz.
IDD27
Supply Current
–
2
4
mA
Conditions are Vdd = 2.7V, TA = 25oC, CPU =
0.75 MHz, SYSCLK doubler disabled, VC1 =
0.375 MHz, VC2 = 23.44 kHz, VC3 = 0.09 kHz,
analog power = off. SLIMO mode = 1. IMO = 6
MHz.
ISB
Sleep (Mode) Current with POR, LVD, Sleep Timer, and
WDT.a
–
3
6.5
µA
Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 oC ≤ TA ≤ 55oC, analog
power = off.
ISBH
Sleep (Mode) Current with POR, LVD, Sleep Timer, and
WDT at high temperature.a
–
4
25
µA
Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55 oC < TA ≤ 85oC, analog
power = off.
ISBXTL
Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT,
and external crystal.a
–
4
7.5
µA
Conditions are with properly loaded, 1 µW max,
32.768 kHz crystal. Vdd = 3.3V, -40 oC ≤ TA ≤
55oC, analog power = off.
ISBXTLH
Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT,
and external crystal at high temperature.a
–
5
26
µA
Conditions are with properly loaded, 1µW max,
32.768 kHz crystal. Vdd = 3.3 V, 55 oC < TA ≤
85oC, analog power = off.
VREF
Reference Voltage (Bandgap)
1.28
1.30
1.33
V
Trimmed for appropriate Vdd. Vdd > 3.0V.
VREF27
Reference Voltage (Bandgap)
1.16
1.30
1.33
V
Trimmed for appropriate Vdd. Vdd = 2.4V to
3.0V.
a. Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions
enabled.
October 17, 2006
Document No. 38-12028 Rev. *F
19
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.2
3. Electrical Specifications
DC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-5. 5V and 3.3V DC GPIO Specifications
Symbol
Description
Min
4
Typ
5.6
Max
8
Units
Notes
RPU
Pull-up Resistor
kΩ
RPD
Pull-down Resistor
4
5.6
8
kΩ
VOH
High Output Level
Vdd - 1.0
–
–
V
IOH = 10 mA, Vdd = 4.75 to 5.25V (maximum
40 mA on even port pins (for example, P0[2],
P1[4]), maximum 40 mA on odd port pins (for
example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
VOL
Low Output Level
–
–
0.75
V
IOL = 25 mA, Vdd = 4.75 to 5.25V (maximum
100 mA on even port pins (for example, P0[2],
P1[4]), maximum 100 mA on odd port pins (for
example, P0[3], P1[5])). 150 mA maximum combined IOL budget.
0.8
V
Vdd = 3.0 to 5.25.
V
Vdd = 3.0 to 5.25.
VIL
Input Low Level
–
–
VIH
Input High Level
2.1
–
VH
Input Hysterisis
–
60
–
mV
IIL
Input Leakage (Absolute Value)
–
1
–
nA
Gross tested to 1 µA.
CIN
Capacitive Load on Pins as Input
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
COUT
Capacitive Load on Pins as Output
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
Table 3-6. 2.7V DC GPIO Specifications
Symbol
Description
Min
4
Typ
5.6
Max
8
Units
Notes
RPU
Pull-up Resistor
kΩ
RPD
Pull-down Resistor
4
5.6
8
kΩ
VOH
High Output Level
Vdd - 0.4
–
–
V
IOH = 2 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16
mA maximum, 50 mA Typ combined IOH budget).
VOL
Low Output Level
–
–
0.75
V
IOL = 11.25 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
VIL
Input Low Level
–
–
0.75
V
Vdd = 2.4 to 3.0.
VIH
Input High Level
2.0
–
–
V
Vdd = 2.4 to 3.0.
VH
Input Hysteresis
–
90
–
mV
IIL
Input Leakage (Absolute Value)
–
1
–
nA
Gross tested to 1 µA.
CIN
Capacitive Load on Pins as Input
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
COUT
Capacitive Load on Pins as Output
–
3.5
10
pF
Package and pin dependent. Temp = 25oC.
October 17, 2006
Document No. 38-12028 Rev. *F
20
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.3
3. Electrical Specifications
DC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Cap PSoC
blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block. Typical parameters apply to 5V at
25°C and are for design guidance only.
Table 3-7. 5V DC Operational Amplifier Specifications
Symbol
VOSOA
Description
Min
Typ
Max
Units
Notes
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
–
1.6
10
mV
Power = Medium, Opamp Bias = High
–
1.3
8
mV
Power = High, Opamp Bias = High
–
1.2
7.5
mV
TCVOSOA
Average Input Offset Voltage Drift
–
7.0
35.0
µV/oC
IEBOA
Input Leakage Current (Port 0 Analog Pins)
–
20
–
pA
Gross tested to 1 µA.
CINOA
Input Capacitance (Port 0 Analog Pins)
–
4.5
9.5
pF
Package and pin dependent. Temp = 25oC.
VCMOA
Common Mode Voltage Range
0.0
–
Vdd
V
Common Mode Voltage Range (high power or high
opamp bias)
0.5
–
Vdd - 0.5
The common-mode input voltage range is measured through an analog output buffer. The
specification includes the limitations imposed
by the characteristics of the analog output
buffer.
–
–
dB
Specification is applicable at high power. For all
other bias modes (except high power, high
opamp bias), minimum is 60 dB.
GOLOA
VOHIGHOA
VOLOWOA
ISOA
PSRROA
Open Loop Gain
Power = Low, Opamp Bias = High
60
Power = Medium, Opamp Bias = High
60
Power = High, Opamp Bias = High
80
High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = High
Vdd - 0.2
–
–
V
Power = Medium, Opamp Bias = High
Vdd - 0.2
–
–
V
Power = High, Opamp Bias = High
Vdd - 0.5
–
–
V
Power = Low, Opamp Bias = High
–
–
0.2
V
Power = Medium, Opamp Bias = High
–
–
0.2
V
Power = High, Opamp Bias = High
–
–
0.5
V
Power = Low, Opamp Bias = High
–
150
200
µA
Power = Low, Opamp Bias = High
–
300
400
µA
Power = Medium, Opamp Bias = High
–
600
800
µA
Power = Medium, Opamp Bias = High
–
1200
1600
µA
Power = High, Opamp Bias = High
–
2400
3200
µA
Power = High, Opamp Bias = High
–
4600
6400
µA
Supply Voltage Rejection Ratio
64
80
–
dB
Low Output Voltage Swing (internal signals)
Supply Current (including associated AGND buffer)
October 17, 2006
Document No. 38-12028 Rev. *F
Vss ≤ VIN ≤ (Vdd - 2.25) or (Vdd - 1.25V) ≤ VIN
≤ Vdd.
21
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-8. 3.3V DC Operational Amplifier Specifications
Symbol
VOSOA
Description
Min
Typ
Max
Units
Notes
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
–
1.65
10
mV
Power = Medium, Opamp Bias = High
–
1.32
8
mV
High Power is 5 Volts Only
TCVOSOA
Average Input Offset Voltage Drift
–
7.0
35.0
µV/oC
IEBOA
Input Leakage Current (Port 0 Analog Pins)
–
20
–
pA
Gross tested to 1 µA.
CINOA
Input Capacitance (Port 0 Analog Pins)
–
4.5
9.5
pF
Package and pin dependent. Temp = 25oC.
VCMOA
Common Mode Voltage Range
0.2
–
Vdd - 0.2
V
The common-mode input voltage range is
measured through an analog output buffer.
The specification includes the limitations
imposed by the characteristics of the analog
output buffer.
GOLOA
Open Loop Gain
–
–
dB
Specification is applicable at high power. For
all other bias modes (except high power, high
opamp bias), minimum is 60 dB.
VOHIGHOA
VOLOWOA
ISOA
PSRROA
Power = Low, Opamp Bias = Low
60
Power = Medium, Opamp Bias = Low
60
Power = High, Opamp Bias = Low
80
High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = Low
Vdd - 0.2
–
–
V
Power = Medium, Opamp Bias = Low
Vdd - 0.2
–
–
V
Power = High is 5V only
Vdd - 0.2
–
–
V
Power = Low, Opamp Bias = Low
–
–
0.2
V
Power = Medium, Opamp Bias = Low
–
–
0.2
V
Power = High, Opamp Bias = Low
–
–
0.2
V
Power = Low, Opamp Bias = Low
–
150
200
µA
Power = Low, Opamp Bias = High
–
300
400
µA
Power = Medium, Opamp Bias = Low
–
600
800
µA
Power = Medium, Opamp Bias = High
–
1200
1600
µA
Power = High, Opamp Bias = Low
–
2400
3200
µA
Power = High, Opamp Bias = High
–
4600
6400
µA
Supply Voltage Rejection Ratio
64
80
–
dB
Low Output Voltage Swing (internal signals)
Supply Current (including associated AGND buffer)
October 17, 2006
Document No. 38-12028 Rev. *F
Vss ≤ VIN ≤ (Vdd - 2.25) or (Vdd - 1.25V) ≤
VIN ≤ Vdd..
22
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-9. 2.7V DC Operational Amplifier Specifications
Symbol
VOSOA
Description
Min
Typ
Max
Units
Notes
Input Offset Voltage (absolute value)
Power = Low, Opamp Bias = High
–
1.65
10
mV
Power = Medium, Opamp Bias = High
–
1.32
8
mV
High Power is 5 Volts Only
TCVOSOA
Average Input Offset Voltage Drift
–
7.0
35.0
µV/oC
IEBOA
Input Leakage Current (Port 0 Analog Pins)
–
20
–
pA
Gross tested to 1 µA.
CINOA
Input Capacitance (Port 0 Analog Pins)
–
4.5
9.5
pF
Package and pin dependent. Temp = 25oC.
VCMOA
Common Mode Voltage Range
0.2
–
Vdd - 0.2
V
The common-mode input voltage range is
measured through an analog output buffer.
The specification includes the limitations
imposed by the characteristics of the analog
output buffer.
GOLOA
Open Loop Gain
–
–
dB
Specification is applicable at high power. For
all other bias modes (except high power, high
opamp bias), minimum is 60 dB.
VOHIGHOA
VOLOWOA
ISOA
PSRROA
3.3.4
Power = Low, Opamp Bias = Low
60
Power = Medium, Opamp Bias = Low
60
Power = High
80
High Output Voltage Swing (internal signals)
Power = Low, Opamp Bias = Low
Vdd - 0.2
–
–
V
Power = Medium, Opamp Bias = Low
Vdd - 0.2
–
–
V
Power = High is 5V only
Vdd - 0.2
–
–
V
Power = Low, Opamp Bias = Low
–
–
0.2
V
Power = Medium, Opamp Bias = Low
–
–
0.2
V
Power = High, Opamp Bias = Low
–
–
0.2
V
Power = Low, Opamp Bias = Low
–
150
200
µA
Power = Low, Opamp Bias = High
–
300
400
µA
Power = Medium, Opamp Bias = Low
–
600
800
µA
Power = Medium, Opamp Bias = High
–
1200
1600
µA
Power = High, Opamp Bias = Low
–
2400
3200
µA
Power = High, Opamp Bias = High
–
4600
6400
µA
Supply Voltage Rejection Ratio
64
80
–
dB
Low Output Voltage Swing (internal signals)
Supply Current (including associated AGND buffer)
Vss ≤ VIN ≤ (Vdd - 2.25) or (Vdd - 1.25V) ≤
VIN ≤ Vdd.
DC Low Power Comparator Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V at 25°C and are for design guidance only.
Table 3-10. DC Low Power Comparator Specifications
Symbol
Description
Min
Typ
Max
Units
VREFLPC
Low power comparator (LPC) reference voltage range
0.2
–
Vdd - 1
V
ISLPC
LPC supply current
–
10
40
µA
VOSLPC
LPC voltage offset
–
2.5
30
mV
October 17, 2006
Document No. 38-12028 Rev. *F
Notes
23
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.5
3. Electrical Specifications
DC Analog Output Buffer Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-11. 5V DC Analog Output Buffer Specifications
Symbol
Description
Min
Typ
Max
Units
VOSOB
Input Offset Voltage (Absolute Value)
–
3
12
mV
TCVOSOB
Average Input Offset Voltage Drift
–
+6
–
µV/°C
VCMOB
Common-Mode Input Voltage Range
0.5
–
Vdd - 1.0
V
ROUTOB
Output Resistance
Power = Low
–
1
–
Ω
Power = High
–
1
–
Ω
High Output Voltage Swing (Load = 32 ohms to Vdd/2)
Power = Low
0.5 x Vdd + 1.1 –
–
V
Power = High
0.5 x Vdd + 1.1 –
–
V
VOHIGHOB
VOLOWOB
ISOB
PSRROB
Notes
Low Output Voltage Swing (Load = 32 ohms to Vdd/2)
Power = Low
–
–
0.5 x Vdd - 1.3
V
Power = High
–
–
0.5 x Vdd - 1.3
V
Power = Low
–
1.1
5.1
mA
Power = High
–
2.6
8.8
mA
Supply Voltage Rejection Ratio
52
64
–
dB
Supply Current Including Bias Cell (No Load)
VOUT > (Vdd - 1.25).
Table 3-12. 3.3V DC Analog Output Buffer Specifications
Symbol
Description
Min
Typ
Max
Units
VOSOB
Input Offset Voltage (Absolute Value)
–
3
12
mV
TCVOSOB
Average Input Offset Voltage Drift
–
+6
–
µV/°C
VCMOB
Common-Mode Input Voltage Range
0.5
-
Vdd - 1.0
V
ROUTOB
Output Resistance
Power = Low
–
1
–
Ω
Power = High
–
1
–
Ω
Power = Low
0.5 x Vdd + 1.0 –
–
V
Power = High
0.5 x Vdd + 1.0 –
–
V
Power = Low
–
–
0.5 x Vdd - 1.0
V
Power = High
–
–
0.5 x Vdd - 1.0
V
VOHIGHOB
VOLOWOB
ISOB
High Output Voltage Swing (Load = 1k ohms to Vdd/2)
Low Output Voltage Swing (Load = 1k ohms to Vdd/2)
Supply Current Including Bias Cell (No Load)
0.8
2.0
mA
Power = High
–
2.0
4.3
mA
Supply Voltage Rejection Ratio
52
64
–
dB
Power = Low
PSRROB
Notes
October 17, 2006
Document No. 38-12028 Rev. *F
VOUT > (Vdd - 1.25).
24
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-13. 2.7V DC Analog Output Buffer Specifications
Symbol
Description
Min
Typ
Max
Units
VOSOB
Input Offset Voltage (Absolute Value)
–
3
12
mV
TCVOSOB
Average Input Offset Voltage Drift
–
+6
–
µV/°C
VCMOB
Common-Mode Input Voltage Range
0.5
-
Vdd - 1.0
V
ROUTOB
Output Resistance
Power = Low
–
1
–
Ω
Power = High
–
1
–
Ω
Power = Low
0.5 x Vdd + 0.2 –
–
V
Power = High
0.5 x Vdd + 0.2 –
–
V
Power = Low
–
–
0.5 x Vdd - 0.7
V
Power = High
–
–
0.5 x Vdd - 0.7
V
VOHIGHOB
VOLOWOB
ISOB
High Output Voltage Swing (Load = 1k ohms to Vdd/2)
Low Output Voltage Swing (Load = 1k ohms to Vdd/2)
Supply Current Including Bias Cell (No Load)
0.8
2.0
mA
Power = High
–
2.0
4.3
mA
Supply Voltage Rejection Ratio
52
64
–
dB
Power = Low
PSRROB
Notes
October 17, 2006
Document No. 38-12028 Rev. *F
VOUT > (Vdd - 1.25).
25
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.6
3. Electrical Specifications
DC Switch Mode Pump Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-14. DC Switch Mode Pump (SMP) Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
VPUMP 5V
5V Output Voltage from Pump
4.75
5.0
5.25
V
Configuration of footnote.a Average, neglecting
ripple. SMP trip voltage is set to 5.0V.
VPUMP 3V
3.3V Output Voltage from Pump
3.00
3.25
3.60
V
Configuration of footnote.a Average, neglecting
ripple. SMP trip voltage is set to 3.25V.
VPUMP 2V
2.6V Output Voltage from Pump
2.45
2.55
2.80
V
Configuration of footnote.a Average, neglecting
ripple. SMP trip voltage is set to 2.55V.
IPUMP
Available Output Current
VBAT = 1.8V, VPUMP = 5.0V
5
–
–
mA
SMP trip voltage is set to 5.0V.
VBAT = 1.5V, VPUMP = 3.25V
8
–
–
mA
SMP trip voltage is set to 3.25V.
VBAT = 1.3V, VPUMP = 2.55V
8
–
–
mA
SMP trip voltage is set to 2.55V.
VBAT5V
Input Voltage Range from Battery
1.8
–
5.0
V
Configuration of footnote.a SMP trip voltage is
set to 5.0V.
VBAT3V
Input Voltage Range from Battery
1.0
–
3.3
V
Configuration of footnote.a SMP trip voltage is
set to 3.25V.
VBAT2V
Input Voltage Range from Battery
1.0
–
3.0
V
Configuration of footnote.a SMP trip voltage is
set to 2.55V.
VBATSTART
Minimum Input Voltage from Battery to Start Pump
1.2
–
–
V
Configuration of footnote.a 0oC ≤ TA ≤ 100.
Configuration of footnote.a
1.25V at TA = -40oC.
∆VPUMP_Line
Line Regulation (over VBAT range)
–
5
–
%VO
Configuration of footnote.a VO is the “Vdd Value
for PUMP Trip” specified by the VM[2:0] setting
in the DC POR and LVD Specification, Table 319 on page 29.
∆VPUMP_Load
Load Regulation
–
5
–
%VO
Configuration of footnote.a VO is the “Vdd Value
for PUMP Trip” specified by the VM[2:0] setting
in the DC POR and LVD Specification, Table 319 on page 29.
∆VPUMP_Ripple
Output Voltage Ripple (depends on capacitor/load)
–
100
–
mVpp
Configuration of footnote.a Load is 5 mA.
E3
Efficiency
35
50
–
%
Configuration of footnote.a Load is 5 mA. SMP
trip voltage is set to 3.25V.
E2
Efficiency
FPUMP
Switching Frequency
–
1.3
–
MHz
DCPUMP
Switching Duty Cycle
–
50
–
%
a. L1 = 2 µH inductor, C1 = 10 µF capacitor, D1 = Schottky diode. See Figure 3-2.
D1
Vdd
V PUMP
L1
V BAT
+
SMP
Battery
PSoC
C1
Vss
Figure 3-2. Basic Switch Mode Pump Circuit
October 17, 2006
Document No. 38-12028 Rev. *F
26
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.7
3. Electrical Specifications
DC Analog Reference Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to
the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control
register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block.
Reference control power is high.
Table 3-15. 5V DC Analog Reference Specifications
Symbol
Description
Min
Typ
Max
Units
BG
Bandgap Voltage Reference
1.28
1.30
1.33
V
–
AGND = Vdd/2
Vdd/2 - 0.04
Vdd/2 - 0.01
Vdd/2 + 0.007
V
–
AGND = 2 x BandGap
2 x BG - 0.048
2 x BG - 0.030
2 x BG + 0.024
V
–
AGND = P2[4] (P2[4] = Vdd/2)
P2[4] - 0.011
P2[4]
P2[4] + 0.011
V
–
AGND = BandGap
BG - 0.009
BG + 0.008
BG + 0.016
V
–
AGND = 1.6 x BandGap
1.6 x BG - 0.022
1.6 x BG - 0.010
1.6 x BG + 0.018
V
–
AGND Block to Block Variation (AGND = Vdd/2)
-0.034
0.000
0.034
V
–
RefHi = Vdd/2 + BandGap
Vdd/2 + BG - 0.10
Vdd/2 + BG
Vdd/2 + BG + 0.10
V
–
RefHi = 3 x BandGap
3 x BG - 0.06
3 x BG
3 x BG + 0.06
V
–
RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)
2 x BG + P2[6] - 0.113
2 x BG + P2[6] - 0.018
2 x BG + P2[6] + 0.077
V
–
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
P2[4] + BG - 0.130
P2[4] + BG - 0.016
P2[4] + BG + 0.098
V
–
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
P2[4] + P2[6] - 0.133
P2[4] + P2[6] - 0.016
P2[4] + P2[6]+ 0.100
V
–
RefHi = 3.2 x BandGap
3.2 x BG - 0.112
3.2 x BG
3.2 x BG + 0.076
V
–
RefLo = Vdd/2 – BandGap
Vdd/2 - BG - 0.04
Vdd/2 - BG + 0.024
Vdd/2 - BG + 0.04
V
–
RefLo = BandGap
BG - 0.06
BG
BG + 0.06
V
–
RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)
2 x BG - P2[6] - 0.084
2 x BG - P2[6] + 0.025
2 x BG - P2[6] + 0.134
V
–
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
P2[4] - BG - 0.056
P2[4] - BG + 0.026
P2[4] - BG + 0.107
V
–
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)
P2[4] - P2[6] - 0.057
P2[4] - P2[6] + 0.026
P2[4] - P2[6] + 0.110
V
Table 3-16. 3.3V DC Analog Reference Specifications
Symbol
Description
Min
Typ
Max
Units
BG
Bandgap Voltage Reference
1.28
1.30
1.33
V
–
AGND = Vdd/2
Vdd/2 - 0.03
Vdd/2 - 0.01
Vdd/2 + 0.005
V
–
AGND = 2 x BandGap
Not Allowed
–
AGND = P2[4] (P2[4] = Vdd/2)
P2[4] - 0.008
P2[4] + 0.001
P2[4] + 0.009
V
–
AGND = BandGap
BG - 0.009
BG + 0.005
BG + 0.015
V
–
AGND = 1.6 x BandGap
1.6 x BG - 0.027
1.6 x BG - 0.010
1.6 x BG + 0.018
V
–
AGND Column to Column Variation (AGND = Vdd/2)
-0.034
0.000
0.034
mV
–
RefHi = Vdd/2 + BandGap
Not Allowed
–
RefHi = 3 x BandGap
Not Allowed
–
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)
Not Allowed
–
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
Not Allowed
–
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
P2[4] + P2[6] - 0.075
P2[4] + P2[6] - 0.009
P2[4] + P2[6] + 0.057
V
–
RefHi = 3.2 x BandGap
Not Allowed
–
RefLo = Vdd/2 - BandGap
Not Allowed
–
RefLo = BandGap
Not Allowed
–
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)
Not Allowed
–
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
Not Allowed
–
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
P2[4] - P2[6] - 0.048
P2[4]- P2[6] + 0.022
P2[4] - P2[6] + 0.092
V
October 17, 2006
Document No. 38-12028 Rev. *F
27
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-17. 2.7V DC Analog Reference Specifications
Symbol
Description
Min
Typ
Max
Units
BG
Bandgap Voltage Reference
1.16
1.30
1.33
V
–
AGND = Vdd/2
Vdd/2 - 0.03
Vdd/2 - 0.01
Vdd/2 + 0.01
V
–
AGND = 2 x BandGap
Not Allowed
–
AGND = P2[4] (P2[4] = Vdd/2)
P2[4] - 0.01
P2[4]
P2[4] + 0.01
V
–
AGND = BandGap
BG - 0.01
BG
BG + 0.015
V
–
AGND = 1.6 x BandGap
Not Allowed
–
AGND Column to Column Variation (AGND = Vdd/2)
-0.034
0.000
0.034
mV
–
RefHi = Vdd/2 + BandGap
Not Allowed
–
RefHi = 3 x BandGap
Not Allowed
–
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)
Not Allowed
–
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
Not Allowed
–
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
P2[4] + P2[6] - 0.08
P2[4] + P2[6] - 0.01
P2[4] + P2[6] + 0.06
V
–
RefHi = 3.2 x BandGap
Not Allowed
–
RefLo = Vdd/2 - BandGap
Not Allowed
–
RefLo = BandGap
Not Allowed
–
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)
Not Allowed
–
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
Not Allowed
–
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
P2[4] - P2[6] - 0.05
P2[4]- P2[6] + 0.01
P2[4] - P2[6] + 0.09
V
3.3.8
DC Analog PSoC Block Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-18. DC Analog PSoC Block Specifications
Symbol
Description
Min
Typ
Max
Units
RCT
Resistor Unit Value (Continuous Time)
–
12.2
–
kΩ
CSC
Capacitor Unit Value (Switched Capacitor)
–
80
–
fF
October 17, 2006
Document No. 38-12028 Rev. *F
Notes
28
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.9
3. Electrical Specifications
DC POR, SMP, and LVD Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the PSoC Mixed-Signal Array Technical
Reference Manual for more information on the VLT_CR register.
Table 3-19. DC POR and LVD Specifications
Symbol
Description
Min
Typ
Max
Units
Vdd Value for PPOR Trip
VPPOR0
PORLEV[1:0] = 00b
VPPOR1
PORLEV[1:0] = 01b
VPPOR2
PORLEV[1:0] = 10b
2.36
2.40
V
2.82
2.95
V
4.55
4.70
V
2.40
2.450
2.51a
V0
2.85
2.920
2.99b
V0
3.02
3.09
V0
3.13
3.20
V0
4.48
4.55
4.64
4.75
4.73
4.83
4.81
4.95
V0
V
V
V
–
Notes
Vdd must be greater than or equal to 2.5V
during startup, reset from the XRES pin, or
reset from Watchdog.
Vdd Value for LVD Trip
VLVD0
VM[2:0] = 000b
VLVD1
VM[2:0] = 001b
VLVD2
VM[2:0] = 010b
VLVD3
VM[2:0] = 011b
VLVD4
VM[2:0] = 100b
VLVD5
VM[2:0] = 101b
VLVD6
VM[2:0] = 110b
VLVD7
VM[2:0] = 111b
2.95
3.06
4.37
4.50
4.62
4.71
Vdd Value for SMP Trip
VPUMP0
VM[2:0] = 000b
2.500
2.550
2.62c
V
VPUMP1
VM[2:0] = 001b
2.96
3.02
3.09
V0
VPUMP2
VM[2:0] = 010b
3.03
3.10
3.16
V0
VPUMP3
VM[2:0] = 011b
3.18
3.250
3.32d
V0
VPUMP4
VM[2:0] = 100b
4.54
4.64
4.74
VPUMP5
VM[2:0] = 101b
4.62
4.73
4.83
VPUMP6
VM[2:0] = 110b
4.71
4.82
4.92
VPUMP7
VM[2:0] = 111b
4.89
5.00
5.12
V0
V
V
V
a.
b.
c.
d.
Always greater than 50 mV above VPPOR (PORLEV=00) for falling supply.
Always greater than 50 mV above VPPOR (PORLEV=01) for falling supply.
Always greater than 50 mV above VLVD0.
Always greater than 50 mV above VLVD3.
October 17, 2006
Document No. 38-12028 Rev. *F
29
[+] Feedback
CY8C24x23A Final Data Sheet
3.3.10
3. Electrical Specifications
DC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-20. DC Programming Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
VddIWRITE
Supply Voltage for Flash Write Operations
2.70
–
–
V
IDDP
Supply Current During Programming or Verify
–
5
25
mA
VILP
Input Low Voltage During Programming or Verify
–
–
0.8
V
VIHP
Input High Voltage During Programming or Verify
2.1
–
–
V
IILP
Input Current when Applying Vilp to P1[0] or P1[1] During
Programming or Verify
–
–
0.2
mA
Driving internal pull-down resistor.
IIHP
Input Current when Applying Vihp to P1[0] or P1[1] During
Programming or Verify
–
–
1.5
mA
Driving internal pull-down resistor.
VOLV
Output Low Voltage During Programming or Verify
–
–
Vss + 0.75
V
VOHV
Output High Voltage During Programming or Verify
Vdd - 1.0
–
Vdd
V
FlashENPB
Flash Endurance (per block)
50,000
–
–
–
Erase/write cycles per block.
1,800,000
–
–
–
Erase/write cycles.
10
–
–
Years
FlashENT
Flash Endurance (total)
FlashDR
Flash Data Retention
a
a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of
25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than
50,000 cycles).
For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to
the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.
October 17, 2006
Document No. 38-12028 Rev. *F
30
[+] Feedback
CY8C24x23A Final Data Sheet
3.4
3. Electrical Specifications
AC Electrical Characteristics
3.4.1
AC Chip-Level Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-21. 5V and 3.3V AC Chip-Level Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
FIMO24
Internal Main Oscillator Frequency for 24 MHz
23.4
24
a,b,c
24.6
MHz
Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on
page 17. SLIMO mode = 0.
FIMO6
Internal Main Oscillator Frequency for 6 MHz
5.75
6
6.35a,b,c
MHz
Trimmed for 5V or 3.3V operation using factory trim values. See Figure 3-1b on
page 17. SLIMO mode = 1.
FCPU1
CPU Frequency (5V Nominal)
0.93
24
24.6a,b
MHz
FCPU2
CPU Frequency (3.3V Nominal)
0.93
12
12.3b,c
MHz
F48M
Digital PSoC Block Frequency
0
48
49.2
MHz
F24M
Digital PSoC Block Frequency
0
24
24.6b, d
MHz
F32K1
Internal Low Speed Oscillator Frequency
15
32
64
kHz
F32K2
External Crystal Oscillator
–
32.768
–
kHz
Accuracy is capacitor and crystal dependent.
50% duty cycle.
FPLL
PLL Frequency
–
23.986
–
MHz
Is a multiple (x732) of crystal frequency.
Jitter24M2
24 MHz Period Jitter (PLL)
–
–
600
ps
TPLLSLEW
PLL Lock Time
0.5
–
10
ms
TPLLSLEWS-
PLL Lock Time for Low Gain Setting
0.5
–
50
ms
TOS
External Crystal Oscillator Startup to 1%
–
1700
2620
ms
TOSACC
External Crystal Oscillator Startup to 100 ppm
–
2800
3800
ms
Jitter32k
32 kHz Period Jitter
–
100
TXRST
External Reset Pulse Width
10
–
–
DC24M
24 MHz Duty Cycle
40
50
60
%
Step24M
24 MHz Trim Step Size
–
50
–
kHz
49.2a,c
MHz
a,b,d
Refer to the AC Digital Block Specifications.
LOW
ns
µs
Fout48M
48 MHz Output Frequency
46.8
48.0
Jitter24M1P
24 MHz Period Jitter (IMO) Peak-to-Peak
–
300
Jitter24M1R
24 MHz Period Jitter (IMO) Root Mean Squared
–
–
600
ps
FMAX
Maximum frequency of signal on row input or row output.
–
–
12.3
MHz
TRAMP
Supply Ramp Time
0
–
–
µs
a.
b.
c.
d.
The crystal oscillator frequency is within 100
ppm of its final value by the end of the Tosacc
period. Correct operation assumes a properly loaded 1 uW maximum drive level
32.768 kHz crystal. 3.0V ≤ Vdd ≤ 5.5V, -40 oC
≤ TA ≤ 85 oC.
Trimmed. Utilizing factory trim values.
ps
4.75V < Vdd < 5.25V.
Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
3.0V < Vdd < 3.6V. See Application Note AN2012 “Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on trimming for operation at 3.3V.
See the individual user module data sheets for information on maximum frequencies for user modules.
October 17, 2006
Document No. 38-12028 Rev. *F
31
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-22. 2.7V AC Chip-Level Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
FIMO12
Internal Main Oscillator Frequency for 12 MHz
11.5
12
12.7a,b,c
MHz
Trimmed for 2.7V operation using factory
trim values. See Figure 3-1b on page 17.
SLIMO mode = 1.
FIMO6
Internal Main Oscillator Frequency for 6 MHz
5.75
6
6.35a,b,c
MHz
Trimmed for 2.7V operation using factory
trim values. See Figure 3-1b on page 17.
SLIMO mode = 1.
FCPU1
CPU Frequency (2.7V Nominal)0
0.930
30
3.15a,b
MHz0
FBLK27
Digital PSoC Block Frequency (2.7V Nominal)
0
12
12.7
F32K1
Internal Low Speed Oscillator Frequency
8
32
96
Jitter32k
32 kHz Period Jitter
–
150
TXRST
External Reset Pulse Width
10
–
–
µs
DC12M
12 MHz Duty Cycle
40
50
60
%
Jitter12M1P
12 MHz Period Jitter (IMO) Peak-to-Peak
–
340
Jitter12M1R
12 MHz Period Jitter (IMO) Root Mean Squared
–
–
600
ps
FMAX
Maximum frequency of signal on row input or row output.
–
–
12.7
MHz
TRAMP
Supply Ramp Time
0
–
–
µs
a,b,c
MHz0
Refer to the AC Digital Block Specifications.
kHz
ns
ps
a. 2.4V < Vdd < 3.0V.
b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
c. See Application Note AN2012 “Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on maximum frequency for User Modules.
PLL
Enable
TPLLSLEW
24 MHz
FPLL
PLL
Gain
0
Figure 3-3. PLL Lock Timing Diagram
PLL
Enable
TPLLSLEWLOW
24 MHz
FPLL
PLL
Gain
1
Figure 3-4. PLL Lock for Low Gain Setting Timing Diagram
October 17, 2006
Document No. 38-12028 Rev. *F
32
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
32K
Select
32 kHz
TOS
F32K2
Figure 3-5. External Crystal Oscillator Startup Timing Diagram
Jitter24M1
F 24M
Figure 3-6. 24 MHz Period Jitter (IMO) Timing Diagram
Jitter32k
F 32K2
Figure 3-7. 32 kHz Period Jitter (ECO) Timing Diagram
October 17, 2006
Document No. 38-12028 Rev. *F
33
[+] Feedback
CY8C24x23A Final Data Sheet
3.4.2
3. Electrical Specifications
AC General Purpose IO Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-23. 5V and 3.3V AC GPIO Specifications
Symbol
FGPIO
Description
Min
GPIO Operating Frequency
0
Typ
–
Max
12
Units
MHz
Notes
Normal Strong Mode
TRiseF
Rise Time, Normal Strong Mode, Cload = 50 pF
3
–
18
ns
Vdd = 4.5 to 5.25V, 10% - 90%
TFallF
Fall Time, Normal Strong Mode, Cload = 50 pF
2
–
18
ns
Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS
Rise Time, Slow Strong Mode, Cload = 50 pF
10
27
–
ns
Vdd = 3 to 5.25V, 10% - 90%
TFallS
Fall Time, Slow Strong Mode, Cload = 50 pF
10
22
–
ns
Vdd = 3 to 5.25V, 10% - 90%
Table 3-24. 2.7V AC GPIO Specifications
Symbol
FGPIO
Description
Min
Typ
Max
Units
Notes
GPIO Operating Frequency
0
–
3
MHz
Normal Strong Mode
TRiseF
Rise Time, Normal Strong Mode, Cload = 50 pF
6
–
50
ns
Vdd = 2.4 to 3.0V, 10% - 90%
TFallF
Fall Time, Normal Strong Mode, Cload = 50 pF
6
–
50
ns
Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS
Rise Time, Slow Strong Mode, Cload = 50 pF
18
40
120
ns
Vdd = 2.4 to 3.0V, 10% - 90%
TFallS
Fall Time, Slow Strong Mode, Cload = 50 pF
18
40
120
ns
Vdd = 2.4 to 3.0V, 10% - 90%
90%
GPIO
Pin
Output
Voltage
10%
TRiseF
TRiseS
TFallF
TFallS
Figure 3-8. GPIO Timing Diagram
October 17, 2006
Document No. 38-12028 Rev. *F
34
[+] Feedback
CY8C24x23A Final Data Sheet
3.4.3
3. Electrical Specifications
AC Operational Amplifier Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.
Power = High and Opamp Bias = High is not supported at 3.3V and 2.7V.
Table 3-25. 5V AC Operational Amplifier Specifications
Symbol
TROA
TSOA
SRROA
SRFOA
BWOA
ENOA
Description
Min
Typ
Max
Units
Notes
Rising Settling Time from 80% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Power = Low, Opamp Bias = Low
–
–
3.9
µs
Power = Medium, Opamp Bias = High
–
–
0.72
µs
Power = High, Opamp Bias = High
–
–
0.62
µs
Power = Low, Opamp Bias = Low
–
–
5.9
µs
Power = Medium, Opamp Bias = High
–
–
0.92
µs
Power = High, Opamp Bias = High
–
–
0.72
µs
Power = Low, Opamp Bias = Low
0.15
–
–
V/µs
Power = Medium, Opamp Bias = High
1.7
–
–
V/µs
Power = High, Opamp Bias = High
6.5
–
–
V/µs
Power = Low, Opamp Bias = Low
0.01
–
–
V/µs
Power = Medium, Opamp Bias = High
0.5
–
–
V/µs
Power = High, Opamp Bias = High
4.0
–
–
V/µs
Power = Low, Opamp Bias = Low
0.75
–
–
MHz
Power = Medium, Opamp Bias = High
3.1
–
–
MHz
Power = High, Opamp Bias = High
5.4
–
–
MHz
Noise at 1 kHz (Power = Medium, Opamp Bias = High)
–
100
–
nV/rt-Hz
Falling Settling Time from 20% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Gain Bandwidth Product
Table 3-26. 3.3V AC Operational Amplifier Specifications
Symbol
TROA
TSOA
SRROA
SRFOA
BWOA
ENOA
Description
Min
Typ
Max
Units
Notes
Rising Settling Time from 80% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Power = Low, Opamp Bias = Low
–
–
3.92
µs
Power = Medium, Opamp Bias = High
–
–
0.72
µs
Power = Low, Opamp Bias = Low
–
–
5.41
µs
Power = Medium, Opamp Bias = High
–
–
0.72
µs
Power = Low, Opamp Bias = Low
0.31
–
–
V/µs
Power = Medium, Opamp Bias = High
2.7
–
–
V/µs
Power = Low, Opamp Bias = Low
0.24
–
–
V/µs
Power = Medium, Opamp Bias = High
1.8
–
–
V/µs
Power = Low, Opamp Bias = Low
0.67
–
–
MHz
Power = Medium, Opamp Bias = High
2.8
–
–
MHz
Noise at 1 kHz (Power = Medium, Opamp Bias = High)
–
100
–
nV/rt-Hz
Falling Settling Time from 20% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Gain Bandwidth Product
October 17, 2006
Document No. 38-12028 Rev. *F
35
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-27. 2.7V AC Operational Amplifier Specifications
Symbol
TROA
TSOA
SRROA
SRFOA
BWOA
ENOA
Description
Min
Typ
Max
Units
Notes
Rising Settling Time from 80% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Power = Low, Opamp Bias = Low
–
–
3.92
µs
Power = Medium, Opamp Bias = High
–
–
0.72
µs
Power = Low, Opamp Bias = Low
–
–
5.41
µs
Power = Medium, Opamp Bias = High
–
–
0.72
µs
Power = Low, Opamp Bias = Low
0.31
–
–
V/µs
Power = Medium, Opamp Bias = High
2.7
–
–
V/µs
Power = Low, Opamp Bias = Low
0.24
–
–
V/µs
Power = Medium, Opamp Bias = High
1.8
–
–
V/µs
Power = Low, Opamp Bias = Low
0.67
–
–
MHz
Power = Medium, Opamp Bias = High
2.8
–
–
MHz
Noise at 1 kHz (Power = Medium, Opamp Bias = High)
–
100
–
nV/rt-Hz
Falling Settling Time from 20% of ∆V to 0.1% of ∆V (10 pF
load, Unity Gain)
Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)
Gain Bandwidth Product
October 17, 2006
Document No. 38-12028 Rev. *F
36
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up
to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.
dBV/rtHz
10000
0
0.01
0.1
1.0
10
1000
100
0.001
0.01
0.1 Freq (kHz)
1
10
100
Figure 3-9. Typical AGND Noise with P2[4] Bypass
At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.
nV/rtHz
10000
PH_BH
PH_BL
PM_BL
PL_BL
1000
100
10
0.001
0.01
0.1
Freq (kHz)
1
10
100
Figure 3-10. Typical Opamp Noise
October 17, 2006
Document No. 38-12028 Rev. *F
37
[+] Feedback
CY8C24x23A Final Data Sheet
3.4.4
3. Electrical Specifications
AC Low Power Comparator Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V at 25°C and are for design guidance only.
Table 3-28. AC Low Power Comparator Specifications
Symbol
TRLPC
3.4.5
Description
Min
LPC response time
Typ
–
Max
–
Units
µs
50
Notes
≥ 50 mV overdrive comparator reference set
within VREFLPC.
AC Digital Block Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-29. 5V and 3.3V AC Digital Block Specifications
Function
Timer
Counter
Dead Band
Description
Min
Typ
Max
Units
Capture Pulse Width
50a
–
–
ns
Maximum Frequency, No Capture
–
–
49.2
MHz
Maximum Frequency, With Capture
–
–
24.6
MHz
Enable Pulse Width
50a
–
–
ns
Maximum Frequency, No Enable Input
–
–
49.2
MHz
Maximum Frequency, Enable Input
–
–
24.6
MHz
Notes
4.75V < Vdd < 5.25V.
4.75V < Vdd < 5.25V.
Kill Pulse Width:
Asynchronous Restart Mode
20
–
–
ns
a
–
–
ns
a
50
–
–
ns
–
–
49.2
MHz
4.75V < Vdd < 5.25V.
CRCPRS
Maximum Input Clock Frequency
(PRS Mode)
–
–
49.2
MHz
4.75V < Vdd < 5.25V.
CRCPRS
Maximum Input Clock Frequency
(CRC Mode)
–
–
24.6
MHz
SPIM
Maximum Input Clock Frequency
–
–
8.2
MHz
SPIS
Maximum Input Clock Frequency
–
–
4.1
ns
–
ns
24.6
MHz
Synchronous Restart Mode
50
Disable Mode
Maximum Frequency
Transmitter
Receiver
Width of SS_ Negated Between Transmissions
50
–
Maximum Input Clock Frequency
–
–
a
Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2
Stop Bits
–
Maximum Input Clock Frequency
–
Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2
Stop Bits
–
49.2
MHz
Maximum data rate at 4.1 MHz due to 2 x over
clocking.
Maximum data rate at 3.08 MHz due to 8 x over
clocking.
Maximum data rate at 6.15 MHz due to 8 x over
clocking.
–
–
–
24.6
49.2
MHz
MHz
Maximum data rate at 3.08 MHz due to 8 x over
clocking.
Maximum data rate at 6.15 MHz due to 8 x over
clocking.
a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).
October 17, 2006
Document No. 38-12028 Rev. *F
38
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-30. 2.7V AC Digital Block Specifications
Function
Description
Min
All
Functions
Maximum Block Clocking Frequency
Timer
Capture Pulse Width
100a
Maximum Frequency, With or Without Capture
–
Counter
Dead Band
Enable Pulse Width
100
Maximum Frequency, No Enable Input
–
Maximum Frequency, Enable Input
–
Asynchronous Restart Mode
Synchronous Restart Mode
Typ
Max
Units
12.7
MHz
–0
–0
ns
–
12.7
MHz
–
ns
–
12.7
MHz
–
12.7
MHz
20
–
–
ns
100a
–0
–0
ns
100a
–0
–0
ns
a
–
0
0
Kill Pulse Width:
Disable
Mode0
–
–
12.7
MHz
CRCPRS
Maximum Input Clock Frequency
(PRS Mode)
Maximum Frequency
–
–
12.7
MHz
CRCPRS
Maximum Input Clock Frequency
(CRC Mode)
–
–
12.7
MHz
SPIM
Maximum Input Clock Frequency
–
–
6.35
MHz
SPIS
Maximum Input Clock Frequency
–
–
4.23
ns
Width of SS_ Negated Between Transmissions
100a
–0
–0
ns
Maximum Input Clock Frequency
–
–
12.7
MHz
Transmitter
Notes
2.4V < Vdd < 3.0V.
Maximum data rate at 3.17 MHz due to 2 x over
clocking.
Maximum data rate at 1.59 MHz due to 8 x over
clocking.
Receiver
Maximum Input Clock Frequency
–
–
12.7
MHz
Maximum data rate at 1.59 MHz due to 8 x over
clocking.
a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).
October 17, 2006
Document No. 38-12028 Rev. *F
39
[+] Feedback
CY8C24x23A Final Data Sheet
3.4.6
3. Electrical Specifications
AC Analog Output Buffer Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-31. 5V AC Analog Output Buffer Specifications
Symbol
TROB
TSOB
SRROB
SRFOB
BWOB
BWOB
Description
Min
Typ
Max
Units
Notes
Rising Settling Time to 0.1%, 1V Step, 100pF Load
Power = Low
–
–
2.5
µs
Power = High
–
–
2.5
µs
Power = Low
–
–
2.2
µs
Power = High
–
–
2.2
µs
Power = Low
0.65
–
–
V/µs
Power = High
0.65
–
–
V/µs
Power = Low
0.65
–
–
V/µs
Power = High
0.65
–
–
V/µs
Power = Low
0.8
–
–
MHz
Power = High
0.8
–
–
MHz
Power = Low
300
–
–
kHz
Power = High
300
–
–
kHz
Falling Settling Time to 0.1%, 1V Step, 100pF Load
Rising Slew Rate (20% to 80%), 1V Step, 100pF Load
Falling Slew Rate (80% to 20%), 1V Step, 100pF Load
Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load
Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load
Table 3-32. 3.3V AC Analog Output Buffer Specifications
Symbol
TROB
TSOB
SRROB
SRFOB
BWOB
BWOB
Description
Min
Typ
Max
Units
Notes
Rising Settling Time to 0.1%, 1V Step, 100pF Load
Power = Low
–
–
3.8
µs
Power = High
–
–
3.8
µs
Power = Low
–
–
2.6
µs
Power = High
–
–
2.6
µs
Power = Low
0.5
–
–
V/µs
Power = High
0.5
–
–
V/µs
Power = Low
0.5
–
–
V/µs
Power = High
0.5
–
–
V/µs
Power = Low
0.7
–
–
MHz
Power = High
0.7
–
–
MHz
Power = Low
200
–
–
kHz
Power = High
200
–
–
kHz
Falling Settling Time to 0.1%, 1V Step, 100pF Load
Rising Slew Rate (20% to 80%), 1V Step, 100pF Load
Falling Slew Rate (80% to 20%), 1V Step, 100pF Load
Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load
Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load
October 17, 2006
Document No. 38-12028 Rev. *F
40
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-33. 2.7V AC Analog Output Buffer Specifications
Symbol
TROB
TSOB
SRROB
SRFOB
BWOB
BWOB
3.4.7
Description
Min
Typ
Max
Units
Notes
Rising Settling Time to 0.1%, 1V Step, 100pF Load
Power = Low
–
–
4
µs
Power = High
–
–
4
µs
Power = Low
–
–
3
µs
Power = High
–
–
3
µs
Power = Low
0.4
–
–
V/µs
Power = High
0.4
–
–
V/µs
Power = Low
0.4
–
–
V/µs
Power = High
0.4
–
–
V/µs
Power = Low
0.6
–
–
MHz
Power = High
0.6
–
–
MHz
Power = Low
180
–
–
kHz
Power = High
180
–
–
kHz
Falling Settling Time to 0.1%, 1V Step, 100pF Load
Rising Slew Rate (20% to 80%), 1V Step, 100pF Load
Falling Slew Rate (80% to 20%), 1V Step, 100pF Load
Small Signal Bandwidth, 20mVpp, 3dB BW, 100pF Load
Large Signal Bandwidth, 1Vpp, 3dB BW, 100pF Load
AC External Clock Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-34. 5V AC External Clock Specifications
Symbol
Description
Min
Typ
Max
Units
FOSCEXT
Frequency
0.093
–
24.6
MHz
–
High Period
20.6
–
5300
ns
–
Low Period
20.6
–
–
ns
–
Power Up IMO to Switch
150
–
–
µs
Notes
Table 3-35. 3.3V AC External Clock Specifications
Symbol
FOSCEXT
Description
Frequency with CPU Clock divide by 1
Min
a
Typ
Max
0.093
–
12.3
Units
Notes
MHz
FOSCEXT
Frequency with CPU Clock divide by 2 or greaterb
0.186
–
24.6
MHz
–
High Period with CPU Clock divide by 1
41.7
–
5300
ns
–
Low Period with CPU Clock divide by 1
41.7
–
–
ns
–
Power Up IMO to Switch
150
–
–
µs
a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
October 17, 2006
Document No. 38-12028 Rev. *F
41
[+] Feedback
CY8C24x23A Final Data Sheet
3. Electrical Specifications
Table 3-36. 2.7V AC External Clock Specifications
Symbol
FOSCEXT
Description
Min
Typ
Max
Units
Frequency with CPU Clock divide by 1a
0.093
–
12.3
FOSCEXT
Frequency with CPU Clock divide by 2 or greaterb
0.186
–
12.3
MHz
–
High Period with CPU Clock divide by 1
41.7
–
5300
ns
–
Low Period with CPU Clock divide by 1
41.7
–
–
ns
–
Power Up IMO to Switch
150
–
–
µs
Notes
MHz
a. Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
b. If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider will ensure that the fifty percent duty cycle requirement is met.
3.4.8
AC Programming Specifications
The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-37. AC Programming Specifications
Symbol
Description
Min
Typ
Max
Units
Notes
TRSCLK
Rise Time of SCLK
1
–
20
ns
TFSCLK
Fall Time of SCLK
1
–
20
ns
TSSCLK
Data Set up Time to Falling Edge of SCLK
40
–
–
ns
THSCLK
Data Hold Time from Falling Edge of SCLK
40
–
–
ns
FSCLK
Frequency of SCLK
0
–
8
MHz
TERASEB
Flash Erase Time (Block)
–
20
–
ms
TWRITE
Flash Block Write Time
–
20
–
ms
TDSCLK
Data Out Delay from Falling Edge of SCLK
–
–
45
ns
Vdd > 3.6
TDSCLK3
Data Out Delay from Falling Edge of SCLK
–
–
50
ns
3.0 ≤ Vdd ≤ 3.6
TDSCLK2
Data Out Delay from Falling Edge of SCLK
–
–
70
ns
2.4 ≤ Vdd ≤ 3.0
October 17, 2006
Document No. 38-12028 Rev. *F
42
[+] Feedback
CY8C24x23A Final Data Sheet
3.4.9
3. Electrical Specifications
AC I2C Specifications
The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V
and -40°C ≤ TA ≤ 85°C, 3.0V to 3.6V and -40°C ≤ TA ≤ 85°C, or 2.4V to 3.0V and -40°C ≤ TA ≤ 85°C, respectively. Typical parameters
apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.
Table 3-38. AC Characteristics of the I2C SDA and SCL Pins for Vdd > 3.0V
Standard Mode
Symbol
Description
Min
Fast Mode
Max
Min
Max
Units
FSCLI2C
SCL Clock Frequency
0
100
0
400
kHz
THDSTAI2C
Hold Time (repeated) START Condition. After this period, the
first clock pulse is generated.
4.0
–
0.6
–
µs
TLOWI2C
LOW Period of the SCL Clock
4.7
–
1.3
–
µs
THIGHI2C
HIGH Period of the SCL Clock
4.0
–
0.6
–
µs
TSUSTAI2C
Set-up Time for a Repeated START Condition
4.7
–
0.6
–
µs
THDDATI2C
Data Hold Time
0
–
0
–
µs
TSUDATI2C
Data Set-up Time
250
–
100
–
ns
TSUSTOI2C
Set-up Time for STOP Condition
4.0
–
0.6
–
µs
TBUFI2C
Bus Free Time Between a STOP and START Condition
4.7
–
1.3
–
µs
TSPI2C
Pulse Width of spikes are suppressed by the input filter.
–
–
0
50
ns
a
Notes
a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tSU;DAT ≥ 250 ns must then be met. This will automatically be the case if
the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line
trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.
Table 3-39. AC Characteristics of the I2C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)
Standard Mode
Symbol
Description
Min
Fast Mode
Max
Min
Max
Units
FSCLI2C
SCL Clock Frequency
0
100
–
–
kHz
THDSTAI2C
Hold Time (repeated) START Condition. After this period, the
first clock pulse is generated.
4.0
–
–
–
µs
TLOWI2C
LOW Period of the SCL Clock
4.7
–
–
–
µs
THIGHI2C
HIGH Period of the SCL Clock
4.0
–
–
–
µs
TSUSTAI2C
Set-up Time for a Repeated START Condition
4.7
–
–
–
µs
THDDATI2C
Data Hold Time
0
–
–
–
µs
TSUDATI2C
Data Set-up Time
250
–
–
–
ns
TSUSTOI2C
Set-up Time for STOP Condition
4.0
–
–
–
µs
TBUFI2C
Bus Free Time Between a STOP and START Condition
4.7
–
–
–
µs
TSPI2C
Pulse Width of spikes are suppressed by the input filter.
–
–
–
–
ns
SDA
TLOWI2C
TSUDATI2C
THDSTAI2C
Notes
TSPI2C
TBUFI2C
SCL
S THDSTAI2C THDDATI2C THIGHI2C
TSUSTAI2C
Sr
TSUSTOI2C
P
S
Figure 3-11. Definition for Timing for Fast/Standard Mode on the I2C Bus
October 17, 2006
Document No. 38-12028 Rev. *F
43
[+] Feedback
4. Packaging Information
This chapter illustrates the packaging specifications for the CY8C24x23A PSoC device, along with the thermal impedances for each
package and the typical package capacitance on crystal pins.
Important Note Emulation tools may require a larger area on the target PCB than the chip’s footprint. For a detailed description of
the emulation tools’ dimensions, refer to the document titled PSoC Emulator Pod Dimensions at
http://www.cypress.com/design/MR10161.
4.1
Packaging Dimensions
51-85075 *A
Figure 4-1. 8-Lead (300-Mil) PDIP
October 17, 2006
Document No. 38-12028 Rev. *F
44
[+] Feedback
CY8C24x23A Final Data Sheet
4. Packaging Information
51-85066
*B
51-85066
*C
Figure 4-2. 8-Lead (150-Mil) SOIC
(
)
51-85011-A
51-85011
*A
Figure 4-3. 20-Lead (300-Mil) Molded DIP
October 17, 2006
Document No. 38-12028 Rev. *F
45
[+] Feedback
CY8C24x23A Final Data Sheet
4. Packaging Information
51-85077 *C
Figure 4-4. 20-Lead (210-Mil) SSOP
51-85024 *C
Figure 4-5. 20-Lead (300-Mil) Molded SOIC
October 17, 2006
Document No. 38-12028 Rev. *F
46
[+] Feedback
CY8C24x23A Final Data Sheet
4. Packaging Information
51-85014 *D
Figure 4-6. 28-Lead (300-Mil) Molded DIP
51-85079 *C
Figure 4-7. 28-Lead (210-Mil) SSOP
October 17, 2006
Document No. 38-12028 Rev. *F
47
[+] Feedback
CY8C24x23A Final Data Sheet
4. Packaging Information
51-85026 *D
Figure 4-8. 28-Lead (300-Mil) Molded SOIC
X = 138 MIL
Y = 138 MIL
32
E-PAD X, Y for this product is 3.53 mm, 3.53 mm (+/-0.11 mm)
51-85188 *A
Figure 4-9. 32-Lead (5x5 mm) QFN
Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at
http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.
October 17, 2006
Document No. 38-12028 Rev. *F
48
[+] Feedback
CY8C24x23A Final Data Sheet
4. Packaging Information
32
51-85062 *C
Figure 4-10. 56-Lead (300-Mil) SSOP
4.2
Thermal Impedances
Table 4-1. Thermal Impedances per Package
Package
Typical θJA *
8 PDIP
123 oC/W
8 SOIC
185 oC/W
20 PDIP
109 oC/W
20 SSOP
117 oC/W
20 SOIC
81 oC/W
28 PDIP
69 oC/W
28 SSOP
101 oC/W
28 SOIC
74 oC/W
32 QFN
22 oC/W
* TJ = TA + POWER x θJA
October 17, 2006
Document No. 38-12028 Rev. *F
49
[+] Feedback
CY8C24x23A Final Data Sheet
4.3
4. Packaging Information
Capacitance on Crystal Pins
Table 4-2: Typical Package Capacitance on Crystal Pins
4.4
Package
Package Capacitance
8 PDIP
2.8 pF
8 SOIC
2.0 pF
20 PDIP
3.0 pF
20 SSOP
2.6 pF
20 SOIC
2.5 pF
28 PDIP
3.5 pF
28 SSOP
2.8 pF
28 SOIC
2.7 pF
32 QFN
2.0 pF
Solder Reflow Peak Temperature
Following is the minimum solder reflow peak temperature to achieve good solderability.
Table 4-3. Solder Reflow Peak Temperature
Package
Minimum Peak Temperature*
Maximum Peak Temperature
8 PDIP
240oC
260oC
8 SOIC
240oC
260oC
20 PDIP
240oC
260oC
20 SSOP
240oC
260oC
20 SOIC
220oC
260oC
28 PDIP
240oC
260oC
28 SSOP
240oC
260oC
28 SOIC
220oC
260oC
32 QFN
240oC
260oC
*Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 ± 5oC
with Sn-Pb or 245 ± 5oC with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.
October 17, 2006
Document No. 38-12028 Rev. *F
50
[+] Feedback
5. Development Tool Selection
This chapter presents the development tools available for all current PSoC device families including the CY8C24x23A family.
5.1
5.1.1
Software
5.2
All development kits can be purchased from the Cypress Online
Store.
PSoC Designer™
At the core of the PSoC development software suite is PSoC
Designer. Utilized by thousands of PSoC developers, this
robust software has been facilitating PSoC designs for half a
decade. PSoC Designer is available free of charge at http://
www.cypress.com under DESIGN RESOURCES >> Software
and Drivers.
5.1.2
Development Kits
PSoC Express™
As the newest addition to the PSoC development software
suite, PSoC Express is the first visual embedded system design
tool that allows a user to create an entire PSoC project and
generate a schematic, BOM, and data sheet without writing a
single line of code. Users work directly with application objects
such as LEDs, switches, sensors, and fans. PSoC Express is
available free of charge at http://www.cypress.com/psocexpress.
5.2.1
CY3215-DK Basic Development Kit
The CY3215-DK is for prototyping and development with PSoC
Designer. This kit supports in-circuit emulation and the software
interface allows users to run, halt, and single step the processor
and view the content of specific memory locations. Advance
emulation features also supported through PSoC Designer. The
kit includes:
■ PSoC Designer Software CD
■ ICE-Cube In-Circuit Emulator
■ ICE Flex-Pod for CY8C29x66 Family
■ Cat-5 Adapter
■ Mini-Eval Programming Board
■ 110 ~ 240V Power Supply, Euro-Plug Adapter
■ iMAGEcraft C Compiler (Registration Required)
■ ISSP Cable
5.1.3
PSoC Programmer
■ USB 2.0 Cable and Blue Cat-5 Cable
Flexible enough to be used on the bench in development, yet
suitable for factory programming, PSoC Programmer works
either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube InCircuit Emulator and PSoC MiniProg. PSoC programmer is
available free ofcharge at http://www.cypress.com/psocprogrammer.
5.1.4
■ 2 CY8C29466-24PXI 28-PDIP Chip Samples
CY3202-C iMAGEcraft C Compiler
CY3202 is the optional upgrade to PSoC Designer that enables
the iMAGEcraft C compiler. It can be purchased from the
Cypress Online Store. At http://www.cypress.com, click the
Online Store shopping cart icon at the bottom of the web page,
and click PSoC (Programmable System-on-Chip) to view a current list of available items.
October 17, 2006
Document No. 38-12028 Rev. *F
51
[+] Feedback
CY8C24x23A Final Data Sheet
5.2.2
5. Development Tool Selection
CY3210-ExpressDK PSoC Express
Development Kit
The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I2C buses, voltage
reference, switches, upgradeable modules and more. The kit
includes:
■ PSoC Express Software CD
5.3.3
CY3214-PSoCEvalUSB
The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special
features of the board include both USB and capacitive sensing
development and debugging support. This evaluation board
also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:
■ PSoCEvalUSB Board
■ Express Development Board
■ LCD Module
■ 4 Fan Modules
■ MIniProg Programming Unit
■ 2 Proto Modules
■ Mini USB Cable
■ MiniProg In-System Serial Programmer
■ PSoC Designer and Example Projects CD
■ MiniEval PCB Evaluation Board
■ Getting Started Guide
■ Jumper Wire Kit
■ Wire Pack
■ USB 2.0 Cable
■ Serial Cable (DB9)
5.4
■ 110 ~ 240V Power Supply, Euro-Plug Adapter
■ 2 CY8C24423A-24PXI 28-PDIP Chip Samples
Device Programmers
All device programmers can be purchased from the Cypress
Online Store.
■ 2 CY8C27443-24PXI 28-PDIP Chip Samples
■ 2 CY8C29466-24PXI 28-PDIP Chip Samples
5.4.1
5.3
Evaluation Tools
All evaluation tools can be purchased from the Cypress Online
Store.
5.3.1
The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular
programmer includes three programming module cards and
supports multiple Cypress products. The kit includes:
■ Modular Programmer Base
CY3210-MiniProg1
■ 3 Programming Module Cards
The CY3210-MiniProg1 kit allows a user to program PSoC
devices via the MiniProg1 programming unit. The MiniProg is a
small, compact prototyping programmer that connects to the PC
via a provided USB 2.0 cable. The kit includes:
■ MiniProg Programming Unit
■ MiniEval Socket Programming and Evaluation Board
■ 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
■ MiniProg Programming Unit
■ PSoC Designer Software CD
■ Getting Started Guide
■ USB 2.0 Cable
5.4.2
■ 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
CY3207ISSP In-System Serial
Programmer (ISSP)
The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than
the MiniProg in a production-programming environment.
Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:
■ PSoC Designer Software CD
■ Getting Started Guide
■ USB 2.0 Cable
5.3.2
CY3216 Modular Programmer
CY3210-PSoCEval1
■ CY3207 Programmer Unit
The CY3210-PSoCEval1 kit features an evaluation board and
the MiniProg1 programming unit. The evaluation board includes
an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit
includes:
■ PSoC ISSP Software CD
■ 110 ~ 240V Power Supply, Euro-Plug Adapter
■ USB 2.0 Cable
■ Evaluation Board with LCD Module
■ MiniProg Programming Unit
■ 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
■ PSoC Designer Software CD
■ Getting Started Guide
■ USB 2.0 Cable
October 17, 2006
Document No. 38-12028 Rev. *F
52
[+] Feedback
CY8C24x23A Final Data Sheet
5.5
5. Development Tool Selection
Accessories (Emulation and
Programming)
Table 5-1. Emulation and Programming Accessories
Part #
All non-QFN
CY8C24423
A-24LFXI
Pin
Package
All nonQFN
32 QFN
Flex-Pod Kita
CY325024X23A
CY325024X23AQFN
Foot Kitb
CY32508DIP-FK,
CY32508SOIC-FK,
CY325020DIP-FK,
CY325020SOIC-FK,
CY325020SSOP-FK,
CY325028DIP-FK,
CY325028SOIC-FK,
CY325028SSOP-FK
Adapterc
Adapters can be
found at http://
www.emulation.com.
CY325032QFN-FK
a. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two
flex-pods.
b. Foot kit includes surface mount feet that can be soldered to the target PCB.
c. Programming adapter converts non-DIP package to DIP footprint. Specific
details and ordering information for each of the adapters can be found at
http://www.emulation.com.
5.6
3rd-Party Tools
Several tools have been specially designed by the following
3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can
be found at http://www.cypress.com under DESIGN
RESOURCES >> Evaluation Boards.
5.7
Build a PSoC Emulator into
Your Board
For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production
PSoC device, see Application Note “Debugging - Build a PSoC
Emulator into Your Board - AN2323” at http://www.cypress.com/
an2323.
October 17, 2006
Document No. 38-12028 Rev. *F
53
[+] Feedback
6. Ordering Information
The following table lists the CY8C24x23A PSoC device’s key package features and ordering codes.
SRAM
(Bytes)
Switch Mode
Pump
Temperature
Range
Digital Blocks
Analog Blocks
Digital IO Pins
Analog Inputs
Analog Outputs
XRES Pin
CY8C24123A-24PXI
4K
256
No
-40C to +85C
4
6
6
4
2
No
8 Pin (150 Mil) SOIC
CY8C24123A-24SXI
4K
256
No
-40C to +85C
4
6
6
4
2
No
8 Pin (150 Mil) SOIC
(Tape and Reel)
CY8C24123A-24SXIT
4K
256
No
-40C to +85C
4
6
6
4
2
No
20 Pin (300 Mil) DIP
CY8C24223A-24PXI
4K
256
Yes
-40C to +85C
4
6
16
8
2
Yes
20 Pin (210 Mil) SSOP
CY8C24223A-24PVXI
4K
256
Yes
-40C to +85C
4
6
16
8
2
Yes
256
Yes
-40C to +85C
4
6
16
8
2
Yes
256
Yes
-40C to +85C
4
6
16
8
2
Yes
256
Yes
-40C to +85C
4
6
16
8
2
Yes
Ordering
Code
8 Pin (300 Mil) DIP
Package
Flash
(Bytes)
Table 6-1. CY8C24x23A PSoC Device Key Features and Ordering Information
20 Pin (210 Mil) SSOP
(Tape and Reel)
CY8C24223A-24PVXIT
20 Pin (300 Mil) SOIC
CY8C24223A-24SXI
4K
4K
20 Pin (300 Mil) SOIC
(Tape and Reel)
4K
CY8C24223A-24SXIT
28 Pin (300 Mil) DIP
CY8C24423A-24PXI
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
28 Pin (210 Mil) SSOP
CY8C24423A-24PVXI
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
28 Pin (210 Mil) SSOP
(Tape and Reel)
CY8C24423A-24PVXIT
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
28 Pin (300 Mil) SOIC
CY8C24423A-24SXI
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
28 Pin (300 Mil) SOIC
(Tape and Reel)
CY8C24423A-24SXIT
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
32 Pin (5x5 mm) QFN
CY8C24423A-24LFXI
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
56 Pin OCD SSOP
CY8C24000A-24PVXIa
4K
256
Yes
-40C to +85C
4
6
24
10
2
Yes
a. This part may be used for in-circuit debugging. It is NOT available for production
6.1
Ordering Code Definitions
CY 8 C 24 xxx-SPxx
Package Type:
Thermal Rating:
PX = PDIP Pb-Free
C = Commercial
SX = SOIC Pb-Free
I = Industrial
PVX = SSOP Pb-Free
E = Extended
LFX/LKX = QFN Pb-Free
AX = TQFP Pb-Free
Speed: 24 MHz
Part Number
Family Code
Technology Code: C = CMOS
Marketing Code: 8 = Cypress PSoC
Company ID: CY = Cypress
October 17, 2006
Document No. 38-12028 Rev. *F
54
[+] Feedback
7. Sales and Company Information
To obtain information about Cypress Semiconductor or PSoC sales and technical support, reference the following information.
Cypress Semiconductor
198 Champion Court
San Jose, CA 95134
408.943.2600
Web Sites:
Company Information – http://www.cypress.com
Sales – http://www.cypress.com/aboutus/sales_locations.cfm
Technical Support – http://www.cypress.com/support/login.cfm
Revision History
Table 7-1. CY8C24x23A Data Sheet Revision History
Document Title:
CY8C24123A, CY8C24223A, and CY8C24423A PSoC Mixed-Signal Array Final Data Sheet
Document Number: 38-12028
Issue Date
Origin of Change
**
Revision
236409
ECN #
See ECN
SFV
New silicon and new document – Preliminary Data Sheet.
*A
247589
See ECN
SFV
Changed the title to read “Final” data sheet. Updated Electrical Specifications chapter.
*B
261711
See ECN
HMT
Input all SFV memo changes. Updated Electrical Specifications chapter.
*C
279731
See ECN
HMT
Update Electrical Specifications chapter, including 2.7 VIL DC GPIO spec. Add Solder Reflow Peak
Temperature table. Clean up pinouts and fine tune wording and format throughout.
*D
352614
See ECN
HMT
Add new color and CY logo. Add URL to preferred dimensions for mounting MLF packages. Update
Transmitter and Receiver AC Digital Block Electrical Specifications. Re-add ISSP pinout identifier.
Delete Electrical Specification sentence re: devices running at greater than 12 MHz. Update Solder
Reflow Peak Temperature table. Fix CY.com URLs. Update CY copyright.
*E
424036
See ECN
HMT
Fix SMP 8-pin SOIC error in Feature and Order table. Update 32-pin QFN E-Pad dimensions and rev.
*A. Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Add OCD non-production pinout and package diagram. Update CY branding and QFN convention. Update package diagram revisions.
*F
521439
See ECN
HMT
Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add new Dev. Tool section. Add
CY8C20x34 to PSoC Device Characteristics table.
Distribution: External/Public
7.1
Description of Change
Posting: None
Copyrights and Code Protection
© Cypress Semiconductor Corp. 2004-2006. All rights reserved. PSoC Designer™, Programmable System-on-Chip™, and PSoC Express are trademarks and PSoC® is
a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations.
The information contained herein is subject to change without notice. Cypress Semiconductor assumes no responsibility for the use of any circuitry other than circuitry
embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products
for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of
Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress
Semiconductor against all charges. Cypress Semiconductor products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety
applications, unless pursuant to an express written agreement with Cypress Semiconductor.
Flash Code Protection
Note the following details of the Flash code protection features on Cypress Semiconductor PSoC devices.
Cypress Semiconductor products meet the specifications contained in their particular data sheets. Cypress Semiconductor believes that its family of products is one of the
most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress Semiconductor, that can breach the
code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress Semiconductor nor any other semiconductor
manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."
Cypress Semiconductor is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress
Semiconductor are committed to continuously improving the code protection features of our products.
October 17, 2006
© Cypress Semiconductor Corp. 2004-2006 — Document No. 38-12028 Rev. *F
55
[+] Feedback