Features • Serial Peripheral Interface (SPI) Compatible • Supports SPI Modes 0(0,0) and 3(1,1) • Low-Voltage and Standard-Voltage Operation • • • • • • • • – 5.0 (VCC = 4.5V to 5.5V) – 2.7 (VCC = 2.7V to 5.5V) – 1.8 (VCC = 1.8V to 3.6V) 2.1 MHz Clock Rate (5V) Compatibility 8-Byte Page Mode Block Write Protection – Protect 1/4, 1/2, or Entire Array Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection Self-Timed Write Cycle (10 ms Max) High Reliability – Endurance: 1 Million Write Cycles – Data Retention: 100 Years – ESD Protection: >4000V Automotive Grade and Extended Temperature Devices Available 8-Pin PDIP and JEDEC SOIC Packages SPI Serial EEPROMs 1K (128 x 8) 2K (256 x 8) 4K (512 x 8) Description The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT25010/020/040 is available in space saving 8-pin PDIP and 8-pin JEDEC (SOIC) packages. The AT25010/020/040 is enabled through the Chip Select pin (CS) and accessed via a 3-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE. BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the WP pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence. Pin Configurations Pin Name Function CS Chip Select SCK Serial Data Clock SI Serial Data Input SO Serial Data Output GND Ground VCC Power Supply WP Write Protect HOLD Suspends Serial Input 8-Pin PDIP CS SO WP GND 1 2 3 4 8 7 6 5 AT25010 AT25020 AT25040 SPI, 1K Serial E2PROM VCC HOLD SCK SI 8-Pin SOIC CS SO WP GND 1 2 3 4 8 7 6 5 VCC HOLD SCK SI Rev. 0606E–08/98 1 Absolute Maximum Ratings* Operating Temperature ................................. -55°C to + 125°C Storage Temperature .................................... -65°C to + 150°C Voltage on Any Pin with Respect to Ground ....................................-1.0V to + 7.0V Maximum Operating Voltage........................................... 6.25V DC Output Current........................................................ 5.0 mA Block Diagram 2 AT25010/020/040 *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. AT25010/020/040 Pin Capacitance (1) Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted). Test Conditions Max Units Conditions COUT Output Capacitance (SO) 8 pF VOUT = 0V CIN Input Capacitance (CS, SCK, SI, WP, HOLD) 6 pF VIN = 0V Note: 1. This parameter is characterized and is not 100% tested. DC Characteristics Applicable over recommended operating range from: TAI = -40°C to +85°C, VCC = +1.8V to +5.5V, TAC = 0°C to +70°C, VCC = +1.8V to +5.5V (unless otherwise noted). Symbol Parameter VCC1(1) Min Max Units Supply Voltage 1.8 5.5 V VCC2 Supply Voltage 2.7 5.5 V VCC3 Supply Voltage 4.5 5.5 V ICC1 Supply Current VCC = 5.0V at 1 MHz, SO = Open 3.0 mA ICC2 Supply Current VCC = 5.0V at 2 MHz, SO = Open 6.0 mA ISB1(1) Standby Current VCC = 1.8V CS = VCC 100 µA ISB2 Standby Current VCC = 2.7V CS = VCC 100 µA ISB3 Standby Current VCC = 5.0V CS = VCC 100 µA IIL Input Leakage VIN = 0V to VCC -0.6 3.0 µA Output Leakage VIN = 0V to VCC, TAC = 0°C to 70°C -0.6 3.0 µA IOL VIL Test Condition (2) Input Low Voltage -0.6 VCC x 0.3 V (2) Input High Voltage VCC x 0.7 VCC + 0.5 V 0.4 V VIH VOL1 Output Low Voltage VOH1 Output High Voltage VOL2 Output Low Voltage VOH2 Output High Voltage Notes: 4.5V ≤ VCC ≤ 5.5V IOL = 2.0 mA IOH = -1.0 mA 1.8V ≤ VCC ≤ 3.6V VCC - 0.8 IOL = 0.15 mA IOH = -100 µA V 0.2 VCC - 0.2 V V 1. This parameter is preliminary and Atmel may change the specifications upon further characterization. 2. VIL min and VIH max are reference only and are not tested. 3 AC Characteristics Applicable over recommended operating range from TA = -40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units fSCK SCK Clock Frequency 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 0 0 0 2.1 2.1 0.5 MHz tRI Input Rise Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 2 2 2 µs tFI Input Fall Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 2 2 2 µs tWH SCK High Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 800 ns tWL SCK Low Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 800 ns tCS CS High Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tCSS CS Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tCSH CS Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 250 1000 ns tSU Data In Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 50 50 100 ns tH Data In Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 50 100 100 ns tHD Hold Setup Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 400 ns tCD Hold Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 200 200 400 ns tV Output Valid 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 0 0 0 tHO Output Hold Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 0 0 0 4 AT25010/020/040 200 400 800 ns ns AT25010/020/040 AC Characteristics (Continued) Applicable over recommended operating range from TA = -40°C to +85°C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted). Symbol Parameter Voltage Min Max Units tLZ Hold to Output Low Z 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 0 0 0 100 100 100 ns tHZ Hold to Output High Z 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 100 100 100 ns tDIS Output Disable Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 250 500 1000 ns Write Cycle Time 4.5 - 5.5 2.7 - 5.5 1.8 - 3.6 10 tWC Endurance 5.0V, 25°C, Page Mode Note: ms 1M Write Cycles 1. This parameter is characterized and is not 100% tested. 5 Serial Interface Description MASTER: The device that generates the serial clock. SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040 always operates as a slave. TRANSMITTER/RECEIVER: The AT25010/020/040 has separate pins designated for data transmission (SO) and reception (SI). MSB: The Most Significant Bit (MSB) is the first bit transmitted and received. SERIAL OP-CODE: After the device is selected with CS going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the READ and WRITE instructions. INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25010/020/040, and the serial output pin (SO) will remain in a high impedance state until the falling edge of CS is detected again. This will reinitialize the serial communication. CHIP SELECT: The AT25010/020/040 is selected when the CS pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state. HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25010/020/040. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state. WRITE PROTECT: The write protect pin (WP) will allow normal read/write operations when held high. When the WP pin is brought low, all write operations are inhibited. 6 AT25010/020/040 WP going low while CS is still low will interrupt a write to the AT25010/020/040. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation. SPI Serial Interface AT25010/020/040 Functional Description Table 3. Read Status Register Bit Definition The AT25010/020/040 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers. The AT25010/020/040 utilizes an 8-bit instruction register. The list of instructions and their operation codes are contained in Table 1. All instructions, addresses, and data are transferred with the MSB first and start with a high-to-low CS transition. Table 1. Instruction Set for the AT25010/020/040 Bit Definition Bit 0 (RDY) Bit 0 = 0 (RDY) indicates the device is READY. Bit 0 = 1 indicates the write cycle is in progress. Bit 1 (WEN) Bit 1 = 0 indicates the device is not WRITE ENABLED. Bit 1 = 1 indicates the device is WRITE ENABLED. Bit 2 (BP0) See Table 4. Bit 3 (BP1) See Table 4. Instruction Name Instruction Format Operation Bits 4-7 are 0s when device is not in an internal write cycle. WREN 0000 X110 Set Write Enable Latch Bits 0-7 are 1s during an internal write cycle. WRDI 0000 X100 Reset Write Enable Latch RDSR 0000 X101 Read Status Register WRSR 0000 X001 Write Status Register READ 0000 A011 Read Data from Memory Array WRITE 0000 A010 Write Data to Memory Array Note: “A” represents MSB address bit A8. WRITE ENABLE (WREN): The device will power up in the write disable state when V CC is applied. All programming instructions must therefore be preceded by a Write Enable instruction. The WP pin must be held high during a WREN instruction. WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin. READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction. Table 2. Status Register Format Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 X X X X BP1 BP0 WEN RDY WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010/020/040 is divided into four array segments. Top quarter (1/4), Top half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be READ only. The block write protection levels and corresponding status register control bits are shown in Table 4. The two bits, BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, tWC, RDSR). Table 4. Block Write Protect Bits Status Register Bits Array Addresses Protected Level BP1 BP0 AT25010 AT25020 AT25040 0 0 0 None None None 1 (1/4) 0 1 60-7F C0-FF 180-1FF 2 (1/2) 1 0 40-7F 80-FF 100-1FF 3 (All) 1 1 00-7F 00-FF 000-1FF READ SEQUENCE (READ): Reading the AT25010/020/040 via the SO (Serial Output) pin requires the following sequence. After the CS line is pulled low to select a device, the READ op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7-A0). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The READ sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous READ cycle. 7 WRITE SEQUENCE (WRITE): In order to program the AT25010/020/040, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device must be write enabled via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction. A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7-A0) and the data (D7-D0) to be programmed. Programming will start after the CS pin is brought high. (The LOW to High transition of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit. The READY/BUSY status of the device can be determined by initiating a READ STATUS REGISTER (RDSR) Instruc- 8 AT25010/020/040 tion. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE programming cycle. The AT25010/020/040 is capable of an 8-byte PAGE WRITE operation. After each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain constant. If more than 8 bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010/020/040 is automatically returned to the write disable state at the completion of a WRITE cycle. Note: If the WP pin is brought low or if the device is not Write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when CS is brought high. A new CS falling edge is required to re-initiate the serial communication. AT25010/020/040 Timing Diagrams Synchronous Data Timing (for mode 0) t CS VIH CS VIL t CSH t CSS VIH t WH SCK t WL VIL tH t SU VIH SI VALID IN VIL tV VOH SO HI-Z t HO t DIS HI-Z VOL WREN Timing WRDI Timing 9 RDSR Timing CS 0 1 2 3 4 5 6 7 8 9 10 7 6 5 11 12 13 14 2 1 SCK INSTRUCTION SI SO DATA OUT HIGH IMPEDANCE 4 3 0 MSB WRSR Timing CS 0 1 2 3 4 5 6 7 8 9 10 11 7 6 5 4 12 13 14 15 2 1 0 SCK INSTRUCTION SI SO HIGH IMPEDANCE READ Timing 10 AT25010/020/040 DATA IN 3 AT25010/020/040 WRITE Timing CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 7 6 SCK INSTRUCTION SI BYTE ADDRESS 8 5 4 3 2 1 DATA IN 0 7 6 5 4 3 2 1 0 9TH BIT OF ADDRESS SO HIGH IMPEDANCE HOLD Timing CS tCD tCD SCK tHD tHD HOLD tHZ SO tLZ 11 AT25010 Ordering Information tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) 10 6000 100 10 10 3000 3000 Ordering Code Package 2000 AT25010-10PC AT25010-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2000 AT25010-10PI AT25010-10SI 8P3 8S1 Industrial (-40°C to 85°C) 100 1000 AT25010-10PC-2.7 AT25010-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 1000 AT25010-10PI-2.7 AT25010-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 100 500 AT25010-10PC-1.8 AT25010-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 AT25010-10PI-1.8 AT25010-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C) Package Type 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V) 12 AT25010/020/040 Operation Range AT25010/020/040 AT25020 Ordering Information tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) 10 6000 100 10 10 3000 3000 Ordering Code Package Operation Range 2100 AT25020-10PC AT25020N-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2100 AT25020-10PI AT25020N-10SI 8P3 8S1 Industrial (-40°C to 85°C) 100 2100 AT25020-10PC-2.7 AT25020N-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 2100 AT25020-10PI-2.7 AT25020N-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 100 500 AT25020-10PC-1.8 AT25020N-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 AT25020-10PI-1.8 AT25020N-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C) Package Type 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V) 13 AT25040 Ordering Information tWP (max) (ms) ICC (max) (µA) ISB (max) (µA) fMAX (kHz) 10 6000 100 10 10 3000 3000 Ordering Code Package 2100 AT25040-10PC AT25040N-10SC 8P3 8S1 Commercial (0°C to 70°C) 100 2100 AT25040-10PI AT25040N-10SI 8P3 8S1 Industrial (-40°C to 85°C) 100 2100 AT25040-10PC-2.7 AT25040N-10SC-2.7 8P3 8S1 Commercial (0°C to 70°C) 100 2100 AT25040-10PI-2.7 AT25040N-10SI-2.7 8P3 8S1 Industrial (-40°C to 85°C) 100 500 AT25040-10PC-1.8 AT25040N-10SC-1.8 8P3 8S1 Commercial (0°C to 70°C) 100 500 AT25040-10PI-1.8 AT25040N-10SI-1.8 8P3 8S1 Industrial (-40°C to 85°C) Package Type 8P3 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8S1 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC) Options Blank Standard Device (4.5V to 5.5V) -2.7 Low Voltage (2.7V to 5.5V) -1.8 Low Voltage (1.8V to 5.5V) 14 AT25010/020/040 Operation Range AT25010/020/040 Packaging Information 8P3, 8-Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) Dimensions in Inches and (Millimeters) 8S1, 8-Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) Dimensions in Inches and (Millimeters) JEDEC STANDARD MS-001 BA .020 (.508) .013 (.330) .400 (10.16) .355 (9.02) PIN 1 .280 (7.11) .240 (6.10) .300 (7.62) REF .157 (3.99) .150 (3.81) PIN 1 .244 (6.20) .228 (5.79) .037 (.940) .027 (.690) .050 (1.27) BSC .210 (5.33) MAX .100 (2.54) BSC SEATING PLANE .196 (4.98) .189 (4.80) .068 (1.73) .053 (1.35) .015 (.380) MIN .150 (3.81) .115 (2.92) .070 (1.78) .045 (1.14) .022 (.559) .014 (.356) .010 (.254) .004 (.102) .325 (8.26) .300 (7.62) .012 (.305) .008 (.203) 0 REF 15 .430 (10.9) MAX 0 REF 8 .010 (.254) .007 (.203) .050 (1.27) .016 (.406) 15