Renesas HD74LS75P Quadruple bistable latch Datasheet

HD74LS75
Quadruple Bistable Latches
REJ03D0416-0300
Rev.3.00
May 10, 2006
The HD74LS75 is ideally suited for use as temporary storage for binary information between processing units and
input / output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable
(G) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low,
the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the
enable is permitted to go high. This device features complementary Q and Q outputs from a 4-bit latch.
Features
• Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74LS75P
DILP-16 pin
PRDP0016AE-B
(DP-16FV)
P
—
HD74LS75FPEL
SOP-16 pin (JEITA)
PRSP0016DH-B
(FP-16DAV)
FP
EL (2,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Pin Arrangement
1Q
1
Q
16
1Q
15
2Q
14
2Q
13
Enable 1-2
12
GND
Q
1D
2
2D
3
Enable 3-4
4
Q
Q
VCC
5
Q
Q
3D
6
G
D
11
3Q
4D
7
G
D
10
3Q
4Q
8
9
4Q
Q
G
D
G
D
Q
(Top view)
Rev.3.00, May 10, 2006, page 1 of 5
HD74LS75
Function Table
Inputs
Outputs
D
L
H
X
G
H
H
L
Q
H
L
Q0
Q
L
H
Q0
H; high level, L; low level, X; irrelevant
Q0; level of Q before the indicated steady-state input conditions were established.
Q0; complement of Q0 or level of Q0 before the indicated steady-state input conditions were established.
Circuit Schematic (1/4)
Q
Data
Q
To Other
Latch
Enable
Absolute Maximum Ratings
Item
Symbol
Ratings
Supply voltage
VCC
7
Input voltage
VIN
7
Power dissipation
PT
400
Storage temperature
Tstg
–65 to +150
Note: Voltage value, unless otherwise noted, are with respect to network ground terminal.
Unit
V
V
mW
°C
Recommended Operating Conditions
Item
Supply voltage
Output current
Operating temperature
Pulse width
Setup time
Hold time
Rev.3.00, May 10, 2006, page 2 of 5
Symbol
VCC
IOH
IOL
Topr
tw
tsu
th
Min
4.75
—
—
–20
20
15
5
Typ
5.00
—
—
25
—
—
—
Max
5.25
–400
8
75
—
—
—
Unit
V
µA
mA
°C
ns
ns
ns
HD74LS75
Electrical Characteristics
(Ta = –20 to +75 °C)
Item
Input voltage
Symbol
VIH
VIL
min.
2.0
—
typ.*
—
—
max.
—
0.8
Unit
V
V
VOH
2.7
—
—
V
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0.4
0.5
20
80
–0.4
–1.6
0.1
0.4
Output voltage
VOL
Input
current
D input
G input
D input
G input
D input
G input
IIH
IIL
II
V
Condition
VCC = 4.75 V, VIH = 2 V, VIL = 0.8 V,
IOH = –400 µA
IOL = 4 mA
VCC = 4.75 V, VIH = 2 V,
VIL = 0.8 V
IOL = 8 mA
µA
VCC = 5.25 V, VI = 2.7 V
mA
VCC = 5.25 V, VI = 0.4 V
mA
VCC = 5.25 V, VI = 7 V
Short-circuit output
–20
—
–100
mA
IOS
current
Supply current**
ICC
—
6.3
12
mA
Input clamp voltage
VIK
—
—
–1.5
V
Notes: * VCC = 5 V, Ta = 25°C
** ICC is measured with all outputs open and all inputs grounded.
VCC = 5.25 V
VCC = 5.25 V
VCC = 4.75 V, IIN = –18 mA
Switching Characteristics
(VCC = 5 V, Ta = 25°C)
Item
Propagation delay time
Symbol
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
Rev.3.00, May 10, 2006, page 3 of 5
Inputs
Outputs
D
Q
D
Q
G
Q
G
Q
min.
—
—
—
—
—
—
—
—
typ.
15
9
12
7
15
14
16
7
max.
27
17
20
15
27
25
30
15
Unit
Condition
ns
ns
ns
ns
CL = 15 pF,
RL = 2 kΩ
HD74LS75
Testing Method
Test Circuit
Q Q
VCC
D G
RL
P.G.
Zout = 50Ω
D
G
Q
Q
P.G.
Zout = 50Ω
Notes:
RL
CL
CL
1. Test is put into the each flip-flop.
2. CL includes probe and jig capacitance.
3. All diodes are 1S2074(H).
Waveform
1µs
tTLH
D
90%
1.3 V
1µs
tTHL
3V
90%
1.3 V
10%
1.3 V
10%
tsu
th
tTLH
tTHL
tsu
500ns
tPLH
tPLH
th
3V
90% 90%
1.3 V 1.3 V
10%
10%
G
0V
1.3 V 1.3 V
0V
500ns
tPHL
tPHL
VOH
Q
1.3 V
1.3 V
VOL
tPLH
VOH
tPLH
Q
1.3 V
tPHL
1.3 V
VOL
tPHL
Notes:
1. Input pulse; D input: PRR = 500 kHz, G input; PRR = 1 MHz, tTHL ≤ 10 ns,tTLH ≤ 10 ns.
2. When measuring propugation delay times from the D input, the corresponding G input must be
held high.
Rev.3.00, May 10, 2006, page 4 of 5
HD74LS75
Package Dimensions
JEITA Package Code
P-DIP16-6.3x19.2-2.54
RENESAS Code
PRDP0016AE-B
Previous Code
DP-16FV
MASS[Typ.]
1.05g
D
9
E
16
1
8
b3
0.89
A1
A
Z
L
Reference
Symbol
θ
bp
e
e1
D
E
A
A1
bp
b3
c
θ
e
Z
L
c
e1
( Ni/Pd/Au plating )
JEITA Package Code
P-SOP16-5.5x10.06-1.27
RENESAS Code
PRSP0016DH-B
*1
Previous Code
FP-16DAV
Dimension in Millimeters
Min
Nom Max
7.62
19.2 20.32
6.3 7.4
5.06
0.51
0.40 0.48 0.56
1.30
0.19 0.25 0.31
0°
15°
2.29 2.54 2.79
1.12
2.54
MASS[Typ.]
0.24g
D
F
16
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
9
c
HE
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
Z
8
e
*3
bp
x
Reference Dimension in Millimeters
Symbol
M
A
L1
A1
θ
y
L
Detail F
Rev.3.00, May 10, 2006, page 5 of 5
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Min Nom Max
10.06 10.5
5.50
0.00 0.10 0.20
2.20
0.34 0.40 0.46
0.15 0.20 0.25
0°
8°
7.50 7.80 8.00
1.27
0.12
0.15
0.80
0.50 0.70 0.90
1.15
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0
Similar pages