MOTOROLA MC74VHT4051 Analog multiplexer demultiplexer Datasheet

Order this document
by MC74VHCT4051/D
SEMICONDUCTOR TECHNICAL DATA
High–Performance Silicon–Gate CMOS
The MC74VHCT4051 utilizes silicon–gate CMOS technology to achieve
fast propagation delays, low ON resistances, and low OFF leakage currents.
This analog multiplexer/demultiplexer controls analog voltages that may
vary across the complete power supply range (from VCC to GND).
The VHCT4051 is identical in pinout to the high–speed HC4051A and the
metal–gate MC14051B. The Channel–Select inputs determine which one of
the Analog Inputs/Outputs is to be connected by means of an analog switch
to the Common Output/Input. When the Enable pin is HIGH, all analog
switches are turned off.
The Channel–Select and Enable inputs are compatible with TTL–type
input thresholds. The input protection circuitry on this device allows
overvoltage tolerance on the input, allowing the device to be used as a
logic–level translator from 3.0V CMOS logic to 5.0V CMOS Logic or from
1.8V CMOS logic to 3.0V CMOS Logic while operating at the higher–voltage
power supply.
The MC74VHCT4051 input structure provides protection when voltages
up to 7V are applied, regardless of the supply voltage. This allows the
MC74VHCT4051 to be used to interface 5V circuits to 3V circuits.
This device has been designed so that the ON resistance (Ron) is more
linear over input voltage than Ron of metal–gate CMOS analog switches.
For a multiplexer/demultiplexer with channel–select latches, see
VHC4351.
D SUFFIX
16–LEAD SOIC PACKAGE
CASE 751B–05
DT SUFFIX
16–LEAD TSSOP PACKAGE
CASE 948F–01
ORDERING INFORMATION
MC74VHCTXXXXD
MC74VHCTXXXXDT
•
•
•
•
•
•
FUNCTION TABLE – MC74VHCT4051
Fast Switching and Propagation Speeds
Low Crosstalk Between Switches
Diode Protection on All Inputs/Outputs
Analog Power Supply Range (VCC – GND) = 2.0 to 6.0 V
Digital (Control) Power Supply Range (VCC – GND) = 2.0 to 6.0 V
Improved Linearity and Lower ON Resistance Than Metal–Gate
Counterparts
• Low Noise
• In Compliance With the Requirements of JEDEC Standard No. 7A
Control Inputs
LOGIC DIAGRAM
MC74VHCT4051
Single–Pole, 8–Position Plus Common Off
Enable
C
L
L
L
L
L
L
L
L
H
L
L
L
L
H
H
H
H
X
Select
B
A
L
L
H
H
L
L
H
H
X
L
H
L
H
L
H
L
H
X
3
X
MULTIPLEXER/
DEMULTIPLEXER
COMMON
OUTPUT/
INPUT
PIN 16 = VCC
PIN 8 = GND
Pinout: MC74VHCT4051 (Top View)
VCC
16
X2
X1
X0
X3
A
B
C
15
14
13
12
11
10
9
6
7
1
2
3
4
5
X4
X6
X
X7
X5
This document contains information on a new product. Specifications and information herein are subject to
change without notice.
10/98
 Motorola, Inc. 1998
1
ON Channels
X0
X1
X2
X3
X4
X5
X6
X7
NONE
X = Don’t Care
13
X0
14
X1
15
X2
ANALOG
12
INPUTS/ X3
OUTPUTS X4 1
5
X5
2
X6
4
X7
11
A
CHANNEL
10
B
SELECT
9
INPUTS
C
6
ENABLE
SOIC
TSSOP
REV 0
Enable NC
8
GND
MC74VHCT4051
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎ
ÎÎÎ
MAXIMUM RATINGS*
Symbol
Parameter
Unit
– 0.5 to + 7.0
V
V
VCC
Positive DC Supply Voltage
VIS
Analog Input Voltage
– 0.5 to VCC + 0.5
Vin
Digital Input Voltage (Referenced to GND)
– 0.5 to VCC + 0.5
V
–20
mA
500
450
mW
– 65 to + 150
_C
260
_C
I
DC Current, Into or Out of Any Pin
PD
Power Dissipation in Still Air,
Tstg
Storage Temperature Range
TL
(Referenced to GND)
Value
SOIC Package†
TSSOP Package†
Lead Temperature, 1 mm from Case for 10 Seconds
* Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
†Derating — SOIC Package: – 7 mW/_C from 65_ to 125_C
TSSOP Package: – 6.1 mW/_C from 65_ to 125_C
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance circuit. For proper operation, Vin and
Vout should be constrained to the
range GND (Vin or Vout) VCC.
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or V CC ).
Unused outputs must be left open.
v
v
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
VCC
Positive DC Supply Voltage
(Referenced to GND)
VIS
Analog Input Voltage
Vin
Digital Input Voltage (Referenced to GND)
VIO*
Static or Dynamic Voltage Across Switch
TA
Operating Temperature Range, All Package Types
tr, tf
Input Rise/Fall Time
(Channel Select or Enable Inputs)
VCC = 3.3 V ± 0.3 V
VCC = 5.0 V ± 0.5 V
Min
Max
Unit
2.0
6.0
V
0.0
VCC
V
GND
VCC
V
100
mV
– 55
+ 125
_C
ns/V
0
0
100
20
* For voltage drops across switch greater than 100 mV (switch on), excessive VCC current may
be drawn; i.e., the current out of the switch may contain both VCC and switch input components.
The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.
MOTOROLA
2
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
MC74VHCT4051
DC CHARACTERISTICS — Digital Section (Voltages Referenced to GND)
–55 to 25°C
≤85°C
≤125°C
U i
Unit
S b l
Symbol
P
Parameter
VIH
Minimum High–Level Input Voltage,
Channel–Select or Enable Inputs
Ron = Per Spec
3.0
4.5
6.0
1.2
2.0
2.0
1.2
2.0
2.0
1.2
2.0
2.0
V
VIL
Maximum Low–Level Input Voltage,
Channel–Select or Enable Inputs
Ron = Per Spec
3.0
4.5
6.0
0.53
0.8
0.8
0.53
0.8
0.8
0.53
0.8
0.8
V
Iin
Maximum Input Leakage Current,
Channel–Select or Enable Inputs
Vin = VCC or GND
6.0
± 0.1
± 1.0
± 1.0
µA
Maximum Quiescent Supply
Current (per Package)
Channel Select, Enable and
VIS = VCC or GND; VIO = 0 V
6.0
4
40
160
ICC
C di i
Condition
Guaranteed Limit
VCC
V
µA
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎ
v ÎÎÎÎ
v ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
v
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
v
ÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
v
ÎÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎÎÎÎ
ÎÎÎÎÎÎÎÎÎ
ÎÎÎÎ
ÎÎÎÎ
ÎÎÎ
ÎÎÎÎÎÎÎ
DC ELECTRICAL CHARACTERISTICS Analog Section
Guaranteed Limit
S b l
Symbol
Ron
VCC
V
– 55 to
25_C
85_C
125_C
Vin = VIL or VIH
VIS = VCC to GND
IS
2.0 mA (Figures 1, 2)
Vin = VIL or VIH
VIS = VCC or GND (Endpoints)
IS
2.0 mA (Figures 1, 2)
3.0
4.5
6.0
25
18
15
30
23
20
35
28
25
3.0
4.5
6.0
20
15
10
25
20
15
30
25
20
Vin = VIL or VIH
VIS = 1/2 (VCC – GND)
IS
2.0 mA
Vin = VIL or VIH;
VIO = VCC or GND;
Switch Off (Figure 3)
3.0
4.5
6.0
15
8.0
4.0
20
12
7.0
25
15
10
Ω
6.0
0.1
0.5
1.0
µA
Maximum Off–Channel
Leakage Current,
Common Channel
Vin = VIL or VIH;
VIO = VCC or GND;
Switch Off (Figure 4)
6.0
0.2
2.0
4.0
Maximum On–Channel
Leakage Current,
Channel–to–Channel
Vin = VIL or VIH;
Switch–to–Switch =
VCC or GND; (Figure 5)
6.0
0.2
2.0
4.0
P
Parameter
Maximum “ON” Resistance
∆Ron
Maximum Difference in “ON”
Resistance Between Any Two
Channels in the Same Package
Ioff
Maximum Off–Channel Leakage
Current, Any One Channel
Ion
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
T
Test
C
Conditions
di i
3
U i
Unit
Ω
µA
MOTOROLA
MC74VHCT4051
AC CHARACTERISTICS (CL = 50 pF, Input tr = tf = 3 ns)
S b l
Symbol
P
Parameter
Guaranteed Limit
VCC
V
–55 to 25°C
≤85°C
≤125°C
U i
Unit
tPLH,
tPHL
Maximum Propagation Delay, Channel–Select to Analog Output
(Figure 9)
2.0
3.0
4.5
6.0
30
20
15
15
35
25
18
18
40
30
22
20
ns
tPLH,
tPHL
Maximum Propagation Delay, Analog Input to Analog Output
(Figure 10)
2.0
3.0
4.5
6.0
4.0
3.0
1.0
1.0
6.0
5.0
2.0
2.0
8.0
6.0
2.0
2.0
ns
tPLZ,
tPHZ
Maximum Propagation Delay, Enable to Analog Output
(Figure 11)
2.0
3.0
4.5
6.0
30
20
15
15
35
25
18
18
40
30
22
20
ns
tPZL,
tPZH
Maximum Propagation Delay, Enable to Analog Output
(Figure 11)
2.0
3.0
4.5
6.0
20
12
8.0
8.0
25
14
10
10
30
15
12
12
ns
Cin
Maximum Input Capacitance, Channel–Select or Enable Inputs
10
10
10
pF
CI/O
Maximum Capacitance
Analog I/O
35
35
35
pF
Common O/I
130
130
130
Feedthrough
1.0
1.0
1.0
(All Switches Off)
CPD
Typical @ 25°C, VCC = 5.0 V
P
Power
Dissipation
Di i i Capacitance
C
i
(Fi
(Figure 13)*
pF
45
* Used to determine the no–load dynamic power consumption: P D = C PD V CC 2 f + I CC V CC .
MOTOROLA
4
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
MC74VHCT4051
ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)
S b l
Symbol
BW
—
P
Parameter
C di i
Condition
fin = 1MHz Sine Wave; Adjust fin Voltage to Obtain
0dBm at VOS; Increase fin
i Frequency Until dB Meter
Reads –3dB;
RL = 50Ω, CL = 10pF
30
3.0
4.50
6.00
80
80
80
Off–Channel Feedthrough Isolation
(Figure 7)
fin = Sine Wave; Adjust fin Voltage to Obtain 0dBm at
VIS
fin = 10kHz, RL = 600Ω, CL = 50pF
3.0
4.50
6.00
–50
–50
–50
3.0
4.50
6.00
–40
–40
–40
3.0
4.50
6.00
25
105
135
3.0
4.50
6.00
35
145
190
3.0
4.50
6.00
–50
–50
–50
3.0
4.50
6.00
–60
–60
–60
Vin ≤ 1MHz Square Wave (tr = tf = 3ns); Adjust RL at
Setup so that IS = 0A;
Enable = GND
RL = 600Ω, CL = 50pF
Feedthrough Noise.
Channel–Select Input to Common
I/O (Figure 8)
RL = 10kΩ, CL = 10pF
—
Crosstalk Between Any Two
Switches (Figure 12)
fin = Sine Wave; Adjust fin Voltage to Obtain 0dBm at
VIS
fin = 10kHz, RL = 600Ω, CL = 50pF
fin = 1.0MHz, RL = 50Ω, CL = 10pF
THD
Total Harmonic Distortion
(Figure 14)
fin = 1kHz, RL = 10kΩ, CL = 50pF
THD = THDmeasured – THDsource
VIS = 2.0VPP sine wave
VIS = 4.0VPP sine wave
VIS = 5.5VPP sine wave
U i
Unit
25°C
Maximum On–Channel Bandwidth
or Minimum Frequency Response
(Figure 6)
fin = 1.0MHz, RL = 50Ω, CL = 10pF
—
Limit*
VCC
V
MHz
dB
mVPP
dB
%
3.0
4.50
6.00
0.10
0.08
0.05
250
Ron , ON RESISTANCE (OHMS)
Ron , ON RESISTANCE (OHMS)
* Limits not tested. Determined by design and verified by qualification.
200
125°C
150
25°C
TBD
100
– 55°C
50
0
0.25
0.50
0.75
1.0
1.25
1.5
1.75
2.0
2.25
125°C
80
25°C
60
TBD
– 55°C
40
20
0
VIS, INPUT VOLTAGE (VOLTS)
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
VIS, INPUT VOLTAGE (VOLTS)
Figure 1a. Typical On Resistance, VCC = 2.0 V
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
100
Figure 1b. Typical On Resistance, VCC = 3.0 V
5
MOTOROLA
MC74VHCT4051
90
125°C
75
25°C
Ron , ON RESISTANCE (OHMS)
Ron , ON RESISTANCE (OHMS)
105
60
TBD
45
– 55°C
30
15
0
0.5
1.0
1.5 2.0
2.5
3.0
3.5
4.0 4.5
5.0
5.5
75
125°C
60
25°C
45
TBD
15
0
6.0
– 55°C
30
1.0
2.0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
VIS, INPUT VOLTAGE (VOLTS)
VIS, INPUT VOLTAGE (VOLTS)
Figure 1c. Typical On Resistance, VCC = 4.5 V
Figure 1d. Typical On Resistance, VCC = 6.0 V
PLOTTER
PROGRAMMABLE
POWER
SUPPLY
–
MINI COMPUTER
DC ANALYZER
+
VCC
DEVICE
UNDER TEST
ANALOG IN
COMMON OUT
GND
GND
Figure 2. On Resistance Test Set–Up
MOTOROLA
6
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
MC74VHCT4051
VCC
VCC
VCC
16
GND
ANALOG I/O
OFF
A
VCC
OFF
NC
VIH
OFF
VIH
6
8
Figure 3. Maximum Off Channel Leakage Current,
Any One Channel, Test Set–Up
VCC
Figure 4. Maximum Off Channel Leakage Current,
Common Channel, Test Set–Up
VCC
16
A
VCC
16
0.1µF
fin
ON
COMMON O/I
OFF
VCC
COMMON O/I
6
8
GND
OFF
VCC
COMMON O/I
VCC
16
GND
VOS
dB
METER
ON
N/C
RL
CL*
ANALOG I/O
VIL
6
6
8
8
*Includes all probe and jig capacitance
Figure 5. Maximum On Channel Leakage Current,
Channel to Channel, Test Set–Up
VCC
16
VIS
0.1µF
fin
VCC
16
VOS
dB
METER
OFF
RL
Figure 6. Maximum On Channel Bandwidth,
Test Set–Up
CL*
RL
ON/OFF
COMMON O/I
ANALOG I/O
RL
OFF/ON
RL
RL
6
6
8
VIL or VIH
VIH
VIL
CHANNEL SELECT
*Includes all probe and jig capacitance
8
CL*
VCC
11
CHANNEL SELECT
*Includes all probe and jig capacitance
Figure 7. Off Channel Feedthrough Isolation,
Test Set–Up
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
Vin ≤ 1 MHz
tr = tf = 3 ns
TEST
POINT
Figure 8. Feedthrough Noise, Channel Select to
Common Out, Test Set–Up
7
MOTOROLA
MC74VHCT4051
VCC
16
VCC
VCC
CHANNEL
SELECT
ON/OFF
50%
COMMON O/I
ANALOG I/O
OFF/ON
GND
tPLH
TEST
POINT
CL*
tPHL
6
ANALOG
OUT
50%
8
CHANNEL SELECT
*Includes all probe and jig capacitance
Figure 9a. Propagation Delays, Channel Select
to Analog Out
Figure 9b. Propagation Delay, Test Set–Up Channel
Select to Analog Out
VCC
16
ANALOG
IN
COMMON O/I
ANALOG I/O
VCC
ON
50%
TEST
POINT
CL*
GND
tPLH
tPHL
ANALOG
OUT
6
8
50%
*Includes all probe and jig capacitance
Figure 10a. Propagation Delays, Analog In
to Analog Out
tf
Figure 10b. Propagation Delay, Test Set–Up
Analog In to Analog Out
tr
90%
50%
10%
ENABLE
tPZL
ANALOG
OUT
tPLZ
1
VCC
2
GND
1
TEST
POINT
ON/OFF
CL*
VOL
tPZH tPHZ
ANALOG
OUT
1kΩ
ANALOG I/O
2
50%
90%
VCC
16
VCC
HIGH
IMPEDANCE
10%
POSITION 1 WHEN TESTING tPHZ AND tPZH
POSITION 2 WHEN TESTING tPLZ AND tPZL
VIH
VIL
VOH
50%
ENABLE
6
8
HIGH
IMPEDANCE
Figure 11a. Propagation Delays, Enable to
Analog Out
MOTOROLA
Figure 11b. Propagation Delay, Test Set–Up
Enable to Analog Out
8
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
MC74VHCT4051
VCC
VIS
A
VCC
16
RL
fin
16
VOS
ON
ON/OFF
COMMON O/I
NC
ANALOG I/O
0.1µF
OFF/ON
OFF
RL
RL
CL*
RL
CL*
VCC
6
6
8
8
CHANNEL SELECT
11
*Includes all probe and jig capacitance
Figure 12. Crosstalk Between Any Two
Switches, Test Set–Up
Figure 13. Power Dissipation Capacitance,
Test Set–Up
0
VIS
VCC
16
0.1µF
fin
– 10
VOS
ON
CL*
– 20
TO
DISTORTION
METER
– 30
– 40
dB
RL
FUNDAMENTAL FREQUENCY
– 50
DEVICE
– 60
6
SOURCE
– 70
8
– 80
– 90
*Includes all probe and jig capacitance
– 100
1.0
2.0
3.125
FREQUENCY (kHz)
Figure 14a. Total Harmonic Distortion, Test Set–Up
Figure 14b. Plot, Harmonic Distortion
APPLICATIONS INFORMATION
The Channel Select and Enable control pins should be at
VCC or GND logic levels. VCC being recognized as a logic
high and GND being recognized as a logic low. In this example:
VCC = +5V = logic high
GND = 0V = logic low
The maximum analog voltage swing is determined by the
supply voltage VCC. The positive peak analog voltage should
not exceed VCC. Similarly, the negative peak analog voltage
should not go below GND. In this example, the difference
between VCC and GND is five volts. Therefore, using the
configuration of Figure 15, a maximum analog signal of five
volts peak–to–peak can be controlled. Unused analog
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to VCC or GND
through a low value resistor helps minimize crosstalk and
feedthrough noise that may be picked up by an unused
switch.
Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:
VCC – GND = 2 to 6 volts
When voltage transients above VCC and/or below GND
are anticipated on the analog channels, external Germanium
or Schottky diodes (Dx) are recommended as shown in Figure 16. These diodes should be able to absorb the maximum
anticipated current surges during clipping.
9
MOTOROLA
MC74VHCT4051
VCC
+5V
16
+5V
ANALOG
SIGNAL
0V
ANALOG
SIGNAL
ON
6
8
VCC
16
Dx
+5V
Dx
Dx
GND
GND
8
Figure 15. Application Example
Figure 16. External Germanium or
Schottky Clipping Diodes
+3V
+5V
16
+3V
ANALOG
SIGNAL
GND
ON/OFF
Dx
ON/OFF
0V
TO EXTERNAL LSTTL COMPATIBLE
CIRCUITRY 0 to VIH
DIGITAL SIGNALS
11
10
9
VCC
ANALOG
SIGNAL
+3V
+5V
GND
GND
16
ANALOG
SIGNAL
ON/OFF
+5V
ANALOG
SIGNAL
GND
+5V
6
8
11
10
9
6
1.8V – 2.5V
CIRCUITRY
8
11
10
9
1.8V – 2.5V
CIRCUITRY
MC74VHCT1GT50 BUFFERS
VCC = 3.0V
a. Low Voltage Logic Level Shifting Control
b. 2–Stage Logic Level Shifting Control
Figure 17. Interfacing to Low Voltage CMOS Outputs
A
11
13
LEVEL
SHIFTER
14
B
10
15
LEVEL
SHIFTER
12
C
9
1
LEVEL
SHIFTER
5
ENABLE
6
2
LEVEL
SHIFTER
4
3
Figure 18. Function Diagram, VHCT4051
MOTOROLA
10
X0
X1
X2
X3
X4
X5
X6
X7
X
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
MC74VHCT4051
OUTLINE DIMENSIONS
D SUFFIX
PLASTIC SOIC PACKAGE
CASE 751B–05
ISSUE J
–A
–
16
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
IN EXCESS OF THE D DIMENSION AT
MAXIMUM MATERIAL CONDITION.
9
–B
–
1
P 8 PL
0.25 (0.010)
8
M
B
M
G
K
DIM
A
B
C
D
F
G
J
K
M
P
R
F
R X 45°
C
–T
SEATING
–
J
M
PLANE
D 16 PL
0.25 (0.010)
M
T
B
A
S
0.10 (0.004)
M
T U
V
S
S
S
K
ÉÉ
ÇÇ
ÇÇ
ÉÉ
K1
2X
L/2
16
9
J1
B
–U–
L
SECTION N–N
J
PIN 1
IDENT.
8
1
N
0.25 (0.010)
0.15 (0.006) T U
S
A
–V–
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH.
PROTRUSIONS OR GATE BURRS. MOLD FLASH OR
GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER
SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD
FLASH OR PROTRUSION. INTERLEAD FLASH OR
PROTRUSION SHALL NOT EXCEED
0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR
PROTRUSION. ALLOWABLE DAMBAR PROTRUSION
SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K
DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR
REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT
DATUM PLANE –W–.
M
N
F
DETAIL E
–W–
C
0.10 (0.004)
–T– SEATING
PLANE
H
D
VHC Data – Advanced CMOS Logic
DL203 — Rev 2
INCHES
MIN
MAX
0.386 0.393
0.150 0.157
0.054 0.068
0.014 0.019
0.016 0.049
0.050 BSC
0.008 0.009
0.004 0.009
0°
7°
0.229 0.244
0.010 0.019
DT SUFFIX
PLASTIC TSSOP PACKAGE
CASE 948F–01
ISSUE O
16X K REF
0.15 (0.006) T U
S
MILLIMETERS
MIN
MAX
9.80 10.00
4.00
3.80
1.75
1.35
0.49
0.35
1.25
0.40
1.27 BSC
0.25
0.19
0.25
0.10
7°
0°
6.20
5.80
0.50
0.25
DETAIL E
DIM
A
B
C
D
F
G
H
J
J1
K
K1
L
M
MILLIMETERS
MIN
MAX
4.90
5.10
4.30
4.50
–––
1.20
0.05
0.15
0.50
0.75
0.65 BSC
0.18
0.28
0.09
0.20
0.09
0.16
0.19
0.30
0.19
0.25
6.40 BSC
0_
8_
INCHES
MIN
MAX
0.193
0.200
0.169
0.177
–––
0.047
0.002
0.006
0.020
0.030
0.026 BSC
0.007
0.011
0.004
0.008
0.004
0.006
0.007
0.012
0.007
0.010
0.252 BSC
0_
8_
G
11
MOTOROLA
MC74VHCT4051
Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding
the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and
specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters which may be provided in Motorola
data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”
must be validated for each customer application by customer’s technical experts. Motorola does not convey any license under its patent rights nor the rights of
others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other
applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury
or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola
and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees
arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that
Motorola was negligent regarding the design or manufacture of the part. Motorola and
are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal
Opportunity/Affirmative Action Employer.
Mfax is a trademark of Motorola, Inc.
How to reach us:
USA / EUROPE / Locations Not Listed: Motorola Literature Distribution;
P.O. Box 5405, Denver, Colorado 80217. 1–303–675–2140 or 1–800–441–2447
JAPAN: Nippon Motorola Ltd.; SPD, Strategic Planning Office, 141,
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan. 81–3–5487–8488
Customer Focus Center: 1–800–521–6274
Mfax: [email protected] – TOUCHTONE 1–602–244–6609
ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park,
Motorola Fax Back System
– US & Canada ONLY 1–800–774–1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298
– http://sps.motorola.com/mfax/
HOME PAGE: http://motorola.com/sps/
◊
MOTOROLA
MC74VHCT4051/D
12
VHC Data – Advanced CMOS Logic
DL203 — Rev 2