TI1 AM574X Sitara processors silicon revision 1.0 Datasheet

Product
Folder
Order
Now
Technical
Documents
Tools &
Software
Support &
Community
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
AM574x Sitara™ Processors
Silicon Revision 1.0
1 Device Overview
1.1
Features
• Dual Arm® Cortex®-A15 Microprocessor
Subsystem
• Up to two C66x Floating-Point VLIW DSP
– Fully Object-Code Compatible With C67x and
C64x+
– Up to Thirty-two 16 × 16-Bit Fixed-Point
Multiplies per Cycle
• Up to 2.5MB of On-Chip L3 RAM
• Two DDR3/DDR3L Memory Interface (EMIF)
Modules
– Supports rates up to DDR3-1333
– Up to 2GB Supported per EMIF
– ECC supported on primary EMIF
• 2x Dual Arm® Cortex®-M4 co-processors (IPU1
and IPU2)
• IVA-HD Subsystem
– 4K @ 15fps encode and decode support for
H.264 CODEC
– Other CODECs are up to 1080p60
• Display Subsystem
– Full-HD Video (1920 × 1080p, 60 fps)
– Multiple Video Input and Video Output
– 2D and 3D Graphics
– Display Controller With DMA Engine and up to
Three Pipelines
– HDMI™ Encoder: HDMI 1.4a and DVI 1.0
Compliant
• 2x Dual-Core Programmable Real-Time Unit and
Industrial Communication Subsystem (PRU-ICSS)
• 2D-Graphics Accelerator (BB2D) Subsystem
– Vivante® GC320 Core
• Video Processing Engine (VPE)
• Dual-Core PowerVR® SGX544 3D GPU
• Secure Boot support
– Hardware-enforced Root-of-trust
– Customer programmable keys and OTP data
– Support for Takeover protection, IP protection,
and anti-roll back protection
• Cryptographic Acceleration support
– Supports cryptographic cores
– AES – 128/192/256-bits key sizes
– 3DES – 56/112/168-bits key sizes
– MD5, SHA1
– SHA2 – 224/256/384/512
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
– True Random number generator
– DMA support
Debug security
– Secure software controlled debug access
– Security aware debugging
Trusted Execution Environment (TEE) support
– Arm TrustZone based TEE
– Extensive Firewall support for isolation
– Secure DMA path and interconnect
– Secure watchdog/timer/IPC
Two Video Input Port (VIP) Modules
– Support for up to eight Multiplexed Input Ports
General-Purpose Memory Controller (GPMC)
Enhanced Direct Memory Access (EDMA)
Controller
2-Port Gigabit Ethernet (GMAC)
Sixteen 32-Bit General-Purpose Timers
32-Bit MPU Watchdog Timer
Five Inter-Integrated Circuit (I2C) Ports
HDQ™/ 1-Wire ® Interface
Ten Configurable UART/IrDA/CIR Modules
Four Multichannel Serial Peripheral Interfaces
(McSPI)
Quad SPI Interface (QSPI)
SATA Gen2 Interface
Eight Multichannel Audio Serial Port (McASP)
Modules
SuperSpeed USB 3.0 Dual-Role Device
High-Speed USB 2.0 Dual-Role Device
Four MultiMedia Card/Secure Digital/Secure Digital
Input Output Interfaces ( MMC™/ SD™/SDIO)
PCI Express® 3.0 Subsystems With Two 5-Gbps
Lanes
– One 2-lane Gen2-Compliant Port
– or Two 1-lane Gen2-Compliant Ports
Up to two Controller Area Network (DCAN)
Modules
– CAN 2.0B Protocol
Modular Controller Area Network (MCAN) Module
– CAN 2.0B Protocol with available FD
(Flexible Data Rate) functionality
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. ADVANCE INFORMATION for pre-production products; subject to
change without notice.
ADVANCE INFORMATION
1
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
• Up to 247 General-Purpose I/O (GPIO) Pins
• Power, Reset, and Clock Management
• On-Chip Debug With CTools Technology
1.2
•
•
•
Applications
Industrial Communication
Human Machine Interface (HMI)
Automation and Control
1.3
• 28-nm CMOS Technology
• 23 mm × 23 mm, 0.8-mm Pitch, 760-Pin BGA
(ABZ)
•
•
High Performance Applications
Other General Use
Description
AM574x Sitara Arm applications processors are built to meet the intense processing needs of modern
embedded products.
AM574x devices bring high processing performance through the maximum flexibility of a fully integrated
mixed processor solution. The devices also combine programmable video processing with a highly
integrated peripheral set. Cryptographic acceleration is available in every AM574x device.
ADVANCE INFORMATION
Programmability is provided by dual-core Arm Cortex-A15 RISC CPUs with Neon™ extension, and two TI
C66x VLIW floating-point DSP cores. The Arm allows developers to keep control functions separate from
other algorithms programmed on the DSPs and coprocessors, thus reducing the complexity of the system
software.
Additionally, TI provides a complete set of development tools for the Arm and C66x DSP, including C
compilers, a DSP assembly optimizer to simplify programming and scheduling, and a debugging interface
for visibility into source code execution.
Cryptographic acceleration is available in all devices. All other supported security features, including
support for secure boot, debug security and support for trusted execution environment are available on
High-Security (HS) devices. For more information about HS devices, contact your TI representative.
Device Information
PART NUMBER
2
PACKAGE
BODY SIZE
AM5746
FCBGA (760)
23.0 mm × 23.0 mm
AM5748
FCBGA (760)
23.0 mm × 23.0 mm
Device Overview
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
1.4
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Functional Block Diagram
Figure 1-1 is functional block diagram for the device.
AM574x
Display Subsystem
IVA HD
(2x Arm
Cortex–A15)
1080p Video
Co-Processor
1x GFX Pipeline
LCD1
LCD2
3x Video Pipeline
GPU
BB2D
(Dual Core
SGX544 3D)
DSP
(2x C66x
Co-Processor)
IPU1
(Dual Cortex–M4)
IPU2
(Dual Cortex–M4)
EDMA
Blend / Scale
(GC320 2D)
SDMA
MMU x2
VIP x2
LCD3
HDMI 1.4a
Secure Boot
Debug
Security
TEE
ADVANCE INFORMATION
MPU
(HS devices)
Crypto
VPE
High-Speed Interconnect
System
Spinlock
Connectivity
Timers x16
PWM SS x3
USB 3.0
PCIe SS x2
PRU-ICSS x2
Mailbox x13
WDT
HDQ
Dual Role FS/HS/SS
w/ PHYs
GPIO x8
RTC SS
KBD
USB 2.0
Dual Role FS/HS
w/ PHY
GMAC_SW
Serial Interfaces
UART x10
QSPI
McSPI x4
McASP x8
DCAN x2
MCAN-FD x1
Program/Data Storage
I2C x5
MMC / SD x4
Up to 2.5 MB
OCMC_RAM
w/ ECC
SATA
GPMC / ELM
(NAND/NOR/
Async)
DMM
EMIF x2
2x 32-bit
(1)
DDR3(L) w/ ECC
intro-001
Copyright © 2016, Texas Instruments Incorporated
Figure 1-1. AM574x Block Diagram
(1) ECC is only available on EMIF1.
Device Overview
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
3
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table of Contents
1
2
3
4
5
Device Overview ......................................... 1
6.7
VPE ................................................ 383
1.1
Features .............................................. 1
6.8
GPU ................................................ 385
1.2
Applications ........................................... 2
6.9
PRU-ICSS.......................................... 385
1.3
Description ............................................ 2
6.10
Memory Subsystem ................................ 387
1.4
Functional Block Diagram
6.11
Interprocessor Communication
6.12
Interrupt Controller ................................. 391
6.13
EDMA .............................................. 392
3.1
Device Comparison Table ............................ 6
6.14
Peripherals ......................................... 393
3.2
Related Products ..................................... 8
6.15
On-Chip Debug .................................... 409
Terminal Configuration and Functions .............. 9
..........................................
7
390
Applications, Implementation, and Layout ...... 412
ADVANCE INFORMATION
4.1
Pin Diagram
9
7.1
Power Supply Mapping ............................ 412
4.2
Pin Attributes ......................................... 9
7.2
DDR3 Board Design and Layout Guidelines....... 413
4.3
Signal Descriptions .................................. 90
4.4
Pin Multiplexing .................................... 136
7.3
7.4
4.5
Connections for Unused Pins ...................... 155
High Speed Differential Signal Routing Guidance . 436
Power Distribution Network Implementation
Guidance ........................................... 436
156
7.5
Thermal Solution Guidance ........................ 436
157
7.6
Single-Ended Interfaces
157
7.7
LJCB_REFN/P Connections ....................... 438
158
7.8
Clock Routing Guidelines .......................... 439
.........................................
Absolute Maximum Ratings........................
ESD Ratings .......................................
Power-On Hours (POH) Limits ....................
Recommended Operating Conditions (4) ..........
Operating Performance Points .....................
Power Consumption Summary ....................
Electrical Characteristics ...........................
Specifications
5.2
5.3
5.4
5.5
5.6
5.7
5.8
5.9
5.10
158
8
Device Nomenclature .............................. 441
180
Tools and Software ................................ 443
180
8.3
Documentation Support ............................ 443
VPP Specifications for One-Time Programmable
(OTP) eFuses ...................................... 187
8.4
Receiving Notification of Documentation Updates. 444
8.5
Related Links
Thermal Characteristics ............................ 188
Timing Requirements and Switching
Characteristics ..................................... 190
8.6
Community Resources............................. 444
8.7
Trademarks ........................................ 444
8.8
Trademarks ........................................ 445
8.9
...................
Export Control Notice ..............................
Glossary............................................
6.2
Functional Block Diagram
6.6
Device and Documentation Support .............. 441
8.2
Description ......................................... 373
6.5
436
8.1
6.1
6.4
...........................
162
Detailed Description.................................. 373
6.3
4
....................
3
5.1
6
...........................
Revision History ......................................... 5
Device Comparison ..................................... 6
.........................
MPU ................................................
DSP Subsystem ...................................
IVA .................................................
IPU .................................................
8.10
373
375
8.11
9
......................................
Electrostatic Discharge Caution
444
445
445
445
378
Mechanical Packaging and Orderable
Information ............................................. 446
382
9.1
Mechanical Data ................................... 446
382
Table of Contents
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
2 Revision History
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Page
Updated “ARM“ references to “Arm” in the Feature List ......................................................................... 1
Updated document from NDA to Public ........................................................................................... 1
Added IPU2 support for general use in the Feature List ........................................................................ 1
Added 4K video processing capability in the Feature List ....................................................................... 1
Removed AM5749 details from Section 1.1, Features, Section 1.3, Description and Figure 1-1, AM574x Block
Diagram ................................................................................................................................ 2
Removed table note under IPU2 restricting use to IVA support ................................................................ 6
Updated “ARM“ references to “Arm” in Table 3-1, Device Comparison ....................................................... 6
Removed AM5749 details from Table 3-1, Device Comparison ................................................................ 6
Updated “ARM“ references to “Arm” in Table 4-30, INTC Signal Descriptions ............................................ 132
Removed AM5749 details from , Speed Grade Maximum Frequency, Table 5-5, Supported OPP vs Max
Frequency and Table 5-6, Maximum Supported Frequency ................................................................. 162
Updated Table 5-16, Thermal Resistance Characteristics ................................................................... 188
Updated CAN Timing section .................................................................................................... 303
Updated PRU-ICSS1 IOSET4 mux values in Table 5-187, PRU-ICSS1 IOSETs......................................... 349
Updated “ARM“ references to “Arm” in Section 5, Specifications ........................................................... 371
Updated “ARM“ references to “Arm” in Section 6, Detailed Description.................................................... 373
Removed AM5749 details from Section 6, Detailed Description ............................................................ 374
Updated “ARM“ references to “Arm” in Section 7.5, Thermal Solution Guidance ......................................... 436
Removed AM5749 details from Table 8-1, Nomenclature Description ..................................................... 442
Revision History
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
5
ADVANCE INFORMATION
Changes from December 9, 2017 to March 22, 2018 (from D Revision (December 2017) to E Revision)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
3 Device Comparison
3.1
Device Comparison Table
Table 3-1 shows a comparison between AM574x devices, highlighting the differences.
Table 3-1. Device Comparison
Features
Device
AM5748
AM5746
Features
CTRL_WKUP_STD_FUSE_DIE_ID_2[31:24] Base PN register bitfield value(6)
AM5748: 92 (0x5C)
AM5746: 90 (0x5A)
AM5748-E: 93 (0x5D)
AM5746-E: 91 (0x5B)
Processors/ Accelerators
Speed Grades
See
Dual Arm Cortex-A15 Microprocessor Subsystem (MPU)
ADVANCE INFORMATION
MPU core 0
Yes
Yes
MPU core 1
Yes
Yes
DSP1
(with L1D ECC)
Yes
Yes
DSP2
(with L1D ECC)
Yes
Yes
BitBLT 2D Hardware Acceleration Engine (BB2D)
BB2D
Yes
Not Supported(1)
Display Subsystem
VOUT1
Yes
Not Supported(1)
VOUT2
Yes
Not Supported(1)
VOUT3
Yes
Not Supported(1)
HDMI
Yes
Not Supported(1)
C66x VLIW DSP
Embedded Vision Engine (EVE)
Dual Arm Cortex-M4 Image Processing Unit (IPU)
EVE1
Not Supported(1)
EVE2
Not Supported(1)
IPU1
Yes
IPU2
Yes
Yes
Image Video Accelarator (IVA)
IVA
Yes
Not Supported(1)
SGX544 Dual-Core 3D Graphics Processing Unit (GPU)
GPU
Yes
Not Supported(1)
Imaging Subsystem (ISS)
ISP
Not Supported(1)
(7)
Video Input Port (VIP)
VIP1
VIP2
VIP3
Video Processing Engine (VPE)
Yes
WDR & Mesh LDC
Not Supported(1)
CAL_B
Not Supported(1)
vin1a
Yes
Yes
vin1b
Yes
Yes
vin2a
Yes
Yes
vin2b
Yes
Yes
vin3a
Yes
Yes
vin3b
Yes
Yes
vin4a
Yes
Yes
vin4b
Yes
Yes
vin5a
Not Supported(1)
vin6a
Not Supported(1)
VPE
Yes
Yes
2.5MB
2.5MB
Yes
Yes
Program/Data Storage
On-Chip Shared Memory (RAM)
OCMC_RAM
General-Purpose Memory Controller (GPMC)
GPMC
6
Device Comparison
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 3-1. Device Comparison (continued)
Features
Device
(2)
DDR3 Memory Controller
Dynamic Memory Manager (DMM)
AM5748
AM5746
EMIF1
up to 2GB
up to 2GB
EMIF2
up to 2GB
up to 2GB
DMM
Yes
Yes
Radio Support
Audio Tracking Logic (ATL)
ATL
Not Supported(1)
Viterbi Coprocessor (VCP)
VCP1
Not Supported(1)
VCP2
Not Supported(1)
Controller Area Network Interface (CAN)
DCAN1(5)
Yes
Yes
DCAN2(5)
Yes
Yes
MCAN with FD
(5)
Yes
Yes
Enhanced DMA (EDMA)
EDMA
Yes
Yes
System DMA (DMA_SYSTEM)
DMA_SYSTEM
Yes
Yes
Ethernet Subsystem (Ethernet SS)
GMAC_SW[0]
MII, RMII, or RGMII
MII, RMII, or RGMII
GMAC_SW[1]
MII, RMII, or RGMII
MII, RMII, or RGMII
up to 247
up to 247
General-Purpose I/O (GPIO)
GPIO
2
Inter-Integrated Circuit Interface (I C)
I2C
5
5
System Mailbox Module
MAILBOX
13
13
Media Local Bus Subsystem (MLB)(3)
MLB
Multichannel Audio Serial Port (McASP)
McASP1
16 serializers
16 serializers
McASP2
16 serializers
16 serializers
McASP3
4 serializers
4 serializers
McASP4
4 serializers
4 serializers
McASP5
4 serializers
4 serializers
McASP6
4 serializers
4 serializers
McASP7
4 serializers
4 serializers
McASP8
4 serializers
4 serializers
MMC1
1x UHSI 4b
1x UHSI 4b
MMC2
1x eMMC 8b
1x eMMC 8b
MMC3
1x SDIO 8b
1x SDIO 8b
MMC4
MultiMedia Card/Secure Digital/Secure Digital Input Output
Interface (MMC/SD/SDIO)
Not Supported(1)
1x SDIO 4b
1x SDIO 4b
PCIe_SS1
Yes
Yes
PCIe_SS2
Yes
Yes
2x Programmable Real-Time Unit Subsystem and Industrial
Communication Subsystem (PRU-ICSS)
PRU-ICSS1
Yes
Yes
PRU-ICSS2
Yes
Yes
Serial Advanced Technology Attachment (SATA)
SATA
Yes
Yes
Yes
Yes
PCI Express 3.0 Port with Integrated PHY
Real-Time Clock Subsystem (RTCSS)
RTCSS
Multichannel Serial Peripheral Interface (McSPI)
McSPI
HDQ / 1-Wire (HDQ1W)
ADVANCE INFORMATION
Peripherals
(4)
4
4
HDQ1W
Yes
Yes
Quad SPI (QSPI)
QSPI
Yes
Yes
Spinlock Module
SPINLOCK
Yes
Yes
Keyboard Controller (KBD)
KBD
Yes
Yes
Timers, General-Purpose
TIMER
16
16
Timer, Watchdog
WATCHDOG TIMER
Yes
Yes
Device Comparison
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
7
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 3-1. Device Comparison (continued)
Features
Device
Pulse-Width Modulation Subsystem (PWMSS)
AM5748
AM5746
PWMSS1
Yes
Yes
PWMSS2
Yes
Yes
PWMSS3
Yes
Yes
Universal Asynchronous Receiver/Transmitter (UART)
UART
10
10
Universal Serial Bus (USB3.0)
USB1 (SuperSpeed,
Dual-Role-Device
[DRD])
Yes
Yes
Universal Serial Bus (USB2.0)
USB2 (High-Speed,
Dual-Role-Device
[DRD], with embedded
HS PHY)
Yes
Yes
USB3 (High-Speed,
OTG2.0, with ULPI)
Not Supported(1)
USB4 (High-Speed,
OTG2.0, with ULPI)
Not Supported(1)
ADVANCE INFORMATION
(1) Features noted as “not supported”, must not be used. Their functionality is not supported by TI for this family of devices. These features
are subject to removal without notice on future device revisions. Any information regarding the unsupported features has been retained
in the documentation solely for the purpose of clarifying signal names or for consistency with previous feature descriptions.
(2) In the Unified L3 memory map, there is maximum of 2GB of SDRAM space which is available to all L3 initiators including MPU (MPU,
GPU, DSP, IVA, DMA, etc). Typically this space is interleaved across both EMIFs to optimize memory performance. If a system
populates > 2GB of physical memory, that additional addressable space can be accessed only by the MPU via the Arm V7 Large
Physical Address Extensions (LPAE).
(3) MLB power rails (vdds_mlbp) must be connected to a 1.8 V power supply even this feature is not supported.
(4) RTC only mode is not supported feature.
(5) DCAN1 has one pin mux option that can optionally be used for MCAN functionality. DCAN2 has two pin mux options, one of which can
be optionally used for MCAN functionality.
(6) For more details about the CTRL_WKUP_STD_FUSE_DIE_ID_2 register and Base PN bitfield, see the AM574x Technical Reference
Manual.
(7) Wide Dynamic Range and Lens Distortion Correction.
3.2
Related Products
Sitara Processors Scalable processors based on Arm® Cortex®-A cores with flexible peripherals,
connectivity & unified software support – perfect for sensors to servers.
TI's Arm Cortex-A15 Advantage The Arm Cortex-A15 processor is proven in a range of different
markets and is an increasingly popular choice in networking infrastructure, delivering highperformance processing capability combined with low power consumption. The Cortex-A15
processor delivers roughly twice the performance of the Cortex-A9 processor and can
achieve 3.5 DMIPS/MHz.
Sitara AM57x Processors
Companion Products for AM574x Review products that are frequently purchased or used in conjunction
with this product.
8
Device Comparison
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
4 Terminal Configuration and Functions
4.1
Pin Diagram
am574x_ball_001
Figure 4-1. ABZ S-PBGA-N760 Package (Bottom View)
NOTE
The following bottom balls are not connected: AF7 / AF10 / AF13 / AF16 / AF19 / AE4 /
AE25 / AB26 / W3 / W26 / T3 / T26 / N3 / N26 / K3 / K26 / G3 / D4 / D25 / C10 / C13 / C16 /
C19 / C22.
These balls do not exist on the package.
4.2
Pin Attributes
Table 4-1 describes the terminal characteristics and the signals multiplexed on each ball. The following list
describes the table column headers:
1. BALL NUMBER: Ball number(s) on the bottom side associated with each signal on the bottom.
2. BALL NAME: Mechanical name from package device (name is taken from muxmode 0).
3. SIGNAL NAME: Names of signals multiplexed on each ball (also notice that the name of the ball is the
signal name in muxmode 0).
NOTE
Table 4-1 does not consider the subsystem multiplexing signals. Subsystem multiplexing
signals are described in Section 4.3, Signal Descriptions.
NOTE
In the Driver off mode, the buffer is configured in high-impedance.
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
9
ADVANCE INFORMATION
Figure 4-1 shows the ball locations for the 760 plastic ball grid array (PBGA) package and are used in
conjunction with Table 4-1 through Table 4-32 to locate signal names and ball grid numbers.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
In some cases Table 4-1 may present more than one signal name per muxmode for the
same ball. First signal in the list is the dominant function as selected via
CTRL_CORE_PAD_* register. All other signals are virtual functions that present alternate
multiplexing
options.
This
virtual
functions
are
controlled
via
CTRL_CORE_ALT_SELECT_MUX or CTRL_CORE_VIP_MUX_SELECT register. For more
information on how to use this options, please refer to Device TRM, Chapter Control Module,
Section Pad Configuration Registers.
ADVANCE INFORMATION
4. PN: This column shows if the functionality is applicable for AM5746 device. Note that the Pin Attributes
table presents a functionality of super set. If the cell is empty it means that the signal is available in all
devices.
– Yes - Functionality is presented in AM5746
– No - Functionality not presented in AM5746
An empty box means Yes.
5. MUXMODE: Multiplexing mode number:
a. MUXMODE 0 is the primary muxmode; this means that when MUXMODE = 0, the function
mapped on the pin corresponds to the name of the pin. The primary muxmode is not necessarily
the default muxmode.
NOTE
The default muxmode is the mode at the release of the reset; also see the RESET REL.
MUXMODE column.
b. MUXMODE 1 through 15 are possible muxmodes for alternate functions. On each pin, some
muxmodes are effectively used for alternate functions, while some muxmodes are not used. Only
MUXMODE values which correspond to defined functions should be used.
c. An empty box means Not Applicable
6. TYPE: Signal type and direction:
– I = Input
– O = Output
– IO = Input or Output
– D = Open drain
– DS = Differential Signaling
– A = Analog
– PWR = Power
– GND = Ground
– CAP = LDO Capacitor
7. BALL RESET STATE: The state of the terminal at power-on reset:
– drive 0 (OFF): The buffer drives VOL (pulldown or pullup resistor not activated).
– drive 1 (OFF): The buffer drives VOH (pulldown or pullup resistor not activated).
– OFF: High-impedance
– PD: High-impedance with an active pulldown resistor
– PU: High-impedance with an active pullup resistor
– An empty box means Not Applicable
8. BALL RESET REL. STATE: The state of the terminal at the deactivation of the rstoutn signal (also
mapped to the PRCM SYS_WARM_OUT_RST signal).
– drive 0 (OFF): The buffer drives VOL (pulldown or pullup resistor not activated).
– drive clk (OFF): The buffer drives a toggling clock (pulldown or pullup resistor not activated).
– drive 1 (OFF): The buffer drives VOH (pulldown or pullup resistor not activated).
– OFF: High-impedance
– PD: High-impedance with an active pulldown resistor
10
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
– PU: High-impedance with an active pullup resistor
– An empty box means Not Applicable
NOTE
9. BALL RESET REL. MUXMODE: This muxmode is automatically configured at the release of the
rstoutn signal (also mapped to the PRCM SYS_WARM_OUT_RST signal).
An empty box means Not Applicable.
10. I/O VOLTAGE VALUE: This column describes the IO voltage value (the corresponding power supply).
An empty box means Not Applicable.
11. POWER: The voltage supply that powers the terminal IO buffers.
An empty box means Not Applicable.
12. HYS: Indicates if the input buffer is with hysteresis:
– Yes: With hysteresis
– No: Without hysteresis
– An empty box: Not Applicable
NOTE
For more information, see the hysteresis values in Section 5.7, Electrical Characteristics.
13. BUFFER TYPE: Drive strength of the associated output buffer.
An empty box means Not Applicable.
NOTE
For programmable buffer strength:
– The default value is given in Table 4-1.
– A note describes all possible values according to the selected muxmode.
14. PULLUP / PULLDOWN TYPE: Denotes the presence of an internal pullup or pulldown resistor.
Pullup and pulldown resistors can be enabled or disabled via software.
– PU: Internal pullup
– PD: Internal pulldown
– PU/PD: Internal pullup and pulldown
– PUx/PDy: Programmable internal pullup and pulldown
– PDy: Programmable internal pulldown
– An empty box means No pull
15. DSIS: The deselected input state (DSIS) indicates the state driven on the peripheral input (logic "0",
logic "1", or "PIN" level) when the peripheral pin function is not selected by any of the PINCNTLx
registers.
– 0: Logic 0 driven on the peripheral's input signal port.
– 1: Logic 1 driven on the peripheral's input signal port.
– blank: Pin state driven on the peripheral's input signal port.
NOTE
Configuring two pins to the same input signal is not supported as it can yield unexpected
results. This can be easily prevented with the proper software configuration (Hi-Z mode is not
an input signal).
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
11
ADVANCE INFORMATION
For more information on the CORE_PWRON_RET_RST reset signal and its reset sources,
see the Power Reset and Clock Management / PRCM Reset Management Functional
Description section of the Device TRM.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
When a pad is set into a multiplexing mode which is not defined by pin multiplexing, that
pad’s behavior is undefined. This should be avoided.
CAUTION
Not all exposed peripherals are supported on all AM574x devices. For
peripherals supported on specific device from AM574x family of products refer
to Table 3-1, Device Comparison Table.
NOTE
Some of the DDR1 and DDR2 signals have an additional state change at the release of porz.
The state that the signals change to at the release of porz is as follows:
ADVANCE INFORMATION
drive 0 (OFF) for: ddr1_csn0, ddr1_ck, ddr1_nck, ddr1_casn, ddr1_rasn, ddr1_wen,
ddr1_ba[2:0], ddr1_a[15:0], ddr2_csn0, ddr2_ck, ddr2_nck, ddr2_casn, ddr2_rasn, ddr2_wen,
ddr2_ba[2:0], ddr2_a[15:0].
OFF for: ddr1_ecc_d[7:0], ddr1_dqm[3:0], ddr1_dqm_ecc, ddr1_dqs[3:0], ddr1_dqsn[3:0],
ddr1_dqs_ecc, ddr1_dqsn_ecc, ddr1_d[31:0], ddr2_dqm[3:0], ddr2_dqs[3:0], ddr2_dqsn[3:0],
ddr2_d[31:0].
12
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
K9
cap_vbbldo_dspeve
cap_vbbldo_dspeve
CAP
Y14
cap_vbbldo_gpu
cap_vbbldo_gpu
CAP
R20
cap_vbbldo_iva
cap_vbbldo_iva
CAP
J16
cap_vbbldo_mpu
cap_vbbldo_mpu
CAP
L9
cap_vddram_core1
cap_vddram_core1
CAP
J19
cap_vddram_core2
cap_vddram_core2
CAP
Y15
cap_vddram_core3
cap_vddram_core3
CAP
P19
cap_vddram_core4
cap_vddram_core4
CAP
Y16
cap_vddram_core5
cap_vddram_core5
CAP
J10
cap_vddram_dspeve1
cap_vddram_dspeve1
CAP
J9
cap_vddram_dspeve2
cap_vddram_dspeve2
CAP
Y13
cap_vddram_gpu
cap_vddram_gpu
CAP
T20
cap_vddram_iva
cap_vddram_iva
CAP
K16
cap_vddram_mpu1
cap_vddram_mpu1
CAP
K19
cap_vddram_mpu2
cap_vddram_mpu2
G19
dcan1_rx
dcan1_rx
mcan_rx
0
IO
uart8_txd
2
O
mmc2_sdwp
3
I
sata1_led
4
O
hdmi1_cec
G20
dcan1_tx
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
CAP
6
IO
gpio1_15
14
IO
Driver off
15
I
dcan1_tx
mcan_tx
0
IO
uart8_rxd
2
I
mmc2_sdcd
3
I
6
I
gpio1_14
14
IO
Driver off
15
I
hdmi1_hpd
BALL
RESET
STATE [7]
ADVANCE INFORMATION
BALL NUMBER [1]
No
No
PU
PU
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PU
PU
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
1
1
AD20
ddr1_a0
ddr1_a0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC19
ddr1_a1
ddr1_a1
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC20
ddr1_a2
ddr1_a2
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AB19
ddr1_a3
ddr1_a3
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
13
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
ADVANCE INFORMATION
AF21
ddr1_a4
ddr1_a4
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AH22
ddr1_a5
ddr1_a5
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG23
ddr1_a6
ddr1_a6
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE21
ddr1_a7
ddr1_a7
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF22
ddr1_a8
ddr1_a8
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE22
ddr1_a9
ddr1_a9
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AD21
ddr1_a10
ddr1_a10
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AD22
ddr1_a11
ddr1_a11
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC21
ddr1_a12
ddr1_a12
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF18
ddr1_a13
ddr1_a13
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE17
ddr1_a14
ddr1_a14
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AD18
ddr1_a15
ddr1_a15
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF17
ddr1_ba0
ddr1_ba0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE18
ddr1_ba1
ddr1_ba1
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AB18
ddr1_ba2
ddr1_ba2
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC18
ddr1_casn
ddr1_casn
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG24
ddr1_ck
ddr1_ck
0
O
PD
drive clk
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG22
ddr1_cke
ddr1_cke
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AH23
ddr1_csn0
ddr1_csn0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF25
ddr1_d0
ddr1_d0
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF26
ddr1_d1
ddr1_d1
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG26
ddr1_d2
ddr1_d2
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AH26
ddr1_d3
ddr1_d3
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
14
Terminal Configuration and Functions
DSIS [15]
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
AF24
ddr1_d4
ddr1_d4
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE24
ddr1_d5
ddr1_d5
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF23
ddr1_d6
ddr1_d6
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE23
ddr1_d7
ddr1_d7
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC23
ddr1_d8
ddr1_d8
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF27
ddr1_d9
ddr1_d9
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG27
ddr1_d10
ddr1_d10
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF28
ddr1_d11
ddr1_d11
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE26
ddr1_d12
ddr1_d12
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC25
ddr1_d13
ddr1_d13
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC24
ddr1_d14
ddr1_d14
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AD25
ddr1_d15
ddr1_d15
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
V20
ddr1_d16
ddr1_d16
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
W20
ddr1_d17
ddr1_d17
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AB28
ddr1_d18
ddr1_d18
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC28
ddr1_d19
ddr1_d19
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC27
ddr1_d20
ddr1_d20
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y19
ddr1_d21
ddr1_d21
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AB27
ddr1_d22
ddr1_d22
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y20
ddr1_d23
ddr1_d23
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AA23
ddr1_d24
ddr1_d24
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y22
ddr1_d25
ddr1_d25
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y23
ddr1_d26
ddr1_d26
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
DSIS [15]
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
15
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
ADVANCE INFORMATION
AA24
ddr1_d27
ddr1_d27
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y24
ddr1_d28
ddr1_d28
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AA26
ddr1_d29
ddr1_d29
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AA25
ddr1_d30
ddr1_d30
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AA28
ddr1_d31
ddr1_d31
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AD23
ddr1_dqm0
ddr1_dqm0
0
O
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AB23
ddr1_dqm1
ddr1_dqm1
0
O
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AC26
ddr1_dqm2
ddr1_dqm2
0
O
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AA27
ddr1_dqm3
ddr1_dqm3
0
O
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
V26
ddr1_dqm_ecc
ddr1_dqm_ecc
0
O
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AH25
ddr1_dqs0
ddr1_dqs0
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
AE27
ddr1_dqs1
ddr1_dqs1
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
AD27
ddr1_dqs2
ddr1_dqs2
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
Y28
ddr1_dqs3
ddr1_dqs3
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
AG25
ddr1_dqsn0
ddr1_dqsn0
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
AE28
ddr1_dqsn1
ddr1_dqsn1
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
AD28
ddr1_dqsn2
ddr1_dqsn2
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
Y27
ddr1_dqsn3
ddr1_dqsn3
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
V28
ddr1_dqsn_ecc
ddr1_dqsn_ecc
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
V27
ddr1_dqs_ecc
ddr1_dqs_ecc
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
LVCMOS
DDR
Pux/PDy
W22
ddr1_ecc_d0
ddr1_ecc_d0
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
V23
ddr1_ecc_d1
ddr1_ecc_d1
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
W19
ddr1_ecc_d2
ddr1_ecc_d2
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
16
Terminal Configuration and Functions
DSIS [15]
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
W23
ddr1_ecc_d3
ddr1_ecc_d3
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y25
ddr1_ecc_d4
ddr1_ecc_d4
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
V24
ddr1_ecc_d5
ddr1_ecc_d5
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
V25
ddr1_ecc_d6
ddr1_ecc_d6
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y26
ddr1_ecc_d7
ddr1_ecc_d7
0
IO
PD
PD
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AH24
ddr1_nck
ddr1_nck
0
O
PD
drive clk
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AE20
ddr1_odt0
ddr1_odt0
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AF20
ddr1_rasn
ddr1_rasn
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
AG21
ddr1_rst
ddr1_rst
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
Y18
ddr1_vref0
ddr1_vref0
0
PWR
OFF
OFF
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
AH21
ddr1_wen
ddr1_wen
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr1
No
LVCMOS
DDR
Pux/PDy
R25
ddr2_a0
ddr2_a0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R26
ddr2_a1
ddr2_a1
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R28
ddr2_a2
ddr2_a2
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R27
ddr2_a3
ddr2_a3
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P23
ddr2_a4
ddr2_a4
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P22
ddr2_a5
ddr2_a5
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P25
ddr2_a6
ddr2_a6
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
N20
ddr2_a7
ddr2_a7
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P27
ddr2_a8
ddr2_a8
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
N27
ddr2_a9
ddr2_a9
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
N23
ddr2_a10
ddr2_a10
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P26
ddr2_a11
ddr2_a11
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
DSIS [15]
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
17
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
ADVANCE INFORMATION
N28
ddr2_a12
ddr2_a12
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
T22
ddr2_a13
ddr2_a13
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R22
ddr2_a14
ddr2_a14
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U22
ddr2_a15
ddr2_a15
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U23
ddr2_ba0
ddr2_ba0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U27
ddr2_ba1
ddr2_ba1
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U26
ddr2_ba2
ddr2_ba2
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U28
ddr2_casn
ddr2_casn
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
T28
ddr2_ck
ddr2_ck
0
O
PD
drive clk
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
U24
ddr2_cke
ddr2_cke
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
P24
ddr2_csn0
ddr2_csn0
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
E26
ddr2_d0
ddr2_d0
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
G25
ddr2_d1
ddr2_d1
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
F25
ddr2_d2
ddr2_d2
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
F24
ddr2_d3
ddr2_d3
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
F26
ddr2_d4
ddr2_d4
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
F27
ddr2_d5
ddr2_d5
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
E27
ddr2_d6
ddr2_d6
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
E28
ddr2_d7
ddr2_d7
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
H23
ddr2_d8
ddr2_d8
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
H25
ddr2_d9
ddr2_d9
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
H24
ddr2_d10
ddr2_d10
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
H26
ddr2_d11
ddr2_d11
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
18
Terminal Configuration and Functions
DSIS [15]
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
G26
ddr2_d12
ddr2_d12
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
J25
ddr2_d13
ddr2_d13
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
J26
ddr2_d14
ddr2_d14
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
J24
ddr2_d15
ddr2_d15
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L22
ddr2_d16
ddr2_d16
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
K20
ddr2_d17
ddr2_d17
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
K21
ddr2_d18
ddr2_d18
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L23
ddr2_d19
ddr2_d19
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L24
ddr2_d20
ddr2_d20
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
J23
ddr2_d21
ddr2_d21
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
K22
ddr2_d22
ddr2_d22
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
J20
ddr2_d23
ddr2_d23
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L27
ddr2_d24
ddr2_d24
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L26
ddr2_d25
ddr2_d25
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L25
ddr2_d26
ddr2_d26
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
L28
ddr2_d27
ddr2_d27
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
M23
ddr2_d28
ddr2_d28
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
M24
ddr2_d29
ddr2_d29
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
M25
ddr2_d30
ddr2_d30
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
M26
ddr2_d31
ddr2_d31
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
F28
ddr2_dqm0
ddr2_dqm0
0
O
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
G24
ddr2_dqm1
ddr2_dqm1
0
O
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
K23
ddr2_dqm2
ddr2_dqm2
0
O
PU
PU
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
DSIS [15]
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
19
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
ADVANCE INFORMATION
M22
ddr2_dqm3
ddr2_dqm3
0
O
PU
PU
1.35/1.5/1.8 vdds_ddr2
G28
ddr2_dqs0
ddr2_dqs0
0
IO
PD
PD
H27
ddr2_dqs1
ddr2_dqs1
0
IO
PD
K27
ddr2_dqs2
ddr2_dqs2
0
IO
M28
ddr2_dqs3
ddr2_dqs3
0
G27
ddr2_dqsn0
ddr2_dqsn0
H28
ddr2_dqsn1
K28
HYS [12]
PULL
UP/DOWN
TYPE [14]
LVCMOS
DDR
Pux/PDy
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
PD
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
PD
PD
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
IO
PD
PD
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
ddr2_dqsn1
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
ddr2_dqsn2
ddr2_dqsn2
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
M27
ddr2_dqsn3
ddr2_dqsn3
0
IO
PU
PU
1.35/1.5/1.8 vdds_ddr2
LVCMOS
DDR
Pux/PDy
T27
ddr2_nck
ddr2_nck
0
O
PD
drive clk
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R23
ddr2_odt0
ddr2_odt0
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
T23
ddr2_rasn
ddr2_rasn
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
R24
ddr2_rst
ddr2_rst
0
O
PD
drive 0
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
N22
ddr2_vref0
ddr2_vref0
0
PWR
OFF
OFF
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
U25
ddr2_wen
ddr2_wen
0
O
PD
drive 1
(OFF)
1.35/1.5/1.8 vdds_ddr2
No
LVCMOS
DDR
Pux/PDy
G21
emu0
emu0
0
IO
PU
PU
0
1.8/3.3
vddshv3
Yes
14
IO
Dual
Voltage
LVCMOS
PU/PD
gpio8_30
emu1
0
IO
PU
PU
0
1.8/3.3
vddshv3
Yes
14
IO
Dual
Voltage
LVCMOS
PU/PD
gpio8_31
D24
20
emu1
Terminal Configuration and Functions
No
BUFFER
TYPE [13]
DSIS [15]
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AC5
AB4
E21
BALL NAME [2]
gpio6_10
gpio6_11
gpio6_14
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
1.8/3.3
vddshv7
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
0
IO
1
O
i2c3_sda
2
IO
vin2b_hsync1
4
I
ehrpwm2A
10
O
pr2_mii_mt1_clk
11
I
pr2_pru0_gpi0
12
I
pr2_pru0_gpo0
13
O
gpio6_10
14
IO
Driver off
15
I
gpio6_11
0
IO
mdio_d
1
IO
i2c3_scl
2
IO
vin2b_vsync1
4
I
ehrpwm2B
10
O
pr2_mii1_txen
11
O
pr2_pru0_gpi1
12
I
pr2_pru0_gpo1
13
O
gpio6_11
14
IO
Driver off
15
I
gpio6_14
0
IO
mcasp1_axr8
1
IO
dcan2_tx
mcan_tx
2
IO
3
I
6
O
vin4a_hsync0
8
I
0
i2c3_sda
9
IO
1
timer1
10
IO
gpio6_14
14
IO
Driver off
15
I
No
15
HYS [12]
mdio_mclk
vout2_hsync
PU
POWER
[11]
gpio6_10
uart10_rxd
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PU/PD
1
1
0
PU
PU
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
ADVANCE INFORMATION
BALL NUMBER [1]
PU/PD
1
1
PU
PU
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
21
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
F20
BALL NAME [2]
gpio6_15
SIGNAL NAME [3]
PN [4]
IO
3
O
6
O
vin4a_vsync0
8
I
0
i2c3_scl
9
IO
1
timer2
10
IO
gpio6_15
14
IO
Driver off
15
I
gpio6_16
0
IO
mcasp1_axr10
1
IO
6
O
vin4a_fld0
8
I
clkout1
9
O
timer3
10
IO
gpio6_16
14
IO
Driver off
15
ADVANCE INFORMATION
gpmc_a0
I
gpmc_a0
0
O
vin3a_d16
2
I
3
O
vin4a_d0
4
I
0
vin4b_d0
6
I
0
i2c4_scl
7
IO
1
uart5_rxd
8
I
1
gpio7_3
gpmc_a26
gpmc_a16
14
IO
Driver off
15
I
vout3_d16
22
No
No
vddshv3
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
2
1.8/3.3
vddshv3
PULL
UP/DOWN
TYPE [14]
dcan2_rx
mcan_rx
15
1.8/3.3
BUFFER
TYPE [13]
IO
PU
15
HYS [12]
IO
PU
PU
POWER
[11]
1
No
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout2_fld
R6
BALL
RESET
STATE [7]
mcasp1_axr9
vout2_vsync
gpio6_16
TYPE [6]
gpio6_15
uart10_txd
F21
MUXMODE
[5]
Dual
Voltage
LVCMOS
PU/PD
0
PU/PD
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
T9
BALL NAME [2]
gpmc_a1
SIGNAL NAME [3]
gpmc_a2
gpmc_a3
TYPE [6]
BALL
RESET
STATE [7]
O
vin4a_d1
4
I
0
vin4b_d1
6
I
0
i2c4_sda
7
IO
1
uart5_txd
8
O
gpio7_4
14
IO
Driver off
15
I
gpmc_a2
0
O
vin3a_d18
2
I
3
O
vin4a_d2
4
I
0
vin4b_d2
6
I
0
uart7_rxd
7
I
1
uart5_ctsn
8
I
1
gpio7_5
14
IO
Driver off
15
I
gpmc_a3
0
O
qspi1_cs2
1
O
vin3a_d19
2
I
3
O
vin4a_d3
4
I
0
vin4b_d3
6
I
0
uart7_txd
7
O
uart5_rtsn
8
O
gpio7_6
14
IO
Driver off
15
I
vout3_d19
No
No
PD
PD
15
1.8/3.3
vddshv10
vddshv10
Yes
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
3
1.8/3.3
vddshv10
PULL
UP/DOWN
TYPE [14]
I
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
2
PD
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
vin3a_d17
vout3_d18
T7
MUXMODE
[5]
gpmc_a1
vout3_d17
T6
PN [4]
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
PU/PD
0
PU/PD
1
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
23
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
P6
BALL NAME [2]
gpmc_a4
SIGNAL NAME [3]
ADVANCE INFORMATION
gpmc_a5
gpmc_a6
gpmc_a7
vddshv10
Yes
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
2
I
3
O
vin4a_d4
4
I
0
vin4b_d4
6
I
0
i2c5_scl
7
IO
1
uart6_rxd
8
I
1
gpio1_26
14
IO
Driver off
15
I
gpmc_a5
0
O
vin3a_d21
2
I
3
O
vin4a_d5
4
I
0
vin4b_d5
6
I
0
i2c5_sda
7
IO
1
uart6_txd
8
O
gpio1_27
14
IO
Driver off
15
I
gpmc_a6
0
O
vin3a_d22
2
I
3
O
vin4a_d6
4
I
0
vin4b_d6
6
I
0
uart8_rxd
7
I
1
uart6_ctsn
8
I
1
gpio1_28
14
IO
Driver off
15
I
gpmc_a7
0
O
vin3a_d23
2
I
3
O
vin4a_d7
4
I
0
vin4b_d7
6
I
0
uart8_txd
7
O
uart6_rtsn
8
O
gpio1_29
14
IO
Driver off
15
I
No
1.8/3.3
BUFFER
TYPE [13]
vin3a_d20
No
15
HYS [12]
O
No
PD
POWER
[11]
O
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
1
vout3_d23
24
BALL
RESET
STATE [7]
0
vout3_d22
P5
TYPE [6]
qspi1_cs3
vout3_d21
R5
MUXMODE
[5]
gpmc_a4
vout3_d20
R9
PN [4]
PU/PD
1
0
PD
PD
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
15
1.8/3.3
1.8/3.3
1.8/3.3
vddshv10
vddshv10
vddshv10
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
PU/PD
0
PU/PD
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
N7
BALL NAME [2]
gpmc_a8
SIGNAL NAME [3]
gpmc_a9
gpmc_a10
gpmc_a11
BALL
RESET
STATE [7]
Yes
Dual
Voltage
LVCMOS
DSIS [15]
O
vin4b_hsync1
6
I
timer12
7
IO
spi4_sclk
8
IO
gpio1_30
14
IO
Driver off
15
I
gpmc_a9
0
O
vin3a_vsync0
2
I
3
O
vin4b_vsync1
6
I
timer11
7
IO
spi4_d1
8
IO
gpio1_31
14
IO
Driver off
15
I
gpmc_a10
0
O
vin3a_de0
2
I
3
O
vin4b_clk1
6
I
timer10
7
IO
spi4_d0
8
IO
gpio2_0
14
IO
Driver off
15
I
gpmc_a11
0
O
vin3a_fld0
2
I
3
O
vin4a_fld0
4
I
0
vin4b_de1
6
I
0
timer9
7
IO
spi4_cs0
8
IO
gpio2_1
14
IO
Driver off
15
I
No
vddshv10
PULL
UP/DOWN
TYPE [14]
3
vout3_fld
1.8/3.3
BUFFER
TYPE [13]
I
No
15
HYS [12]
O
No
PD
POWER
[11]
2
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout3_de
P9
TYPE [6]
vin3a_hsync0
vout3_vsync
N9
MUXMODE
[5]
gpmc_a8
vout3_hsync
R4
PN [4]
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
ADVANCE INFORMATION
BALL NUMBER [1]
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
25
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
P4
ADVANCE INFORMATION
R3
T2
U2
U1
26
BALL NAME [2]
gpmc_a12
gpmc_a13
gpmc_a14
gpmc_a15
gpmc_a16
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv10
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
gpmc_a12
0
O
vin4a_clk0
4
I
PU/PD
gpmc_a0
5
O
vin4b_fld1
6
I
timer8
7
IO
spi4_cs1
8
IO
1
dma_evt1
9
I
0
gpio2_2
14
IO
Driver off
15
I
gpmc_a13
0
O
qspi1_rtclk
1
I
vin4a_hsync0
4
I
timer7
7
IO
spi4_cs2
8
IO
1
dma_evt2
9
I
0
gpio2_3
14
IO
Driver off
15
I
gpmc_a14
0
O
qspi1_d3
1
I
vin4a_vsync0
4
I
timer6
7
IO
spi4_cs3
8
IO
gpio2_4
14
IO
Driver off
15
I
gpmc_a15
0
O
qspi1_d2
1
I
vin4a_d8
4
I
timer5
7
IO
gpio2_5
14
IO
Driver off
15
I
gpmc_a16
0
O
qspi1_d0
1
IO
vin4a_d9
4
I
gpio2_6
14
IO
Driver off
15
I
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
1
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
P3
R2
K7
M7
J5
BALL NAME [2]
gpmc_a17
gpmc_a18
gpmc_a19
gpmc_a20
gpmc_a21
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv10
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
gpmc_a17
0
O
qspi1_d1
1
I
PU/PD
vin4a_d10
4
I
gpio2_7
14
IO
Driver off
15
I
gpmc_a18
0
O
qspi1_sclk
1
O
vin4a_d11
4
I
gpio2_8
14
IO
Driver off
15
I
gpmc_a19
0
O
mmc2_dat4
1
IO
gpmc_a13
2
O
vin4a_d12
4
I
0
vin3b_d0
6
I
0
gpio2_9
14
IO
Driver off
15
I
gpmc_a20
0
O
mmc2_dat5
1
IO
gpmc_a14
2
O
vin4a_d13
4
I
0
vin3b_d1
6
I
0
gpio2_10
14
IO
Driver off
15
I
gpmc_a21
0
O
mmc2_dat6
1
IO
gpmc_a15
2
O
vin4a_d14
4
I
0
vin3b_d2
6
I
0
gpio2_11
14
IO
Driver off
15
I
0
0
PD
PD
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
PD
PD
PD
PD
PD
PD
15
15
15
1.8/3.3
1.8/3.3
1.8/3.3
vddshv11
vddshv11
vddshv11
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
PU/PD
1
PU/PD
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
27
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
K6
ADVANCE INFORMATION
J7
J4
J6
H4
28
BALL NAME [2]
gpmc_a22
gpmc_a23
gpmc_a24
gpmc_a25
gpmc_a26
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
O
IO
gpmc_a16
2
O
vin4a_d15
4
I
0
vin3b_d3
6
I
0
gpio2_12
14
IO
Driver off
15
I
gpmc_a23
0
O
mmc2_clk
1
IO
gpmc_a17
2
O
vin4a_fld0
4
I
0
vin3b_d4
6
I
0
gpio2_13
14
IO
Driver off
15
I
gpmc_a24
0
O
mmc2_dat0
1
IO
gpmc_a18
2
O
vin3b_d5
6
I
gpio2_14
14
IO
Driver off
15
I
gpmc_a25
0
O
mmc2_dat1
1
IO
gpmc_a19
2
O
vin3b_d6
6
I
gpio2_15
14
IO
Driver off
15
I
gpmc_a26
0
O
mmc2_dat2
1
IO
gpmc_a20
2
O
vin3b_d7
6
I
gpio2_16
14
IO
Driver off
15
I
PD
PD
15
1.8/3.3
vddshv11
vddshv11
Yes
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
1
1.8/3.3
vddshv11
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
mmc2_dat7
PD
15
HYS [12]
gpmc_a22
PD
PD
POWER
[11]
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
PU/PD
1
PU/PD
1
0
PD
PD
15
1.8/3.3
vddshv11
Yes
Dual
Voltage
LVCMOS
PU/PD
1
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv11
Yes
Dual
Voltage
LVCMOS
PU/PD
1
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
H5
M6
BALL NAME [2]
gpmc_a27
gpmc_ad0
SIGNAL NAME [3]
gpmc_ad1
gpmc_ad2
0
O
1
IO
gpmc_a21
2
O
vin3b_hsync1
6
I
gpio2_17
14
IO
Driver off
15
I
gpmc_ad0
0
IO
vin3a_d0
2
I
3
O
gpio1_6
14
IO
sysboot0
15
I
gpmc_ad1
0
IO
vin3a_d1
2
I
3
O
gpio1_7
14
IO
sysboot1
15
I
gpmc_ad2
0
IO
vin3a_d2
2
I
3
O
gpio1_8
14
IO
sysboot2
15
I
gpmc_ad3
0
IO
vin3a_d3
2
I
3
O
gpio1_9
14
IO
sysboot3
15
I
gpmc_ad4
0
IO
vin3a_d4
2
I
3
O
gpio1_10
14
IO
sysboot4
15
I
gpmc_ad5
0
IO
vin3a_d5
2
I
3
O
gpio1_11
14
IO
sysboot5
15
I
vout3_d2
M1
gpmc_ad3
vout3_d3
L6
gpmc_ad4
vout3_d4
L4
gpmc_ad5
TYPE [6]
mmc2_dat3
vout3_d1
L5
MUXMODE
[5]
gpmc_a27
vout3_d0
M2
PN [4]
vout3_d5
No
No
No
No
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv11
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
PU/PD
1
0
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
OFF
15
15
15
15
15
15
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
vddshv10
vddshv10
vddshv10
vddshv10
vddshv10
vddshv10
Yes
Yes
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
0
0
0
0
0
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
29
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
L3
BALL NAME [2]
gpmc_ad6
SIGNAL NAME [3]
gpmc_ad7
ADVANCE INFORMATION
gpmc_ad8
0
IO
2
I
3
O
gpio1_12
14
IO
sysboot6
15
I
gpmc_ad7
0
IO
vin3a_d7
2
I
3
O
gpio1_13
14
IO
sysboot7
15
I
gpmc_ad8
0
IO
vin3a_d8
2
I
3
O
gpio7_18
14
IO
sysboot8
15
I
gpmc_ad9
0
IO
vin3a_d9
2
I
3
O
gpio7_19
14
IO
sysboot9
15
I
gpmc_ad10
0
IO
vin3a_d10
2
I
3
O
gpio7_28
14
IO
sysboot10
15
I
gpmc_ad11
0
IO
vin3a_d11
2
I
3
O
gpio7_29
14
IO
sysboot11
15
I
gpmc_ad12
0
IO
vin3a_d12
2
I
3
O
gpio1_18
14
IO
sysboot12
15
I
vout3_d8
K2
gpmc_ad9
vout3_d9
J1
gpmc_ad10
vout3_d10
J2
gpmc_ad11
vout3_d11
H1
gpmc_ad12
vout3_d12
30
TYPE [6]
vin3a_d6
vout3_d7
L1
MUXMODE
[5]
gpmc_ad6
vout3_d6
L2
PN [4]
No
No
No
No
No
No
No
BALL
RESET
STATE [7]
OFF
OFF
OFF
OFF
OFF
OFF
OFF
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
OFF
OFF
OFF
OFF
OFF
OFF
OFF
Terminal Configuration and Functions
15
15
15
15
15
15
15
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
1.8/3.3
POWER
[11]
vddshv10
vddshv10
vddshv10
vddshv10
vddshv10
vddshv10
vddshv10
HYS [12]
Yes
Yes
Yes
Yes
Yes
Yes
Yes
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
J3
BALL NAME [2]
gpmc_ad13
SIGNAL NAME [3]
gpmc_ad14
gpmc_ad15
N6
gpmc_advn_ale
gpmc_ben0
BALL
RESET
STATE [7]
gpio1_19
14
IO
sysboot13
15
I
gpmc_ad14
0
IO
vin3a_d14
2
I
3
O
gpio1_20
14
IO
sysboot14
15
I
gpmc_ad15
0
IO
vin3a_d15
2
I
3
O
gpio1_21
14
IO
sysboot15
15
I
gpmc_advn_ale
0
O
gpmc_cs6
1
O
clkout2
2
O
gpmc_wait1
3
I
1
vin4a_vsync0
4
I
0
gpmc_a2
5
O
gpmc_a23
6
O
timer3
7
IO
i2c3_sda
8
IO
1
dma_evt2
9
I
0
gpio2_23
gpmc_a19
14
IO
Driver off
15
I
gpmc_ben0
0
O
gpmc_cs4
1
O
vin1b_hsync1
3
I
0
vin3b_de1
6
I
0
timer2
7
IO
dma_evt3
9
I
gpio2_26
gpmc_a21
14
IO
Driver off
15
I
No
No
OFF
PU
PU
OFF
PU
PU
15
15
15
1.8/3.3
1.8/3.3
1.8/3.3
vddshv10
vddshv10
vddshv10
vddshv10
Yes
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
O
1.8/3.3
vddshv10
PULL
UP/DOWN
TYPE [14]
3
15
1.8/3.3
BUFFER
TYPE [13]
I
OFF
15
HYS [12]
IO
OFF
OFF
POWER
[11]
2
No
OFF
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout3_d15
N1
TYPE [6]
vin3a_d13
vout3_d14
H3
MUXMODE
[5]
gpmc_ad13
vout3_d13
H2
PN [4]
Dual
Voltage
LVCMOS
0
0
0
0
0
0
PU/PD
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
31
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
M4
ADVANCE INFORMATION
P7
T1
H6
32
BALL NAME [2]
gpmc_ben1
gpmc_clk
gpmc_cs0
gpmc_cs1
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PU
15
1.8/3.3
POWER
[11]
vddshv10
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
gpmc_ben1
0
O
gpmc_cs5
1
O
PU/PD
vin1b_de1
3
I
0
vin3b_clk1
4
I
0
gpmc_a3
5
O
vin3b_fld1
6
I
timer1
7
IO
dma_evt4
9
I
gpio2_27
gpmc_a22
14
IO
Driver off
15
I
gpmc_clk
0
IO
gpmc_cs7
1
O
clkout1
2
O
gpmc_wait1
3
I
1
vin4a_hsync0
4
I
0
vin4a_de0
5
I
0
vin3b_clk1
6
I
0
timer4
7
IO
i2c3_scl
8
IO
1
dma_evt1
9
I
0
gpio2_22
gpmc_a20
14
IO
Driver off
15
I
gpmc_cs0
0
O
gpio2_19
14
IO
Driver off
15
I
gpmc_cs1
0
O
mmc2_cmd
1
IO
gpmc_a22
2
O
vin4a_de0
4
I
0
vin3b_vsync1
6
I
0
gpio2_18
14
IO
Driver off
15
I
0
0
PU
PU
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
PU
PU
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
PU
PU
15
1.8/3.3
vddshv11
Yes
Dual
Voltage
LVCMOS
PU/PD
Terminal Configuration and Functions
0
1
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
P2
P1
BALL NAME [2]
gpmc_cs2
gpmc_cs3
SIGNAL NAME [3]
N2
M3
gpmc_oen_ren
gpmc_wait0
gpmc_wen
MUXMODE
[5]
TYPE [6]
gpmc_cs2
0
O
qspi1_cs0
1
O
gpio2_20
gpmc_a23
gpmc_a13
14
IO
Driver off
15
I
gpmc_cs3
0
O
qspi1_cs1
1
O
vin3a_clk0
2
I
3
O
gpmc_a1
5
O
gpio2_21
gpmc_a24
gpmc_a14
14
IO
Driver off
15
I
gpmc_oen_ren
0
O
gpio2_24
14
IO
Driver off
15
I
gpmc_wait0
0
I
gpio2_28
gpmc_a25
gpmc_a15
14
IO
Driver off
15
I
gpmc_wen
0
O
gpio2_25
14
IO
vout3_clk
M5
PN [4]
No
Driver off
BALL
RESET
STATE [7]
PU
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PU
PU
15
15
1.8/3.3
1.8/3.3
POWER
[11]
vddshv10
vddshv10
HYS [12]
Yes
Yes
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
1
1
ADVANCE INFORMATION
BALL NUMBER [1]
0
PU
PU
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
PU
PU
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
PU
PU
15
1.8/3.3
vddshv10
Yes
Dual
Voltage
LVCMOS
PU/PD
15
I
AG16
hdmi1_clockx
hdmi1_clockx
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AH16
hdmi1_clocky
hdmi1_clocky
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AG17
hdmi1_data0x
hdmi1_data0x
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AH17
hdmi1_data0y
hdmi1_data0y
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AG18
hdmi1_data1x
hdmi1_data1x
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AH18
hdmi1_data1y
hdmi1_data1y
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AG19
hdmi1_data2x
hdmi1_data2x
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
AH19
hdmi1_data2y
hdmi1_data2y
No
0
O
1.8
vdda_hdmi
HDMIPHY
PDy
C20
i2c1_scl
i2c1_scl
0
IO
OFF
OFF
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
I2C
PU/PD
C21
i2c1_sda
i2c1_sda
0
IO
OFF
OFF
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
I2C
PU/PD
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
33
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
F17
BALL NAME [2]
i2c2_scl
SIGNAL NAME [3]
i2c2_scl
i2c2_sda
MUXMODE
[5]
TYPE [6]
0
IO
1
IO
Driver off
15
I
i2c2_sda
0
IO
1
IO
hdmi1_ddc_sda
C25
PN [4]
hdmi1_ddc_scl
No
No
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
ADVANCE INFORMATION
OFF
OFF
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
I2C
PU/PD
1
OFF
OFF
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
I2C
PU/PD
1
PU/PD
0
Driver off
15
I
AH15
ljcb_clkn
ljcb_clkn
0
IO
1.8
vdda_pcie
AG15
ljcb_clkp
ljcb_clkp
0
IO
1.8
vdda_pcie
B14
mcasp1_aclkr
mcasp1_aclkr
0
IO
1.8/3.3
vddshv3
mcasp7_axr2
1
IO
6
O
vin4a_d0
8
I
0
i2c4_sda
10
IO
1
gpio5_0
14
IO
Driver off
15
I
mcasp1_aclkx
0
IO
i2c3_sda
10
IO
pr2_mdio_mdclk
11
O
pr2_pru1_gpi7
12
I
pr2_pru1_gpo7
13
O
gpio7_31
14
IO
Driver off
15
I
mcasp1_axr0
0
IO
uart6_rxd
3
I
i2c5_sda
10
IO
1
pr2_mii0_rxer
11
I
0
pr2_pru1_gpi8
12
I
pr2_pru1_gpo8
13
O
gpio5_2
14
IO
Driver off
15
I
vout2_d0
C14
G12
34
mcasp1_aclkx
mcasp1_axr0
No
PD
PD
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
15
1.8/3.3
1.8/3.3
vddshv3
vddshv3
LJCB
LJCB
Yes
Yes
Yes
Dual
Voltage
LVCMOS
0
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
0
1
0
1
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
F12
G13
BALL NAME [2]
mcasp1_axr1
mcasp1_axr2
SIGNAL NAME [3]
mcasp1_axr3
mcasp1_axr4
mcasp1_axr5
BALL
RESET
STATE [7]
10
IO
1
11
I
0
pr2_pru1_gpi9
12
I
pr2_pru1_gpo9
13
O
gpio5_3
14
IO
Driver off
15
I
mcasp1_axr2
0
IO
mcasp6_axr2
1
IO
uart6_ctsn
3
I
6
O
vin4a_d2
8
I
gpio5_4
14
IO
Driver off
15
I
mcasp1_axr3
0
IO
mcasp6_axr3
1
IO
uart6_rtsn
3
O
6
O
vin4a_d3
8
I
gpio5_5
14
IO
Driver off
15
I
mcasp1_axr4
0
IO
mcasp4_axr2
1
IO
6
O
vin4a_d4
8
I
gpio5_6
14
IO
Driver off
15
I
mcasp1_axr5
0
IO
mcasp4_axr3
1
IO
6
O
vin4a_d5
8
I
gpio5_7
14
IO
Driver off
15
I
vout2_d5
No
No
No
vddshv3
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
pr2_mii_mt0_clk
1.8/3.3
vddshv3
PULL
UP/DOWN
TYPE [14]
i2c5_scl
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
IO
PD
PD
POWER
[11]
3
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout2_d4
F13
TYPE [6]
uart6_txd
vout2_d3
E12
MUXMODE
[5]
mcasp1_axr1
vout2_d2
J11
PN [4]
PU/PD
0
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
1
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
35
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
C12
BALL NAME [2]
mcasp1_axr6
SIGNAL NAME [3]
mcasp1_axr7
ADVANCE INFORMATION
A11
36
mcasp1_axr8
mcasp1_axr9
TYPE [6]
0
IO
mcasp5_axr2
1
IO
6
O
vin4a_d6
8
I
gpio5_8
14
IO
Driver off
15
I
mcasp1_axr7
0
IO
mcasp5_axr3
1
IO
6
O
vin4a_d7
8
I
timer4
10
IO
gpio5_9
14
IO
Driver off
15
I
mcasp1_axr8
0
IO
mcasp6_axr0
1
IO
spi3_sclk
3
IO
timer5
10
IO
pr2_mii0_txen
11
O
pr2_pru1_gpi10
12
I
pr2_pru1_gpo10
13
O
gpio5_10
14
IO
Driver off
15
I
mcasp1_axr9
0
IO
mcasp6_axr1
1
IO
spi3_d1
3
IO
timer6
10
IO
pr2_mii0_txd3
11
O
pr2_pru1_gpi11
12
I
pr2_pru1_gpo11
13
O
gpio5_11
14
IO
Driver off
15
I
vout2_d7
B12
MUXMODE
[5]
mcasp1_axr6
vout2_d6
D12
PN [4]
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
B13
A12
E14
A13
BALL NAME [2]
mcasp1_axr10
mcasp1_axr11
mcasp1_axr12
mcasp1_axr13
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
mcasp1_axr10
0
IO
mcasp6_aclkx
1
IO
mcasp6_aclkr
2
IO
spi3_d0
3
IO
timer7
10
IO
pr2_mii0_txd2
11
O
pr2_pru1_gpi12
12
I
pr2_pru1_gpo12
13
O
gpio5_12
14
IO
Driver off
15
I
mcasp1_axr11
0
IO
mcasp6_fsx
1
IO
mcasp6_fsr
2
IO
spi3_cs0
3
IO
timer8
10
IO
pr2_mii0_txd1
11
O
pr2_pru1_gpi13
12
I
pr2_pru1_gpo13
13
O
gpio4_17
14
IO
Driver off
15
I
mcasp1_axr12
0
IO
mcasp7_axr0
1
IO
spi3_cs1
3
IO
timer9
10
IO
pr2_mii0_txd0
11
O
pr2_pru1_gpi14
12
I
pr2_pru1_gpo14
13
O
gpio4_18
14
IO
Driver off
15
I
mcasp1_axr13
0
IO
mcasp7_axr1
1
IO
timer10
10
IO
pr2_mii_mr0_clk
11
I
pr2_pru1_gpi15
12
I
pr2_pru1_gpo15
13
O
gpio6_4
14
IO
Driver off
15
I
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
1
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
1
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
37
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
G14
ADVANCE INFORMATION
F14
J14
BALL NAME [2]
mcasp1_axr14
mcasp1_axr15
mcasp1_fsr
SIGNAL NAME [3]
E15
mcasp1_fsx
mcasp2_aclkr
TYPE [6]
BALL
RESET
STATE [7]
15
1.8/3.3
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
IO
1
IO
mcasp7_aclkr
2
IO
timer11
10
IO
pr2_mii0_rxdv
11
I
pr2_pru1_gpi16
12
I
pr2_pru1_gpo16
13
O
gpio6_5
14
IO
Driver off
15
I
mcasp1_axr15
0
IO
mcasp7_fsx
1
IO
mcasp7_fsr
2
IO
timer12
10
IO
pr2_mii0_rxd3
11
I
pr2_pru0_gpi20
12
I
pr2_pru0_gpo20
13
O
gpio6_6
14
IO
Driver off
15
I
mcasp1_fsr
0
IO
mcasp7_axr3
1
IO
6
O
vin4a_d1
8
I
0
i2c4_scl
10
IO
1
gpio5_1
14
IO
Driver off
15
I
mcasp1_fsx
0
IO
i2c3_scl
10
IO
pr2_mdio_data
11
IO
gpio7_30
14
IO
Driver off
15
I
mcasp2_aclkr
0
IO
mcasp8_axr2
1
IO
6
O
vin4a_d8
8
I
Driver off
15
I
No
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
mcasp7_aclkx
vout2_d8
38
MUXMODE
[5]
mcasp1_axr14
vout2_d1
D14
PN [4]
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
PD
PD
15
15
1.8/3.3
1.8/3.3
vddshv3
vddshv3
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
0
PU/PD
0
1
1
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
A19
B15
BALL NAME [2]
mcasp2_aclkx
mcasp2_axr0
SIGNAL NAME [3]
mcasp2_axr1
A16
D15
mcasp2_axr2
mcasp2_axr3
mcasp2_axr4
TYPE [6]
0
IO
pr2_mii0_rxd2
11
I
pr2_pru0_gpi18
12
I
pr2_pru0_gpo18
13
O
Driver off
15
I
mcasp2_axr0
0
IO
6
O
vin4a_d10
8
I
Driver off
15
I
0
IO
6
O
vin4a_d11
8
I
Driver off
15
I
mcasp2_axr2
0
IO
mcasp3_axr2
1
IO
pr2_mii0_rxd0
11
I
pr2_pru0_gpi16
12
I
pr2_pru0_gpo16
13
O
gpio6_8
14
IO
Driver off
15
I
mcasp2_axr3
0
IO
mcasp3_axr3
1
IO
pr2_mii0_rxlink
11
I
pr2_pru0_gpi17
12
I
pr2_pru0_gpo17
13
O
gpio6_9
14
IO
Driver off
15
I
mcasp2_axr4
0
IO
mcasp8_axr0
1
IO
6
O
vin4a_d12
8
I
gpio1_4
14
IO
Driver off
15
I
No
mcasp2_axr1
vout2_d11
C15
MUXMODE
[5]
mcasp2_aclkx
vout2_d10
A15
PN [4]
vout2_d12
No
No
BALL
RESET
STATE [7]
PD
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
PD
15
15
1.8/3.3
1.8/3.3
POWER
[11]
vddshv3
vddshv3
HYS [12]
Yes
Yes
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
0
0
0
ADVANCE INFORMATION
BALL NUMBER [1]
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
39
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
B16
BALL NAME [2]
mcasp2_axr5
SIGNAL NAME [3]
mcasp2_axr6
ADVANCE INFORMATION
mcasp2_axr7
0
IO
1
IO
6
O
vin4a_d13
8
I
gpio6_7
14
IO
Driver off
15
I
mcasp2_axr6
0
IO
mcasp8_aclkx
1
IO
mcasp8_aclkr
2
IO
mcasp2_fsr
6
O
8
I
gpio2_29
14
IO
Driver off
15
I
mcasp2_axr7
0
IO
mcasp8_fsx
1
IO
mcasp8_fsr
2
IO
40
mcasp2_fsx
No
6
O
vin4a_d15
8
I
gpio1_5
14
IO
Driver off
15
I
mcasp2_fsr
0
IO
mcasp8_axr3
1
IO
6
O
vin4a_d9
8
I
Driver off
15
I
mcasp2_fsx
0
IO
pr2_mii0_rxd1
11
I
pr2_pru0_gpi19
12
I
pr2_pru0_gpo19
13
O
Driver off
15
I
vout2_d9
A18
No
vin4a_d14
vout2_d15
A20
TYPE [6]
mcasp8_axr1
vout2_d14
A17
MUXMODE
[5]
mcasp2_axr5
vout2_d13
B17
PN [4]
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
B18
B19
C17
F15
BALL NAME [2]
mcasp3_aclkx
mcasp3_axr0
mcasp3_axr1
mcasp3_fsx
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
IO
IO
mcasp2_axr12
2
IO
0
uart7_rxd
3
I
1
pr2_mii0_crs
11
I
0
pr2_pru0_gpi12
12
I
pr2_pru0_gpo12
13
O
gpio5_13
14
IO
Driver off
15
I
mcasp3_axr0
0
IO
mcasp2_axr14
2
IO
uart7_ctsn
3
I
1
uart5_rxd
4
I
1
pr2_mii1_rxer
11
I
0
pr2_pru0_gpi14
12
I
pr2_pru0_gpo14
13
O
Driver off
15
I
mcasp3_axr1
0
IO
mcasp2_axr15
2
IO
uart7_rtsn
3
O
uart5_txd
4
O
pr2_mii1_rxlink
11
I
pr2_pru0_gpi15
12
I
pr2_pru0_gpo15
13
O
Driver off
15
I
mcasp3_fsx
0
IO
mcasp3_fsr
1
IO
mcasp2_axr13
2
IO
uart7_txd
3
O
pr2_mii0_col
11
I
pr2_pru0_gpi13
12
I
pr2_pru0_gpo13
13
O
gpio5_14
14
IO
Driver off
15
I
PD
PD
15
1.8/3.3
vddshv3
vddshv3
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
1
1.8/3.3
vddshv3
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
mcasp3_aclkr
PD
15
HYS [12]
mcasp3_aclkx
PD
PD
POWER
[11]
PU/PD
0
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
41
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
C18
BALL NAME [2]
mcasp4_aclkx
SIGNAL NAME [3]
ADVANCE INFORMATION
mcasp4_axr0
mcasp4_axr1
IO
0
3
I
1
i2c4_sda
4
IO
1
6
O
vin4a_d16
8
I
Driver off
15
I
mcasp4_axr0
0
IO
spi3_d0
2
IO
uart8_ctsn
3
I
1
uart4_rxd
4
I
1
6
O
vin4a_d18
8
I
Driver off
15
I
mcasp4_axr1
0
IO
spi3_cs0
2
IO
uart8_rtsn
3
O
4
O
6
O
vin4a_d19
8
I
pr2_pru1_gpi0
12
I
pr2_pru1_gpo0
13
O
Driver off
15
I
mcasp4_fsx
0
IO
mcasp4_fsr
1
IO
spi3_d1
2
IO
uart8_txd
3
O
4
IO
6
O
vin4a_d17
8
I
Driver off
15
I
42
No
Yes
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
2
vout2_d17
vddshv3
PULL
UP/DOWN
TYPE [14]
uart8_rxd
i2c4_scl
1.8/3.3
BUFFER
TYPE [13]
spi3_sclk
No
15
HYS [12]
IO
No
PD
POWER
[11]
IO
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
1
vout2_d19
mcasp4_fsx
BALL
RESET
STATE [7]
0
uart4_txd
A21
TYPE [6]
mcasp4_aclkr
vout2_d18
D17
MUXMODE
[5]
mcasp4_aclkx
vout2_d16
G16
PN [4]
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
1
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AA3
BALL NAME [2]
mcasp5_aclkx
SIGNAL NAME [3]
mcasp5_axr0
mcasp5_axr1
TYPE [6]
BALL
RESET
STATE [7]
Yes
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
spi4_sclk
2
IO
0
uart9_rxd
3
I
1
i2c5_sda
4
IO
1
6
O
vin4a_d20
8
I
pr2_pru1_gpi1
12
I
pr2_pru1_gpo1
13
O
Driver off
15
I
mcasp5_axr0
0
IO
spi4_d0
2
IO
uart9_ctsn
3
I
1
uart3_rxd
4
I
1
6
O
vin4a_d22
8
I
pr2_mdio_mdclk
11
O
pr2_pru1_gpi3
12
I
pr2_pru1_gpo3
13
O
Driver off
15
I
mcasp5_axr1
0
IO
spi4_cs0
2
IO
uart9_rtsn
3
O
4
O
6
O
vin4a_d23
8
I
0
pr2_mdio_data
11
IO
1
pr2_pru1_gpi4
12
I
pr2_pru1_gpo4
13
O
Driver off
15
I
No
vddshv7
PULL
UP/DOWN
TYPE [14]
IO
vout2_d23
1.8/3.3
BUFFER
TYPE [13]
IO
uart3_txd
15
HYS [12]
1
No
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
mcasp5_aclkr
vout2_d22
AA4
MUXMODE
[5]
mcasp5_aclkx
vout2_d20
AB3
PN [4]
0
0
PD
PD
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
0
PD
PD
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
43
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AB9
BALL NAME [2]
mcasp5_fsx
SIGNAL NAME [3]
PN [4]
ADVANCE INFORMATION
V1
mdio_mclk
BALL
RESET
STATE [7]
PD
15
1.8/3.3
POWER
[11]
vddshv7
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
IO
1
IO
spi4_d1
2
IO
uart9_txd
3
O
0
4
IO
6
O
vin4a_d21
8
I
pr2_pru1_gpi2
12
I
pr2_pru1_gpo2
13
O
Driver off
15
I
mdio_d
0
IO
uart3_ctsn
1
I
mii0_txer
3
O
0
vin2a_d0
4
I
0
vin4b_d0
5
I
0
pr1_mii0_rxlink
11
I
0
pr2_pru1_gpi1
12
I
pr2_pru1_gpo1
13
O
gpio5_16
14
IO
Driver off
15
I
mdio_mclk
0
O
uart3_rtsn
1
O
mii0_col
3
I
vin2a_clk0
4
I
vin4b_clk1
5
I
0
pr1_mii0_col
11
I
0
pr2_pru1_gpi0
12
I
pr2_pru1_gpo0
13
O
gpio5_15
14
IO
Driver off
15
I
0
1
0
PU
PU
PU
PU
15
15
1.8/3.3
1.8/3.3
vddshv9
vddshv9
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
1
PU/PD
1
0
AB2
mlbp_clk_n
mlbp_clk_n
0
I
1.8
vdds_mlbp
No
BMLB18
AB1
mlbp_clk_p
mlbp_clk_p
0
I
1.8
vdds_mlbp
No
BMLB18
AA2
mlbp_dat_n
mlbp_dat_n
0
IO
OFF
OFF
1.8
vdds_mlbp
No
BMLB18
AA1
mlbp_dat_p
mlbp_dat_p
0
IO
OFF
OFF
1.8
vdds_mlbp
No
BMLB18
AC2
mlbp_sig_n
mlbp_sig_n
0
IO
OFF
OFF
1.8
vdds_mlbp
No
BMLB18
AC1
mlbp_sig_p
mlbp_sig_p
0
IO
OFF
OFF
1.8
vdds_mlbp
No
BMLB18
44
PULL
UP/DOWN
TYPE [14]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
mcasp5_fsr
vout2_d21
mdio_d
TYPE [6]
mcasp5_fsx
i2c5_scl
U4
MUXMODE
[5]
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
W6
Y6
AA6
Y4
AA5
Y3
W7
Y9
AD4
BALL NAME [2]
mmc1_clk
mmc1_cmd
mmc1_dat0
mmc1_dat1
mmc1_dat2
mmc1_dat3
mmc1_sdcd
mmc1_sdwp
mmc3_clk
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
mmc1_clk
0
IO
gpio6_21
14
IO
Driver off
15
I
mmc1_cmd
0
IO
gpio6_22
14
IO
Driver off
15
I
mmc1_dat0
0
IO
gpio6_23
14
IO
Driver off
15
I
mmc1_dat1
0
IO
gpio6_24
14
IO
Driver off
15
I
mmc1_dat2
0
IO
gpio6_25
14
IO
Driver off
15
I
mmc1_dat3
0
IO
gpio6_26
14
IO
Driver off
15
I
mmc1_sdcd
0
I
uart6_rxd
3
I
i2c4_sda
4
IO
gpio6_27
14
IO
Driver off
15
I
mmc1_sdwp
0
I
uart6_txd
3
O
i2c4_scl
4
IO
gpio6_28
14
IO
Driver off
15
I
mmc3_clk
0
IO
vin2b_d7
4
I
ehrpwm2_tripzone_input
10
IO
pr2_mii1_txd3
11
O
pr2_pru0_gpi2
12
I
pr2_pru0_gpo2
13
O
gpio6_29
14
IO
Driver off
15
I
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
SDIO1833
PU/PD
1
PU
PU
15
1.8/3.3
vddshv8
Yes
Dual
Voltage
LVCMOS
PU/PD
1
ADVANCE INFORMATION
BALL NUMBER [1]
1
1
PD
PD
15
1.8/3.3
vddshv8
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
PU
PU
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
PU/PD
1
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
45
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AC4
ADVANCE INFORMATION
AC7
AC6
46
BALL NAME [2]
mmc3_cmd
mmc3_dat0
mmc3_dat1
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
IO
IO
vin2b_d6
4
I
0
eCAP2_in_PWM2_out
10
IO
0
pr2_mii1_txd2
11
O
pr2_pru0_gpi3
12
I
pr2_pru0_gpo3
13
O
gpio6_30
14
IO
Driver off
15
I
mmc3_dat0
0
IO
spi3_d1
1
IO
uart5_rxd
2
I
1
vin2b_d5
4
I
0
eQEP3A_in
10
I
0
pr2_mii1_txd1
11
O
pr2_pru0_gpi4
12
I
pr2_pru0_gpo4
13
O
gpio6_31
14
IO
Driver off
15
I
mmc3_dat1
0
IO
spi3_d0
1
IO
uart5_txd
2
O
vin2b_d4
4
I
0
eQEP3B_in
10
I
0
pr2_mii1_txd0
11
O
pr2_pru0_gpi5
12
I
pr2_pru0_gpo5
13
O
gpio7_0
14
IO
Driver off
15
I
PU
PU
Terminal Configuration and Functions
15
1.8/3.3
vddshv7
vddshv7
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
1
1.8/3.3
vddshv7
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
spi3_sclk
PU
15
HYS [12]
mmc3_cmd
PU
PU
POWER
[11]
1
0
PU/PD
1
0
PU/PD
1
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AC9
AC3
AC8
BALL NAME [2]
mmc3_dat2
mmc3_dat3
mmc3_dat4
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
IO
IO
uart5_ctsn
2
I
1
vin2b_d3
4
I
0
eQEP3_index
10
IO
0
pr2_mii_mr1_clk
11
I
0
pr2_pru0_gpi6
12
I
pr2_pru0_gpo6
13
O
gpio7_1
14
IO
Driver off
15
I
mmc3_dat3
0
IO
spi3_cs1
1
IO
uart5_rtsn
2
O
vin2b_d2
4
I
0
eQEP3_strobe
10
IO
0
pr2_mii1_rxdv
11
I
0
pr2_pru0_gpi7
12
I
pr2_pru0_gpo7
13
O
gpio7_2
14
IO
Driver off
15
I
mmc3_dat4
0
IO
spi4_sclk
1
IO
uart10_rxd
2
I
1
vin2b_d1
4
I
0
ehrpwm3A
10
O
pr2_mii1_rxd3
11
I
pr2_pru0_gpi8
12
I
pr2_pru0_gpo8
13
O
gpio1_22
14
IO
Driver off
15
I
PU
PU
15
1.8/3.3
vddshv7
vddshv7
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
1
1.8/3.3
vddshv7
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
spi3_cs0
PU
15
HYS [12]
mmc3_dat2
PU
PU
POWER
[11]
1
1
PU/PD
1
1
PU/PD
1
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
47
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AD6
ADVANCE INFORMATION
AB8
AB5
BALL NAME [2]
mmc3_dat5
mmc3_dat6
mmc3_dat7
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PU
15
1.8/3.3
POWER
[11]
vddshv7
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
mmc3_dat5
0
IO
spi4_d1
1
IO
uart10_txd
2
O
1
vin2b_d0
4
I
ehrpwm3B
10
O
pr2_mii1_rxd2
11
I
pr2_pru0_gpi9
12
I
pr2_pru0_gpo9
13
O
gpio1_23
14
IO
Driver off
15
I
mmc3_dat6
0
IO
spi4_d0
1
IO
uart10_ctsn
2
I
vin2b_de1
4
I
ehrpwm3_tripzone_input
10
IO
0
pr2_mii1_rxd1
11
I
0
pr2_pru0_gpi10
12
I
pr2_pru0_gpo10
13
O
gpio1_24
14
IO
Driver off
15
I
mmc3_dat7
0
IO
spi4_cs0
1
IO
uart10_rtsn
2
O
vin2b_clk1
4
I
eCAP3_in_PWM3_out
10
IO
0
pr2_mii1_rxd0
11
I
0
pr2_pru0_gpi11
12
I
pr2_pru0_gpo11
13
O
gpio1_25
14
IO
Driver off
15
I
0
0
0
PU
PU
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
PU/PD
1
0
1
PU
PU
15
1.8/3.3
vddshv7
Yes
Dual
Voltage
LVCMOS
PU/PD
nmin_dsp
nmin_dsp
0
I
PD
PD
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
Y11
on_off
on_off
0
O
PU
drive 1
(OFF)
1.8/3.3
vddshv5
Yes
BC1833IHH PU/PD
V
AG13
pcie_rxn0
pcie_rxn0
0
I
OFF
OFF
1.8
vdda_pcie0
SERDES
AG11
pcie_rxn1
pcie_rxn1
0
I
OFF
OFF
1.8
vdda_pcie1
SERDES
AH13
pcie_rxp0
pcie_rxp0
0
I
OFF
OFF
1.8
vdda_pcie0
SERDES
Terminal Configuration and Functions
1
1
D21
48
DSIS [15]
PU/PD
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
pcie_rxp1
pcie_rxp1
0
I
1.8
vdda_pcie1
SERDES
AG14
pcie_txn0
pcie_txn0
0
O
1.8
vdda_pcie0
SERDES
AG12
pcie_txn1
pcie_txn1
0
O
1.8
vdda_pcie1
SERDES
AH14
pcie_txp0
pcie_txp0
0
O
1.8
vdda_pcie0
SERDES
AH12
pcie_txp1
pcie_txp1
0
O
1.8
vdda_pcie1
F22
porz
porz
0
I
1.8/3.3
vddshv3
Yes
IHHV1833
PU/PD
E23
resetn
resetn
0
I
PU
PU
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
U5
rgmii0_rxc
rgmii0_rxc
0
I
PD
PD
1.8/3.3
vddshv9
Yes
2
O
Dual
Voltage
LVCMOS
PU/PD
rmii1_txen
mii0_txclk
3
I
0
vin2a_d5
4
I
0
vin4b_d5
5
I
0
pr1_mii_mt0_clk
11
I
0
pr2_pru1_gpi11
12
I
pr2_pru1_gpo11
13
O
gpio5_26
14
IO
Driver off
15
I
rgmii0_rxctl
0
I
rmii1_txd1
2
O
mii0_txd3
3
O
vin2a_d6
4
I
0
vin4b_d6
5
I
0
pr1_mii0_txd3
11
O
pr2_pru1_gpi12
12
I
pr2_pru1_gpo12
13
O
gpio5_27
14
IO
Driver off
15
I
rgmii0_rxctl
PD
OFF
POWER
[11]
AH11
V5
OFF
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
15
1.8/3.3
vddshv9
SERDES
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
49
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
W2
ADVANCE INFORMATION
Y2
V3
50
BALL NAME [2]
rgmii0_rxd0
rgmii0_rxd1
rgmii0_rxd2
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
rgmii0_rxd0
0
I
rmii0_txd0
1
O
mii0_txd0
3
O
vin2a_fld0
4
I
vin4b_fld1
5
I
pr1_mii0_txd0
11
O
pr2_pru1_gpi16
12
I
pr2_pru1_gpo16
13
O
gpio5_31
14
IO
Driver off
15
I
rgmii0_rxd1
0
I
rmii0_txd1
1
O
mii0_txd1
3
O
vin2a_d9
4
I
pr1_mii0_txd1
11
O
pr2_pru1_gpi15
12
I
pr2_pru1_gpo15
13
O
gpio5_30
14
IO
Driver off
15
I
rgmii0_rxd2
0
I
rmii0_txen
1
O
mii0_txen
3
O
vin2a_d8
4
I
pr1_mii0_txen
11
O
pr2_pru1_gpi14
12
I
pr2_pru1_gpo14
13
O
gpio5_29
14
IO
Driver off
15
I
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv9
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
PD
PD
15
1.8/3.3
vddshv9
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv9
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
V4
W9
V9
BALL NAME [2]
rgmii0_rxd3
rgmii0_txc
rgmii0_txctl
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
I
O
mii0_txd2
3
O
vin2a_d7
4
I
0
vin4b_d7
5
I
0
pr1_mii0_txd2
11
O
pr2_pru1_gpi13
12
I
pr2_pru1_gpo13
13
O
gpio5_28
14
IO
Driver off
15
I
rgmii0_txc
0
O
uart3_ctsn
1
I
rmii1_rxd1
2
I
0
mii0_rxd3
3
I
0
vin2a_d3
4
I
0
vin4b_d3
5
I
0
spi3_d0
7
IO
0
spi4_cs2
8
IO
1
pr1_mii0_rxd3
11
I
0
pr2_pru1_gpi5
12
I
pr2_pru1_gpo5
13
O
gpio5_20
14
IO
Driver off
15
I
rgmii0_txctl
0
O
uart3_rtsn
1
O
rmii1_rxd0
2
I
0
mii0_rxd2
3
I
0
vin2a_d4
4
I
0
vin4b_d4
5
I
0
spi3_cs0
7
IO
1
spi4_cs3
8
IO
1
pr1_mii0_rxd2
11
I
0
pr2_pru1_gpi6
12
I
pr2_pru1_gpo6
13
O
gpio5_21
14
IO
Driver off
15
I
PD
PD
15
1.8/3.3
vddshv9
vddshv9
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
2
1.8/3.3
vddshv9
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
rmii1_txd0
PD
15
HYS [12]
rgmii0_rxd3
PD
PD
POWER
[11]
0
PU/PD
1
PU/PD
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
51
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
U6
ADVANCE INFORMATION
V6
U7
52
BALL NAME [2]
rgmii0_txd0
rgmii0_txd1
rgmii0_txd2
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv9
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
rgmii0_txd0
0
O
rmii0_rxd0
1
I
PU/PD
mii0_rxd0
3
I
0
vin2a_d10
4
I
0
spi4_cs0
7
IO
1
uart4_rtsn
8
O
pr1_mii0_rxd0
11
I
pr2_pru1_gpi10
12
I
pr2_pru1_gpo10
13
O
gpio5_25
14
IO
Driver off
15
I
rgmii0_txd1
0
O
rmii0_rxd1
1
I
mii0_rxd1
3
I
vin2a_vsync0
4
I
vin4b_vsync1
5
I
0
spi4_d0
7
IO
0
uart4_ctsn
8
IO
1
pr1_mii0_rxd1
11
I
0
pr2_pru1_gpi9
12
I
pr2_pru1_gpo9
13
O
gpio5_24
14
IO
Driver off
15
I
rgmii0_txd2
0
O
rmii0_rxer
1
I
mii0_rxer
3
I
vin2a_hsync0
4
I
vin4b_hsync1
5
I
0
spi4_d1
7
IO
0
uart4_txd
8
O
pr1_mii0_rxer
11
I
pr2_pru1_gpi8
12
I
pr2_pru1_gpo8
13
O
gpio5_23
14
IO
Driver off
15
I
0
0
PD
PD
15
1.8/3.3
vddshv9
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv9
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
V7
U3
BALL NAME [2]
rgmii0_txd3
RMII_MHZ_50_CLK
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv9
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
rgmii0_txd3
0
O
rmii0_crs
1
I
PU/PD
mii0_crs
3
I
vin2a_de0
4
I
vin4b_de1
5
I
0
spi4_sclk
7
IO
0
uart4_rxd
8
I
1
pr1_mii0_crs
11
I
0
pr2_pru1_gpi7
12
I
pr2_pru1_gpo7
13
O
gpio5_22
14
IO
Driver off
15
I
RMII_MHZ_50_CLK
0
IO
vin2a_d11
4
I
pr2_pru1_gpi2
12
I
pr2_pru1_gpo2
13
O
gpio5_17
14
IO
Driver off
15
I
0
0
PD
PD
F23
rstoutn
rstoutn
0
O
PD
drive 1
(OFF)
E18
rtck
rtck
0
O
PU
gpio8_29
14
IO
drive clk
(OFF)
15
0
1.8/3.3
vddshv9
Yes
Dual
Voltage
LVCMOS
PU/PD
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
PU/PD
rtc_iso
rtc_iso
0
I
1.8/3.3
vddshv5
Yes
IHHV1833
AE14
rtc_osc_xi_clkin32
rtc_osc_xi_clkin32
0
I
1.8
vdda_rtc
No
LVCMOS
OSC
AD14
rtc_osc_xo
rtc_osc_xo
0
O
1.8
vdda_rtc
No
LVCMOS
OSC
AB17
rtc_porz
rtc_porz
0
I
1.8/3.3
vddshv5
Yes
IHHV1833
AH9
sata1_rxn0
sata1_rxn0
0
I
OFF
OFF
1.8
vdda_sata
SATAPHY
AG9
sata1_rxp0
sata1_rxp0
0
I
OFF
OFF
1.8
vdda_sata
SATAPHY
AG10
sata1_txn0
sata1_txn0
0
O
1.8
vdda_sata
SATAPHY
AH10
sata1_txp0
sata1_txp0
0
O
1.8
vdda_sata
A24
spi1_cs0
spi1_cs0
0
IO
1.8/3.3
vddshv3
gpio7_10
14
IO
Driver off
15
I
PU
PU
15
0
0
1.8/3.3
AF14
PU/PD
SATAPHY
Yes
Dual
Voltage
LVCMOS
PU/PD
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
53
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
A22
B21
BALL NAME [2]
spi1_cs1
spi1_cs2
SIGNAL NAME [3]
ADVANCE INFORMATION
spi1_cs3
F16
A25
B24
54
spi1_d0
spi1_d1
spi1_sclk
spi2_cs0
TYPE [6]
BALL
RESET
STATE [7]
15
1.8/3.3
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
IO
2
O
spi2_cs1
3
IO
gpio7_11
14
IO
Driver off
15
I
spi1_cs2
0
IO
uart4_rxd
1
I
mmc3_sdcd
2
I
1
spi2_cs2
3
IO
1
dcan2_tx
4
IO
1
mdio_mclk
5
O
1
6
I
gpio7_12
14
IO
Driver off
15
I
spi1_cs3
0
IO
uart4_txd
1
O
mmc3_sdwp
2
I
0
spi2_cs3
3
IO
1
dcan2_rx
4
IO
1
mdio_d
5
IO
1
6
IO
gpio7_13
14
IO
Driver off
15
I
spi1_d0
0
IO
gpio7_9
14
IO
Driver off
15
I
spi1_d1
0
IO
gpio7_8
14
IO
Driver off
15
I
spi1_sclk
0
IO
gpio7_7
14
IO
Driver off
15
I
spi2_cs0
0
IO
uart3_rtsn
1
O
uart5_txd
2
O
gpio7_17
14
IO
Driver off
15
I
No
PU
POWER
[11]
0
No
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
sata1_led
hdmi1_cec
B25
MUXMODE
[5]
spi1_cs1
hdmi1_hpd
B20
PN [4]
1
1
PU
PU
PU
PU
15
15
1.8/3.3
1.8/3.3
vddshv3
vddshv3
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
1
PU/PD
1
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PU
PU
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
G17
B22
A26
BALL NAME [2]
spi2_d0
spi2_d1
spi2_sclk
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
spi2_d0
0
IO
uart3_ctsn
1
I
uart5_rxd
2
I
gpio7_16
14
IO
Driver off
15
I
spi2_d1
0
IO
uart3_txd
1
O
gpio7_15
14
IO
Driver off
15
I
spi2_sclk
0
IO
uart3_rxd
1
I
gpio7_14
14
IO
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv3
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
1
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
Driver off
15
I
tclk
tclk
0
I
PU
PU
0
1.8/3.3
vddshv3
Yes
IQ1833
PU/PD
D23
tdi
tdi
0
I
PU
PU
0
1.8/3.3
vddshv3
Yes
PU/PD
gpio8_27
14
I
Dual
Voltage
LVCMOS
tdo
0
O
PU
PU
0
1.8/3.3
vddshv3
Yes
14
IO
Dual
Voltage
LVCMOS
PU/PD
gpio8_28
0
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
1.8/3.3
vddshv4
Yes
Dual
Voltage
LVCMOS
PU/PD
tdo
F18
tms
tms
0
IO
OFF
OFF
D20
trstn
trstn
0
I
PD
PD
E25
uart1_ctsn
uart1_ctsn
0
I
PU
PU
uart9_rxd
2
I
mmc4_clk
3
IO
gpio7_24
14
IO
Driver off
15
I
uart1_rtsn
0
O
uart9_txd
2
O
mmc4_cmd
3
IO
gpio7_25
14
IO
Driver off
15
I
uart1_rxd
0
I
mmc4_sdcd
3
I
gpio7_22
14
IO
Driver off
15
I
C27
B27
uart1_rtsn
uart1_rxd
0
1
E20
F19
DSIS [15]
15
ADVANCE INFORMATION
BALL NUMBER [1]
1
1
1
PU
PU
15
1.8/3.3
vddshv4
Yes
Dual
Voltage
LVCMOS
PU/PD
1
PU
PU
15
1.8/3.3
vddshv4
Yes
Dual
Voltage
LVCMOS
PU/PD
1
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
55
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
C26
D27
ADVANCE INFORMATION
C28
D28
D26
56
BALL NAME [2]
uart1_txd
uart2_ctsn
uart2_rtsn
uart2_rxd
uart2_txd
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PU
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
O
I
gpio7_23
14
IO
Driver off
15
I
uart2_ctsn
0
I
uart3_rxd
2
I
mmc4_dat2
3
IO
1
uart10_rxd
4
I
1
uart1_dtrn
5
O
gpio1_16
14
IO
Driver off
15
I
uart2_rtsn
0
O
uart3_txd
1
O
uart3_irtx
2
O
mmc4_dat3
3
IO
uart10_txd
4
O
uart1_rin
5
I
gpio1_17
14
IO
Driver off
15
I
uart3_ctsn
1
I
uart3_rctx
2
O
mmc4_dat0
3
IO
1
uart2_rxd
4
I
1
uart1_dcdn
5
I
1
gpio7_26
14
IO
Driver off
15
I
uart2_txd
0
O
uart3_rtsn
1
O
uart3_sd
2
O
mmc4_dat1
3
IO
uart2_txd
4
O
uart1_dsrn
5
I
gpio7_27
14
IO
Driver off
15
I
PU
PU
15
1.8/3.3
vddshv4
vddshv4
Yes
Yes
Yes
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
3
1.8/3.3
vddshv4
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
mmc4_sdwp
PU
15
HYS [12]
uart1_txd
PU
PU
POWER
[11]
Dual
Voltage
LVCMOS
0
1
1
PU/PD
1
1
PU
PU
PU
PU
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
vddshv4
vddshv4
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
PU/PD
1
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
V2
Y1
BALL NAME [2]
uart3_rxd
uart3_txd
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
I
I
mii0_rxdv
3
I
0
vin2a_d1
4
I
0
vin4b_d1
5
I
0
spi3_sclk
7
IO
0
pr1_mii0_rxdv
11
I
0
pr2_pru1_gpi3
12
I
pr2_pru1_gpo3
13
O
gpio5_18
14
IO
Driver off
15
I
uart3_txd
0
O
rmii1_rxer
2
I
mii0_rxclk
3
I
0
vin2a_d2
4
I
0
vin4b_d2
5
I
0
spi3_d1
7
IO
0
spi4_cs1
8
IO
1
pr1_mii_mr0_clk
11
I
0
pr2_pru1_gpi4
12
I
pr2_pru1_gpo4
13
O
gpio5_19
14
IO
Driver off
15
I
vddshv9
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
AC12
usb1_dm
usb1_dm
0
IO
OFF
OFF
3.3
vdda33v_us
b1
USBPHY
AD12
usb1_dp
usb1_dp
0
IO
OFF
OFF
3.3
vdda33v_us
b1
USBPHY
AB10
usb1_drvvbus
usb1_drvvbus
0
O
PD
PD
1.8/3.3
vddshv6
timer16
7
IO
gpio6_12
14
IO
Driver off
15
I
15
Yes
Dual
Voltage
LVCMOS
AF11
usb2_dm
usb2_dm
0
IO
3.3
vdda33v_us No
b2
USBPHY
AE11
usb2_dp
usb2_dp
0
IO
3.3
vdda33v_us No
b2
USBPHY
AC10
usb2_drvvbus
usb2_drvvbus
0
O
1.8/3.3
vddshv6
timer15
7
IO
Dual
Voltage
LVCMOS
gpio6_13
14
IO
Driver off
15
I
PD
PD
15
Yes
PU/PD
DSIS [15]
2
1.8/3.3
vddshv9
PULL
UP/DOWN
TYPE [14]
0
15
1.8/3.3
BUFFER
TYPE [13]
rmii1_crs
PD
15
HYS [12]
uart3_rxd
PD
PD
POWER
[11]
1
0
PU/PD
0
PU/PD
PU/PD
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
57
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
AF12
usb_rxn0
usb_rxn0
0
I
OFF
OFF
1.8
vdda_usb1
SERDES
AE12
usb_rxp0
usb_rxp0
0
I
OFF
OFF
1.8
vdda_usb1
SERDES
AC11
usb_txn0
usb_txn0
0
O
1.8
vdda_usb1
SERDES
AD11
usb_txp0
usb_txp0
0
O
1.8
vdda_usb1
SERDES
ADVANCE INFORMATION
H13, H14, J17, J18, vdd
L7, L8, N10, N13,
P11, P12, P13,
R11, R16, R19,
T13, T16, T19,
U13, U16, U8, U9,
V16, V8
vdd
PWR
K14
vpp
vpp(8)
PWR
AA12
vdda33v_usb1
vdda33v_usb1
PWR
Y12
vdda33v_usb2
vdda33v_usb2
PWR
M14
vdda_abe_per
vdda_abe_per
PWR
P16
vdda_ddr
vdda_ddr
PWR
N11
vdda_debug
vdda_debug
PWR
N12
vdda_dsp_eve
vdda_dsp_eve
PWR
P15
vdda_gmac_core
vdda_gmac_core
PWR
R14
vdda_gpu
vdda_gpu
PWR
Y17
vdda_hdmi
vdda_hdmi
PWR
R17
vdda_iva
vdda_iva
PWR
N16
vdda_mpu
vdda_mpu
PWR
AD16, AE16
vdda_osc
vdda_osc
PWR
W14
vdda_pcie
vdda_pcie
PWR
AA17
vdda_pcie0
vdda_pcie0
PWR
AA16
vdda_pcie1
vdda_pcie1
PWR
AB13
vdda_rtc
vdda_rtc
PWR
V13
vdda_sata
vdda_sata
PWR
AA13
vdda_usb1
vdda_usb1
PWR
AB12
vdda_usb2
vdda_usb2
PWR
W12
vdda_usb3
vdda_usb3
PWR
P14
vdda_video
vdda_video
PWR
G18, H17, M8, M9, vdds18v
N8, P8, R8, T8,
V21, V22, W17,
W18
vdds18v
PWR
AA18, AA19, W21,
Y21
vdds18v_ddr1
vdds18v_ddr1
PWR
J21, J22, N21, P20, vdds18v_ddr2
P21
vdds18v_ddr2
PWR
58
Terminal Configuration and Functions
PULL
UP/DOWN
TYPE [14]
DSIS [15]
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
E3, E5, G4, G5, H8, vddshv1
H9
vddshv1
PWR
B6, D10, E10, H10, vddshv2
H11
vddshv2
PWR
B23, D16, D22,
E16, E22, G15,
H15, H16, H18,
H19
vddshv3
vddshv3
PWR
C24
vddshv4
vddshv4
PWR
V12
vddshv5
vddshv5
PWR
AD5, AD7, AE7,
AF5
vddshv6
vddshv6
PWR
AB6, AB7
vddshv7
vddshv7
PWR
W8, Y8
vddshv8
vddshv8
PWR
U10, W4, W5
vddshv9
vddshv9
PWR
N4, N5, P10, R10,
R7, T4, T5
vddshv10
vddshv10
PWR
J8, K8
vddshv11
vddshv11
PWR
AA21, AA22, AB21, vdds_ddr1
AB22, AB24, AB25,
AC22, AD26, AG20,
AG28, AH27, W16,
W27
vdds_ddr1
PWR
E24, G22, G23,
vdds_ddr2
H20, H21, H22,
J27, L20, L21, M20,
M21, T24, T25
vdds_ddr2
PWR
AA7, Y7
vdds_mlbp
PWR
J13, K10, K11, K12, vdd_dspeve
K13, L10, L11, L12,
M10, M11, M12,
M13
vdds_mlbp
vdd_dspeve
PWR
U11, U12, V10,
V11, V14, W10,
W11, W13
vdd_gpu
PWR
U18, U19, V18, V19 vdd_iva
vdd_iva
PWR
K17, K18, L15, L16, vdd_mpu
L17, L18, L19, M15,
M16, M17, M18,
N17, N18, P17,
P18, R18
vdd_mpu
PWR
AB15
vdd_rtc
PWR
vdd_gpu
vdd_rtc
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
ADVANCE INFORMATION
BALL NUMBER [1]
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
59
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AG8
AE8
ADVANCE INFORMATION
AD8
AG7
AH6
60
BALL NAME [2]
vin1a_clk0
vin1a_d0
vin1a_d1
vin1a_d2
vin1a_d3
SIGNAL NAME [3]
PN [4]
vin1a_clk0
MUXMODE
[5]
TYPE [6]
0
I
vout3_d16
No
3
O
vout3_fld
No
4
O
gpio2_30
14
IO
Driver off
15
I
vin1a_d0
0
I
vout3_d7
No
3
O
vout3_d23
No
4
O
uart8_rxd
5
I
ehrpwm1A
10
O
gpio3_4
14
IO
Driver off
15
I
vin1a_d1
0
I
vout3_d6
No
3
O
vout3_d22
No
4
O
uart8_txd
5
O
ehrpwm1B
10
O
gpio3_5
14
IO
Driver off
15
I
vin1a_d2
0
I
vout3_d5
No
3
O
vout3_d21
No
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
1
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
4
O
uart8_ctsn
5
I
1
ehrpwm1_tripzone_input
10
IO
0
gpio3_6
14
IO
Driver off
15
I
vin1a_d3
0
I
vout3_d4
No
3
O
vout3_d20
No
4
O
uart8_rtsn
5
O
eCAP1_in_PWM1_out
10
IO
pr1_pru0_gpi0
12
I
pr1_pru0_gpo0
13
O
gpio3_7
14
IO
Driver off
15
I
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AH3
AH5
AG6
AH4
BALL NAME [2]
vin1a_d4
vin1a_d5
vin1a_d6
vin1a_d7
SIGNAL NAME [3]
PN [4]
vin1a_d4
MUXMODE
[5]
TYPE [6]
0
I
vout3_d3
No
3
O
vout3_d19
No
4
O
ehrpwm1_synci
10
I
pr1_pru0_gpi1
12
I
pr1_pru0_gpo1
13
O
gpio3_8
14
IO
Driver off
15
I
vin1a_d5
0
I
vout3_d2
No
3
O
vout3_d18
No
4
O
ehrpwm1_synco
10
O
pr1_pru0_gpi2
12
I
pr1_pru0_gpo2
13
O
gpio3_9
14
IO
Driver off
15
I
vin1a_d6
0
I
vout3_d1
No
3
O
vout3_d17
No
4
O
eQEP2A_in
10
I
pr1_pru0_gpi3
12
I
pr1_pru0_gpo3
13
O
gpio3_10
14
IO
Driver off
15
I
vin1a_d7
0
I
vout3_d0
No
3
O
vout3_d16
No
4
O
eQEP2B_in
10
I
pr1_pru0_gpi4
12
I
pr1_pru0_gpo4
13
O
gpio3_11
14
IO
Driver off
15
I
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv6
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
ADVANCE INFORMATION
BALL NUMBER [1]
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
61
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AG4
BALL NAME [2]
vin1a_d8
SIGNAL NAME [3]
ADVANCE INFORMATION
vin1a_d9
vin1a_d10
vin1a_d11
9
I
0
eQEP2_index
10
IO
0
pr1_pru0_gpi5
12
I
pr1_pru0_gpo5
13
O
gpio3_12
14
IO
Driver off
15
I
vin1a_d9
0
I
vin1b_d6
1
I
4
O
kbd_row3
9
I
0
eQEP2_strobe
10
IO
0
pr1_pru0_gpi6
12
I
pr1_pru0_gpo6
13
O
gpio3_13
14
IO
Driver off
15
I
vin1a_d10
0
I
vin1b_d5
1
I
4
O
kbd_row4
9
I
0
pr1_edc_latch0_in
10
I
0
pr1_pru0_gpi7
12
I
pr1_pru0_gpo7
13
O
gpio3_14
14
IO
Driver off
15
I
vin1a_d11
0
I
vin1b_d4
1
I
4
O
gpmc_a23
5
O
kbd_row5
9
I
0
pr1_edc_latch1_in
10
I
0
pr1_pru0_gpi8
12
I
pr1_pru0_gpo8
13
O
gpio3_15
14
IO
Driver off
15
I
No
No
No
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
vddshv6
vddshv6
vddshv6
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
kbd_row2
1.8/3.3
vddshv6
PULL
UP/DOWN
TYPE [14]
O
15
1.8/3.3
BUFFER
TYPE [13]
4
PD
15
HYS [12]
I
PD
PD
POWER
[11]
I
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
1
vout3_d12
62
BALL
RESET
STATE [7]
0
vout3_d13
AG5
TYPE [6]
vin1b_d7
vout3_d14
AG3
MUXMODE
[5]
vin1a_d8
vout3_d15
AG2
PN [4]
0
0
PU/PD
0
0
PU/PD
0
0
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AF2
BALL NAME [2]
vin1a_d12
SIGNAL NAME [3]
vin1a_d13
vin1a_d14
TYPE [6]
BALL
RESET
STATE [7]
vddshv6
Yes
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
I
4
O
gpmc_a24
5
O
kbd_row6
9
I
pr1_edc_sync0_out
10
O
pr1_pru0_gpi9
12
I
pr1_pru0_gpo9
13
O
gpio3_16
14
IO
Driver off
15
I
vin1a_d13
0
I
vin1b_d2
1
I
4
O
gpmc_a25
5
O
kbd_row7
9
I
pr1_edc_sync1_out
10
O
pr1_pru0_gpi10
12
I
pr1_pru0_gpo10
13
O
gpio3_17
14
IO
Driver off
15
I
vin1a_d14
0
I
vin1b_d1
1
I
4
O
gpmc_a26
5
O
kbd_row8
9
I
0
pr1_edio_latch_in
10
I
0
pr1_pru0_gpi11
12
I
pr1_pru0_gpo11
13
O
gpio3_18
14
IO
Driver off
15
I
No
1.8/3.3
BUFFER
TYPE [13]
I
vout3_d9
15
HYS [12]
1
No
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
vin1b_d3
vout3_d10
AF3
MUXMODE
[5]
vin1a_d12
vout3_d11
AF6
PN [4]
0
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
63
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AF4
BALL NAME [2]
vin1a_d15
SIGNAL NAME [3]
ADVANCE INFORMATION
vin1a_d16
vin1a_d17
0
I
1
I
4
O
gpmc_a27
5
O
kbd_col0
9
O
pr1_edio_sof
10
O
pr1_pru0_gpi12
12
I
pr1_pru0_gpo12
13
O
gpio3_19
14
IO
Driver off
15
I
vin1a_d16
0
I
vin1b_d7
1
I
4
O
vin3a_d0
6
I
kbd_col1
9
O
pr1_edio_data_in0
10
I
pr1_edio_data_out0
11
O
pr1_pru0_gpi13
12
I
pr1_pru0_gpo13
13
O
gpio3_20
14
IO
Driver off
15
I
vin1a_d17
0
I
vin1b_d6
1
I
4
O
vin3a_d1
6
I
kbd_col2
9
O
pr1_edio_data_in1
10
I
pr1_edio_data_out1
11
O
pr1_pru0_gpi14
12
I
pr1_pru0_gpo14
13
O
gpio3_21
14
IO
Driver off
15
I
vout3_d6
64
TYPE [6]
vin1b_d0
vout3_d7
AE3
MUXMODE
[5]
vin1a_d15
vout3_d8
AF1
PN [4]
No
No
No
BALL
RESET
STATE [7]
PD
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
PD
15
15
1.8/3.3
1.8/3.3
POWER
[11]
vddshv6
vddshv6
HYS [12]
Yes
Yes
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
0
0
0
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AE5
BALL NAME [2]
vin1a_d18
SIGNAL NAME [3]
vin1a_d19
vin1a_d20
TYPE [6]
0
I
vin1b_d5
1
I
4
O
vin3a_d2
6
I
kbd_col3
9
O
pr1_edio_data_in2
10
I
pr1_edio_data_out2
11
O
pr1_pru0_gpi15
12
I
pr1_pru0_gpo15
13
O
gpio3_22
14
IO
Driver off
15
I
vin1a_d19
0
I
vin1b_d4
1
I
4
O
vin3a_d3
6
I
kbd_col4
9
O
pr1_edio_data_in3
10
I
pr1_edio_data_out3
11
O
pr1_pru0_gpi16
12
I
pr1_pru0_gpo16
13
O
gpio3_23
14
IO
Driver off
15
I
vin1a_d20
0
I
vin1b_d3
1
I
4
O
vin3a_d4
6
I
kbd_col5
9
O
pr1_edio_data_in4
10
I
pr1_edio_data_out4
11
O
pr1_pru0_gpi17
12
I
pr1_pru0_gpo17
13
O
gpio3_24
14
IO
Driver off
15
I
vout3_d4
AE2
MUXMODE
[5]
vin1a_d18
vout3_d5
AE1
PN [4]
vout3_d3
No
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv6
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
65
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AE6
BALL NAME [2]
vin1a_d21
SIGNAL NAME [3]
ADVANCE INFORMATION
vin1a_d22
vin1a_d23
0
I
1
I
4
O
vin3a_d5
6
I
kbd_col6
9
O
pr1_edio_data_in5
10
I
pr1_edio_data_out5
11
O
pr1_pru0_gpi18
12
I
pr1_pru0_gpo18
13
O
gpio3_25
14
IO
Driver off
15
I
vin1a_d22
0
I
vin1b_d1
1
I
4
O
vin3a_d6
6
I
kbd_col7
9
O
pr1_edio_data_in6
10
I
pr1_edio_data_out6
11
O
pr1_pru0_gpi19
12
I
pr1_pru0_gpo19
13
O
gpio3_26
14
IO
Driver off
15
I
vin1a_d23
0
I
vin1b_d0
1
I
4
O
vin3a_d7
6
I
kbd_col8
9
O
pr1_edio_data_in7
10
I
pr1_edio_data_out7
11
O
pr1_pru0_gpi20
12
I
pr1_pru0_gpo20
13
O
gpio3_27
14
IO
Driver off
15
I
vout3_d0
66
TYPE [6]
vin1b_d2
vout3_d1
AD3
MUXMODE
[5]
vin1a_d21
vout3_d2
AD2
PN [4]
No
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv6
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
0
PD
PD
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv6
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
AD9
AF9
BALL NAME [2]
vin1a_de0
vin1a_fld0
SIGNAL NAME [3]
vin1a_hsync0
MUXMODE
[5]
TYPE [6]
vin1a_de0
0
I
vin1b_hsync1
1
I
vout3_d17
No
3
O
vout3_de
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv6
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
4
O
uart7_rxd
5
I
timer16
7
IO
spi3_sclk
8
IO
0
kbd_row0
9
I
0
eQEP1A_in
10
I
0
gpio3_0
14
IO
Driver off
15
I
vin1a_fld0
0
I
vin1b_vsync1
1
I
4
O
uart7_txd
5
O
timer15
7
IO
spi3_d1
8
IO
0
kbd_row1
9
I
0
eQEP1B_in
10
I
0
gpio3_1
14
IO
Driver off
15
I
vin1a_hsync0
0
I
vin1b_fld1
1
I
4
O
uart7_ctsn
5
I
timer14
7
IO
spi3_d0
8
IO
0
eQEP1_index
10
IO
0
gpio3_2
14
IO
Driver off
15
I
vout3_clk
AE9
PN [4]
vout3_hsync
No
No
1
PD
PD
PD
PD
15
15
1.8/3.3
1.8/3.3
vddshv6
vddshv6
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
0
PU/PD
0
0
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
67
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
AF8
BALL NAME [2]
vin1a_vsync0
SIGNAL NAME [3]
ADVANCE INFORMATION
E1
vin1b_clk1
vin2a_clk0
vin2a_d0
BALL
RESET
STATE [7]
uart7_rtsn
5
O
timer13
7
IO
spi3_cs0
8
IO
1
eQEP1_strobe
10
IO
0
gpio3_3
14
IO
Driver off
15
I
vin1b_clk1
0
I
vin3a_clk0
6
I
gpio2_31
14
IO
Driver off
15
I
vin2a_clk0
0
I
4
O
emu5
5
O
kbd_row0
9
I
0
eQEP1A_in
10
I
0
pr1_edio_data_in0
12
I
0
pr1_edio_data_out0
13
O
gpio3_28
gpmc_a27
gpmc_a17
14
IO
Driver off
15
I
vin2a_d0
0
I
4
O
emu10
5
O
uart9_ctsn
7
I
1
spi4_d0
8
IO
0
kbd_row4
9
I
0
ehrpwm1B
10
O
pr1_uart0_rxd
11
I
1
pr1_edio_data_in5
12
I
0
pr1_edio_data_out5
13
O
gpio4_1
14
IO
Driver off
15
I
No
No
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
vddshv6
vddshv1
vddshv1
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
O
1.8/3.3
vddshv6
PULL
UP/DOWN
TYPE [14]
4
15
1.8/3.3
BUFFER
TYPE [13]
I
PD
15
HYS [12]
I
PD
PD
POWER
[11]
1
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout2_d23
68
TYPE [6]
vin1b_de1
vout2_fld
F2
MUXMODE
[5]
vin1a_vsync0
vout3_vsync
AH7
PN [4]
0
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
0
0
0
PU/PD
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
F3
BALL NAME [2]
vin2a_d1
SIGNAL NAME [3]
vin2a_d1
vin2a_d2
vin2a_d3
TYPE [6]
BALL
RESET
STATE [7]
vddshv1
Yes
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
5
O
uart9_rtsn
7
O
spi4_cs0
8
IO
1
kbd_row5
9
I
0
ehrpwm1_tripzone_input
10
IO
0
pr1_uart0_txd
11
O
pr1_edio_data_in6
12
I
pr1_edio_data_out6
13
O
gpio4_2
14
IO
Driver off
15
I
vin2a_d2
0
I
4
O
emu12
5
O
uart10_rxd
8
I
1
kbd_row6
9
I
0
eCAP1_in_PWM1_out
10
IO
0
pr1_ecap0_ecap_capin_apwm_o
11
IO
0
pr1_edio_data_in7
12
I
0
pr1_edio_data_out7
13
O
gpio4_3
14
IO
Driver off
15
I
vin2a_d3
0
I
4
O
emu13
5
O
uart10_txd
8
O
kbd_col0
9
O
ehrpwm1_synci
10
I
0
pr1_edc_latch0_in
11
I
0
pr1_pru1_gpi0
12
I
pr1_pru1_gpo0
13
O
gpio4_4
14
IO
Driver off
15
I
No
1.8/3.3
BUFFER
TYPE [13]
emu11
vout2_d20
15
HYS [12]
O
No
PD
POWER
[11]
I
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
4
vout2_d21
E2
MUXMODE
[5]
0
vout2_d22
D1
PN [4]
0
ADVANCE INFORMATION
BALL NUMBER [1]
0
PD
PD
PD
PD
15
15
1.8/3.3
1.8/3.3
vddshv1
vddshv1
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
PU/PD
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
69
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
D2
BALL NAME [2]
vin2a_d4
SIGNAL NAME [3]
vin2a_d4
ADVANCE INFORMATION
vin2a_d5
vin2a_d6
BALL
RESET
STATE [7]
1.8/3.3
vddshv1
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
5
O
uart10_ctsn
8
I
kbd_col1
9
O
ehrpwm1_synco
10
O
pr1_edc_sync0_out
11
O
pr1_pru1_gpi1
12
I
pr1_pru1_gpo1
13
O
gpio4_5
14
IO
Driver off
15
I
vin2a_d5
0
I
4
O
emu15
5
O
uart10_rtsn
8
O
kbd_col2
9
O
eQEP2A_in
10
I
pr1_edio_sof
11
O
pr1_pru1_gpi2
12
I
pr1_pru1_gpo2
13
O
gpio4_6
14
IO
Driver off
15
I
vin2a_d6
0
I
4
O
emu16
5
O
mii1_rxd1
8
I
kbd_col3
9
O
eQEP2B_in
10
I
0
pr1_mii_mt1_clk
11
I
0
pr1_pru1_gpi3
12
I
pr1_pru1_gpo3
13
O
gpio4_7
14
IO
Driver off
15
I
No
15
HYS [12]
emu14
No
PD
POWER
[11]
O
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
I
vout2_d17
70
TYPE [6]
4
vout2_d18
C1
MUXMODE
[5]
0
vout2_d19
F4
PN [4]
0
1
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
E4
BALL NAME [2]
vin2a_d7
SIGNAL NAME [3]
vin2a_d7
vin2a_d8
vin2a_d9
TYPE [6]
I
4
O
emu17
5
O
mii1_rxd2
8
I
kbd_col4
9
O
eQEP2_index
10
IO
pr1_mii1_txen
11
O
pr1_pru1_gpi4
12
I
pr1_pru1_gpo4
13
O
gpio4_8
14
IO
Driver off
15
I
vin2a_d8
0
I
4
O
emu18
5
O
mii1_rxd3
8
I
kbd_col5
9
O
eQEP2_strobe
10
IO
pr1_mii1_txd3
11
O
pr1_pru1_gpi5
12
I
pr1_pru1_gpo5
13
O
gpio4_9
gpmc_a26
14
IO
Driver off
15
I
vin2a_d9
0
I
4
O
emu19
5
O
mii1_rxd0
8
I
kbd_col6
9
O
ehrpwm2A
10
O
pr1_mii1_txd2
11
O
pr1_pru1_gpi6
12
I
pr1_pru1_gpo6
13
O
gpio4_10
gpmc_a25
14
IO
Driver off
15
I
vout2_d15
E6
MUXMODE
[5]
0
vout2_d16
F5
PN [4]
vout2_d14
No
No
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv1
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
71
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
D3
BALL NAME [2]
vin2a_d10
SIGNAL NAME [3]
ADVANCE INFORMATION
vin2a_d11
vin2a_d12
BALL
RESET
STATE [7]
kbd_col7
9
O
ehrpwm2B
10
O
pr1_mdio_mdclk
11
O
pr1_pru1_gpi7
12
I
pr1_pru1_gpo7
13
O
gpio4_11
gpmc_a24
14
IO
Driver off
15
I
vin2a_d11
0
I
mdio_d
3
IO
4
O
kbd_row7
9
I
0
ehrpwm2_tripzone_input
10
IO
0
pr1_mdio_data
11
IO
1
pr1_pru1_gpi8
12
I
pr1_pru1_gpo8
13
O
gpio4_12
gpmc_a23
14
IO
Driver off
15
I
vin2a_d12
0
I
rgmii1_txc
3
O
No
4
O
mii1_rxclk
No
8
I
kbd_col8
9
O
eCAP2_in_PWM2_out
10
IO
pr1_mii1_txd1
11
O
pr1_pru1_gpi9
12
I
pr1_pru1_gpo9
13
O
gpio4_13
14
IO
Driver off
15
I
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv1
vddshv1
Yes
Yes
Yes
Dual
Voltage
LVCMOS
PU/PD
Dual
Voltage
LVCMOS
PU/PD
DSIS [15]
O
1.8/3.3
vddshv1
PULL
UP/DOWN
TYPE [14]
4
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
I
PD
PD
POWER
[11]
3
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout2_d11
72
TYPE [6]
mdio_mclk
vout2_d12
D5
MUXMODE
[5]
vin2a_d10
vout2_d13
F6
PN [4]
Dual
Voltage
LVCMOS
0
1
0
1
PU/PD
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
C2
BALL NAME [2]
vin2a_d13
SIGNAL NAME [3]
vin2a_d14
vin2a_d15
TYPE [6]
0
I
rgmii1_txctl
3
O
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv1
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
4
O
mii1_rxdv
8
I
0
kbd_row8
9
I
0
eQEP3A_in
10
I
0
pr1_mii1_txd0
11
O
pr1_pru1_gpi10
12
I
pr1_pru1_gpo10
13
O
gpio4_14
14
IO
Driver off
15
I
vin2a_d14
0
I
rgmii1_txd3
3
O
vout2_d9
C4
MUXMODE
[5]
vin2a_d13
vout2_d10
C3
PN [4]
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
4
O
mii1_txclk
8
I
0
eQEP3B_in
10
I
0
pr1_mii_mr1_clk
11
I
0
pr1_pru1_gpi11
12
I
pr1_pru1_gpo11
13
O
gpio4_15
14
IO
Driver off
15
I
vin2a_d15
0
I
rgmii1_txd2
3
O
vout2_d8
No
PD
No
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
4
O
mii1_txd0
8
O
eQEP3_index
10
IO
0
pr1_mii1_rxdv
11
I
0
pr1_pru1_gpi12
12
I
pr1_pru1_gpo12
13
O
gpio4_16
14
IO
Driver off
15
I
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
73
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
B2
BALL NAME [2]
vin2a_d16
SIGNAL NAME [3]
ADVANCE INFORMATION
vin2a_d17
vin2a_d18
0
I
2
I
rgmii1_txd1
3
O
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv1
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
0
0
4
O
vin3a_d8
6
I
mii1_txd1
8
O
eQEP3_strobe
10
IO
0
pr1_mii1_rxd3
11
I
0
pr1_pru1_gpi13
12
I
pr1_pru1_gpo13
13
O
gpio4_24
14
IO
Driver off
15
I
vin2a_d17
0
I
vin2b_d6
2
I
rgmii1_txd0
3
O
4
O
vin3a_d9
6
I
mii1_txd2
8
O
ehrpwm3A
10
O
pr1_mii1_rxd2
11
I
pr1_pru1_gpi14
12
I
pr1_pru1_gpo14
13
O
gpio4_25
14
IO
Driver off
15
I
vin2a_d18
0
I
vin2b_d5
2
I
rgmii1_rxc
3
I
4
O
vin3a_d10
6
I
mii1_txd3
8
O
ehrpwm3B
10
O
pr1_mii1_rxd1
11
I
pr1_pru1_gpi15
12
I
pr1_pru1_gpo15
13
O
gpio4_26
14
IO
Driver off
15
I
vout2_d5
74
TYPE [6]
vin2b_d7
vout2_d6
C5
MUXMODE
[5]
vin2a_d16
vout2_d7
D6
PN [4]
No
No
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
A3
BALL NAME [2]
vin2a_d19
SIGNAL NAME [3]
vin2a_d20
vin2a_d21
TYPE [6]
BALL
RESET
STATE [7]
vddshv1
Yes
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
I
rgmii1_rxctl
3
I
4
O
vin3a_d11
6
I
0
mii1_txer
8
O
0
ehrpwm3_tripzone_input
10
IO
0
pr1_mii1_rxd0
11
I
0
pr1_pru1_gpi16
12
I
pr1_pru1_gpo16
13
O
gpio4_27
14
IO
Driver off
15
I
vin2a_d20
0
I
vin2b_d3
2
I
rgmii1_rxd3
3
I
4
O
vin3a_de0
5
I
0
vin3a_d12
6
I
0
mii1_rxer
8
I
0
eCAP3_in_PWM3_out
10
IO
0
pr1_mii1_rxer
11
I
0
pr1_pru1_gpi17
12
I
pr1_pru1_gpo17
13
O
gpio4_28
14
IO
Driver off
15
I
vin2a_d21
0
I
vin2b_d2
2
I
rgmii1_rxd2
3
I
4
O
vin3a_fld0
5
I
0
vin3a_d13
6
I
0
mii1_col
8
I
0
pr1_mii1_rxlink
11
I
0
pr1_pru1_gpi18
12
I
pr1_pru1_gpo18
13
O
gpio4_29
14
IO
Driver off
15
I
No
1.8/3.3
BUFFER
TYPE [13]
I
vout2_d2
15
HYS [12]
2
No
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
vin2b_d4
vout2_d3
B4
MUXMODE
[5]
vin2a_d19
vout2_d4
B3
PN [4]
0
0
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
0
0
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
75
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
B5
BALL NAME [2]
vin2a_d22
SIGNAL NAME [3]
ADVANCE INFORMATION
vin2a_d23
vin2a_de0
BALL
RESET
STATE [7]
1.8/3.3
vddshv1
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
PU/PD
DSIS [15]
I
rgmii1_rxd1
3
I
4
O
vin3a_hsync0
5
I
0
vin3a_d14
6
I
0
mii1_crs
8
I
0
pr1_mii1_col
11
I
0
pr1_pru1_gpi19
12
I
pr1_pru1_gpo19
13
O
gpio4_30
14
IO
Driver off
15
I
vin2a_d23
0
I
vin2b_d0
2
I
rgmii1_rxd0
3
I
4
O
vin3a_vsync0
5
I
0
vin3a_d15
6
I
0
mii1_txen
8
O
pr1_mii1_crs
11
I
pr1_pru1_gpi20
12
I
pr1_pru1_gpo20
13
O
gpio4_31
14
IO
Driver off
15
I
vin2a_de0
0
I
vin2a_fld0
1
I
vin2b_fld1
2
I
vin2b_de1
3
I
4
O
emu6
5
O
kbd_row1
9
I
0
eQEP1B_in
10
I
0
pr1_edio_data_in1
12
I
0
pr1_edio_data_out1
13
O
gpio3_29
14
IO
Driver off
15
I
No
15
HYS [12]
I
No
PD
POWER
[11]
2
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
0
vout2_de
76
TYPE [6]
vin2b_d1
vout2_d0
G2
MUXMODE
[5]
vin2a_d22
vout2_d1
A4
PN [4]
0
0
0
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
H7
BALL NAME [2]
vin2a_fld0
SIGNAL NAME [3]
vin2a_hsync0
vin2a_vsync0
TYPE [6]
0
I
vin2b_clk1
2
I
No
BALL
RESET
STATE [7]
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
PD
15
1.8/3.3
POWER
[11]
vddshv1
HYS [12]
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
PU/PD
4
O
emu7
5
O
eQEP1_index
10
IO
0
pr1_edio_data_in2
12
I
0
pr1_edio_data_out2
13
O
gpio3_30
gpmc_a27
gpmc_a18
14
IO
Driver off
15
I
vin2a_hsync0
0
I
vin2b_hsync1
3
I
vout2_hsync
G6
MUXMODE
[5]
vin2a_fld0
vout2_clk
G1
PN [4]
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
4
O
emu8
5
O
uart9_rxd
7
I
1
spi4_sclk
8
IO
0
kbd_row2
9
I
0
eQEP1_strobe
10
IO
0
pr1_uart0_cts_n
11
I
1
pr1_edio_data_in3
12
I
0
pr1_edio_data_out3
13
O
gpio3_31
gpmc_a27
14
IO
Driver off
15
I
vin2a_vsync0
0
I
vin2b_vsync1
3
I
vout2_vsync
No
PD
No
PD
PD
15
1.8/3.3
vddshv1
Yes
Dual
Voltage
LVCMOS
PU/PD
4
O
emu9
5
O
uart9_txd
7
O
spi4_d1
8
IO
0
kbd_row3
9
I
0
ehrpwm1A
10
O
pr1_uart0_rts_n
11
O
pr1_edio_data_in4
12
I
pr1_edio_data_out4
13
O
gpio4_0
14
IO
Driver off
15
I
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
77
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
D11
BALL NAME [2]
vout1_clk
SIGNAL NAME [3]
vout1_clk
PN [4]
No
ADVANCE INFORMATION
G10
F10
78
vout1_d0
vout1_d1
vout1_d2
TYPE [6]
BALL
RESET
STATE [7]
4
I
0
spi3_cs0
8
IO
1
gpio4_19
14
IO
15
I
0
O
uart5_rxd
2
I
vin4a_d16
3
I
0
vin3a_d16
4
I
0
spi3_cs2
8
IO
1
pr1_uart0_cts_n
10
I
1
pr2_pru1_gpi18
12
I
pr2_pru1_gpo18
13
O
gpio8_0
14
IO
Driver off
15
I
0
O
uart5_txd
2
O
vin4a_d17
3
I
0
vin3a_d17
4
I
0
pr1_uart0_rts_n
10
O
pr2_pru1_gpi19
12
I
pr2_pru1_gpo19
13
O
gpio8_1
14
IO
Driver off
15
I
0
O
emu2
2
O
vin4a_d18
3
I
0
vin3a_d18
4
I
0
obs0
5
O
obs16
6
O
obs_irq1
7
O
pr1_uart0_rxd
10
I
pr2_pru1_gpi20
12
I
pr2_pru1_gpo20
13
O
gpio8_2
14
IO
Driver off
15
I
vout1_d1
vout1_d2
No
No
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
1.8/3.3
vddshv2
vddshv2
vddshv2
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
vin3a_fld0
15
vddshv2
PULL
UP/DOWN
TYPE [14]
I
PD
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
3
No
PD
POWER
[11]
0
vout1_d0
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
vin4a_fld0
Driver off
F11
MUXMODE
[5]
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
PU/PD
1
PU/PD
PU/PD
1
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
G11
E9
F9
BALL NAME [2]
vout1_d3
vout1_d4
vout1_d5
SIGNAL NAME [3]
vout1_d3
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
3
I
0
vin3a_d19
4
I
0
obs1
5
O
obs17
6
O
obs_dmarq1
7
O
pr1_uart0_txd
10
O
pr2_pru0_gpi0
12
I
pr2_pru0_gpo0
13
O
gpio8_3
14
IO
Driver off
15
I
0
O
emu6
2
O
vin4a_d20
3
I
0
vin3a_d20
4
I
0
obs2
5
O
obs18
6
O
pr1_ecap0_ecap_capin_apwm_o
10
IO
pr2_pru0_gpi1
12
I
pr2_pru0_gpo1
13
O
gpio8_4
14
IO
Driver off
15
I
0
O
emu7
2
O
vin4a_d21
3
I
0
vin3a_d21
4
I
0
obs3
5
O
obs19
6
O
pr2_edc_latch0_in
10
I
pr2_pru0_gpi2
12
I
pr2_pru0_gpo2
13
O
gpio8_5
14
IO
Driver off
15
I
vout1_d5
No
vddshv2
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
vin4a_d19
1.8/3.3
vddshv2
PULL
UP/DOWN
TYPE [14]
O
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
2
PD
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu5
vout1_d4
No
MUXMODE
[5]
Dual
Voltage
LVCMOS
PU/PD
ADVANCE INFORMATION
BALL NUMBER [1]
PU/PD
0
PD
PD
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
PU/PD
0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
79
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
F8
ADVANCE INFORMATION
E7
E8
80
BALL NAME [2]
vout1_d6
vout1_d7
vout1_d8
SIGNAL NAME [3]
vout1_d6
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
1.8/3.3
vddshv2
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
O
O
vin4a_d22
3
I
0
vin3a_d22
4
I
0
obs4
5
O
obs20
6
O
pr2_edc_latch1_in
10
I
pr2_pru0_gpi3
12
I
pr2_pru0_gpo3
13
O
gpio8_6
14
IO
Driver off
15
I
0
O
emu9
2
O
vin4a_d23
3
I
0
vin3a_d23
4
I
0
pr2_edc_sync0_out
10
O
pr2_pru0_gpi4
12
I
pr2_pru0_gpo4
13
O
gpio8_7
14
IO
Driver off
15
I
0
O
uart6_rxd
2
I
vin4a_d8
3
I
0
vin3a_d8
4
I
0
pr2_edc_sync1_out
10
O
pr2_pru0_gpi5
12
I
pr2_pru0_gpo5
13
O
gpio8_8
14
IO
Driver off
15
I
No
15
HYS [12]
2
vout1_d8
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu8
vout1_d7
No
MUXMODE
[5]
PU/PD
0
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
vddshv2
vddshv2
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
PU/PD
1
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
D9
D7
D8
BALL NAME [2]
vout1_d9
vout1_d10
vout1_d11
SIGNAL NAME [3]
vout1_d9
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
3
I
0
vin3a_d9
4
I
0
pr2_edio_latch_in
10
I
0
pr2_pru0_gpi6
12
I
pr2_pru0_gpo6
13
O
gpio8_9
14
IO
Driver off
15
I
0
O
emu3
2
O
vin4a_d10
3
I
0
vin3a_d10
4
I
0
obs5
5
O
obs21
6
O
obs_irq2
7
O
pr2_edio_sof
10
O
pr2_pru0_gpi7
12
I
pr2_pru0_gpo7
13
O
gpio8_10
14
IO
Driver off
15
I
0
O
emu10
2
O
vin4a_d11
3
I
0
vin3a_d11
4
I
0
obs6
5
O
obs22
6
O
obs_dmarq2
7
O
pr2_uart0_cts_n
10
I
pr2_pru0_gpi8
12
I
pr2_pru0_gpo8
13
O
gpio8_11
14
IO
Driver off
15
I
vout1_d11
No
PD
PD
15
1.8/3.3
vddshv2
vddshv2
Yes
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
vin4a_d9
1.8/3.3
vddshv2
PULL
UP/DOWN
TYPE [14]
O
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
2
PD
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
uart6_txd
vout1_d10
No
MUXMODE
[5]
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
PU/PD
PU/PD
1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
81
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
A5
ADVANCE INFORMATION
C6
C8
82
BALL NAME [2]
vout1_d12
vout1_d13
vout1_d14
SIGNAL NAME [3]
vout1_d12
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
3
I
0
vin3a_d12
4
I
0
obs7
5
O
obs23
6
O
pr2_uart0_rts_n
10
O
pr2_pru0_gpi9
12
I
pr2_pru0_gpo9
13
O
gpio8_12
14
IO
Driver off
15
I
0
O
emu12
2
O
vin4a_d13
3
I
0
vin3a_d13
4
I
0
obs8
5
O
obs24
6
O
pr2_uart0_rxd
10
I
pr2_pru0_gpi10
12
I
pr2_pru0_gpo10
13
O
gpio8_13
14
IO
Driver off
15
I
0
O
emu13
2
O
vin4a_d14
3
I
0
vin3a_d14
4
I
0
obs9
5
O
obs25
6
O
pr2_uart0_txd
10
O
pr2_pru0_gpi11
12
I
pr2_pru0_gpo11
13
O
gpio8_14
14
IO
Driver off
15
I
vout1_d14
No
vddshv2
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
vin4a_d12
1.8/3.3
vddshv2
PULL
UP/DOWN
TYPE [14]
O
15
1.8/3.3
BUFFER
TYPE [13]
O
PD
15
HYS [12]
2
PD
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu11
vout1_d13
No
MUXMODE
[5]
Dual
Voltage
LVCMOS
PU/PD
PU/PD
1
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
PU/PD
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
C7
B7
B8
BALL NAME [2]
vout1_d15
vout1_d16
vout1_d17
SIGNAL NAME [3]
vout1_d15
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
1.8/3.3
vddshv2
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
O
O
vin4a_d15
3
I
0
vin3a_d15
4
I
0
obs10
5
O
obs26
6
O
pr2_ecap0_ecap_capin_apwm_o
10
IO
pr2_pru0_gpi12
12
I
pr2_pru0_gpo12
13
O
gpio8_15
14
IO
Driver off
15
I
0
O
uart7_rxd
2
I
vin4a_d0
3
I
0
vin3a_d0
4
I
0
pr2_edio_data_in0
10
I
0
pr2_edio_data_out0
11
O
pr2_pru0_gpi13
12
I
pr2_pru0_gpo13
13
O
gpio8_16
14
IO
Driver off
15
I
0
O
uart7_txd
2
O
vin4a_d1
3
I
0
vin3a_d1
4
I
0
pr2_edio_data_in1
10
I
0
pr2_edio_data_out1
11
O
pr2_pru0_gpi14
12
I
pr2_pru0_gpo14
13
O
gpio8_17
14
IO
Driver off
15
I
No
15
HYS [12]
2
vout1_d17
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu14
vout1_d16
No
MUXMODE
[5]
PU/PD
0
PD
PD
PD
PD
15
15
1.8/3.3
1.8/3.3
vddshv2
vddshv2
Yes
Yes
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
1
PU/PD
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL NUMBER [1]
83
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
A7
ADVANCE INFORMATION
A8
C9
84
BALL NAME [2]
vout1_d18
vout1_d19
vout1_d20
SIGNAL NAME [3]
vout1_d18
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
1.8/3.3
vddshv2
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
O
O
vin4a_d2
3
I
0
vin3a_d2
4
I
0
obs11
5
O
obs27
6
O
pr2_edio_data_in2
10
I
pr2_edio_data_out2
11
O
pr2_pru0_gpi15
12
I
pr2_pru0_gpo15
13
O
gpio8_18
14
IO
Driver off
15
I
0
O
emu15
2
O
vin4a_d3
3
I
0
vin3a_d3
4
I
0
obs12
5
O
obs28
6
O
pr2_edio_data_in3
10
I
pr2_edio_data_out3
11
O
pr2_pru0_gpi16
12
I
pr2_pru0_gpo16
13
O
gpio8_19
14
IO
Driver off
15
I
0
O
emu16
2
O
vin4a_d4
3
I
0
vin3a_d4
4
I
0
obs13
5
O
obs29
6
O
pr2_edio_data_in4
10
I
pr2_edio_data_out4
11
O
pr2_pru0_gpi17
12
I
pr2_pru0_gpo17
13
O
gpio8_20
14
IO
Driver off
15
I
No
15
HYS [12]
2
vout1_d20
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu4
vout1_d19
No
MUXMODE
[5]
PU/PD
0
PD
PD
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
PU/PD
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
PU/PD
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
A9
B9
A10
BALL NAME [2]
vout1_d21
vout1_d22
vout1_d23
SIGNAL NAME [3]
vout1_d21
PN [4]
TYPE [6]
BALL
RESET
STATE [7]
1.8/3.3
vddshv2
Yes
BUFFER
TYPE [13]
Dual
Voltage
LVCMOS
PULL
UP/DOWN
TYPE [14]
DSIS [15]
O
O
vin4a_d5
3
I
0
vin3a_d5
4
I
0
obs14
5
O
obs30
6
O
pr2_edio_data_in5
10
I
pr2_edio_data_out5
11
O
pr2_pru0_gpi18
12
I
pr2_pru0_gpo18
13
O
gpio8_21
14
IO
Driver off
15
I
0
O
emu18
2
O
vin4a_d6
3
I
0
vin3a_d6
4
I
0
obs15
5
O
obs31
6
O
pr2_edio_data_in6
10
I
pr2_edio_data_out6
11
O
pr2_pru0_gpi19
12
I
pr2_pru0_gpo19
13
O
gpio8_22
14
IO
Driver off
15
I
0
O
emu19
2
O
vin4a_d7
3
I
0
vin3a_d7
4
I
0
spi3_cs3
8
IO
1
pr2_edio_data_in7
10
I
0
pr2_edio_data_out7
11
O
pr2_pru0_gpi20
12
I
pr2_pru0_gpo20
13
O
gpio8_23
14
IO
Driver off
15
I
No
15
HYS [12]
2
vout1_d23
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
emu17
vout1_d22
No
MUXMODE
[5]
PU/PD
0
PD
PD
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
ADVANCE INFORMATION
BALL NUMBER [1]
PU/PD
0
PD
PD
15
1.8/3.3
vddshv2
Yes
Dual
Voltage
LVCMOS
PU/PD
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
85
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
B10
BALL NAME [2]
vout1_de
SIGNAL NAME [3]
vout1_de
PN [4]
No
vout1_fld
ADVANCE INFORMATION
vout1_hsync
0
spi3_d1
8
IO
0
gpio4_20
14
IO
15
I
0
O
vin4a_clk0
3
I
vin3a_clk0
4
I
0
spi3_cs1
8
IO
1
gpio4_21
14
IO
15
I
0
O
vin4a_hsync0
3
I
vin3a_hsync0
4
I
0
spi3_d0
8
IO
0
gpio4_22
14
IO
15
I
0
O
vin4a_vsync0
3
I
vin3a_vsync0
4
I
0
spi3_sclk
8
IO
0
pr2_pru1_gpi17
12
I
pr2_pru1_gpo17
13
O
gpio4_23
14
IO
Driver off
15
I
vout1_hsync
No
86
vout1_vsync
vout1_vsync
No
PD
PD
PD
PD
Terminal Configuration and Functions
15
15
1.8/3.3
1.8/3.3
1.8/3.3
vddshv2
vddshv2
vddshv2
Yes
Yes
Yes
Yes
Dual
Voltage
LVCMOS
DSIS [15]
I
15
vddshv2
PULL
UP/DOWN
TYPE [14]
4
PD
1.8/3.3
BUFFER
TYPE [13]
vin3a_de0
PD
15
HYS [12]
I
No
PD
POWER
[11]
O
vout1_fld
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
3
Driver off
E11
BALL
RESET
STATE [7]
0
Driver off
C11
TYPE [6]
vin4a_de0
Driver off
B11
MUXMODE
[5]
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
Dual
Voltage
LVCMOS
PU/PD
0
PU/PD
0
PU/PD
0
PU/PD
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
A1, A14, A2, A23, vss
A28, A6, AA10,
AA14, AA15, AA20,
AA8, AA9, AB14,
AB20, AD1, AD24,
AG1, AH1, AH2,
AH20, AH28, AH8,
B1, D13, D19, E13,
E19, F1, F7, G7,
G8, G9, H12, J12,
J15, J28, K1, K15,
K24, K25, K4, K5,
L13, L14, M19,
N14, N15, N19,
N24, N25, P28, R1,
R12, R13, R15,
R21, T10, T11,
T12, T14, T15, T17,
T18, T21, U15,
U17, U20, U21,
V15, V17, W1,
W15, W24, W25,
W28, AD19, AE19,
AD13, AE13, AE10,
AA11, AB11, AD10,
U14
vss
GND
AF15
vssa_osc0
vssa_osc0
GND
AC14
vssa_osc1
vssa_osc1
AD17
Wakeup0
Wakeup0
0
I
dcan1_rx
1
I
gpio1_0
14
I
Driver off
15
I
Wakeup1
0
I
dcan2_rx
1
I
gpio1_1
14
I
Driver off
15
I
Wakeup2
0
I
sys_nirq2
1
I
gpio1_2
14
I
Driver off
15
I
Wakeup3
0
I
sys_nirq1
1
I
gpio1_3
14
I
Driver off
15
I
xi_osc0
0
I
AC17
AB16
AC16
AE15
Wakeup1
Wakeup2
Wakeup3
xi_osc0
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
ADVANCE INFORMATION
BALL NUMBER [1]
GND
OFF
OFF
15
1.8/3.3
vddshv5
Yes
IHHV1833
PU/PD
1
OFF
OFF
15
1.8/3.3
vddshv5
Yes
IHHV1833
PU/PD
1
OFF
OFF
15
1.8/3.3
vddshv5
Yes
IHHV1833
PU/PD
OFF
OFF
15
1.8/3.3
vddshv5
Yes
IHHV1833
PU/PD
1.8
vdda_osc
No
LVCMOS
Analog
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
87
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-1. Pin Attributes(1) (continued)
BALL NUMBER [1]
BALL NAME [2]
SIGNAL NAME [3]
PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
ADVANCE INFORMATION
AC15
xi_osc1
xi_osc1
0
I
1.8
vdda_osc
No
LVCMOS
Analog
AD15
xo_osc0
xo_osc0
0
O
1.8
vdda_osc
No
LVCMOS
Analog
AC13
xo_osc1
xo_osc1
0
A
1.8
vdda_osc
No
LVCMOS
Analog
D18
xref_clk0
xref_clk0
0
I
1.8/3.3
vddshv3
Yes
mcasp2_axr8
1
IO
Dual
Voltage
LVCMOS
mcasp1_axr4
2
IO
mcasp1_ahclkx
3
O
mcasp5_ahclkx
4
O
hdq0
8
IO
clkout2
9
O
timer13
10
IO
pr2_mii1_col
11
I
pr2_pru1_gpi5
12
I
pr2_pru1_gpo5
13
O
gpio6_17
14
IO
Driver off
15
I
xref_clk1
0
I
mcasp2_axr9
1
IO
mcasp1_axr5
2
IO
mcasp2_ahclkx
3
O
mcasp6_ahclkx
4
O
timer14
10
IO
pr2_mii1_crs
11
I
pr2_pru1_gpi6
12
I
pr2_pru1_gpo6
13
O
gpio6_18
14
IO
Driver off
15
I
E17
88
xref_clk1
PD
PD
15
PULL
UP/DOWN
TYPE [14]
DSIS [15]
PU/PD
0
0
1
0
PD
PD
Terminal Configuration and Functions
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
PU/PD
0
0
0
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-1. Pin Attributes(1) (continued)
B26
BALL NAME [2]
xref_clk2
SIGNAL NAME [3]
PN [4]
BALL
RESET
STATE [7]
vddshv3
Yes
Dual
Voltage
LVCMOS
DSIS [15]
IO
mcasp1_axr6
2
IO
mcasp3_ahclkx
3
O
4
O
6
O
vin4a_clk0
8
I
timer15
10
IO
gpio6_19
14
IO
Driver off
15
I
xref_clk3
0
I
mcasp2_axr11
1
IO
mcasp1_axr7
2
IO
mcasp4_ahclkx
3
O
4
O
6
O
hdq0
7
IO
1
vin4a_de0
8
I
0
clkout3
9
O
timer16
10
IO
gpio6_20
14
IO
Driver off
15
I
No
1.8/3.3
PULL
UP/DOWN
TYPE [14]
I
vout2_de
15
BUFFER
TYPE [13]
HYS [12]
1
mcasp8_ahclkx
PD
POWER
[11]
0
No
PD
BALL
BALL
RESET
I/O
RESET
REL.
VOLTAGE
REL.
MUXMODE VALUE [10]
STATE [8]
[9]
mcasp2_axr10
vout2_clk
xref_clk3
TYPE [6]
xref_clk2
mcasp7_ahclkx
C23
MUXMODE
[5]
PU/PD
0
0
0
PD
PD
15
1.8/3.3
vddshv3
Yes
Dual
Voltage
LVCMOS
ADVANCE INFORMATION
BALL NUMBER [1]
PU/PD
0
0
(1) NA in this table stands for Not Applicable.
(2) For more information on recommended operating conditions, see Section 5.4, Recommended Operating Conditions.
(3) The pullup or pulldown block strength is equal to: minimum = 50 μA, typical = 100 μA, maximum = 250 μA.
(4) The output impedance settings of this IO cell are programmable; by default, the value is DS[1:0] = 10, this means 40 Ω. For more information on DS[1:0] register configuration, see the
Device TRM.
(5) IO drive strength for usb1_dp, usb1_dm, usb2_dp and usb2_dm: minimum 18.3 mA, maximum 89 mA (for a power supply vdda33v_usb1 and vdda33v_usb2 = 3.46 V).
(6) Minimum PU = 900 Ω, maximum PU = 3.090 kΩ and minimum PD = 14.25 kΩ, maximum PD = 24.8 kΩ.
For more information, see chapter 7 of the USB2.0 specification, in particular section Signaling / Device Speed Identification.
(7) In PUx / PDy, x and y = 60 μA to 200 μA.
The output impedance settings (or drive strengths) of this IO are programmable (34 Ω, 40 Ω, 48 Ω, 60 Ω, 80 Ω) depending on the values of the I[2:0] registers.
(8) This signal is valid only for High-Security devices. For more details, see Section 5.8, VPP Specification for One-Time Programmable (OTP) eFUSEs. For General Purpose devices do not
connect any signal, test point, or board trace to this signal.
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
89
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
4.3
www.ti.com
Signal Descriptions
Many signals are available on multiple pins, according to the software configuration of the pin multiplexing
options.
Texas Instruments has developed an application called Pin Mux Utility that helps a system designer select
the appropriate pin-multiplexing configuration for their device-based product design. The Pin Mux Utility
provides a way to select valid IO Sets of specific peripheral interfaces to ensure the pin multiplexing
configuration selected for a design only uses valid IO Sets supported by the device.
1. SIGNAL NAME: The name of the signal passing through the pin.
NOTE
The subsystem multiplexing signals are not described in Table 4-1 and Table 4-33.
ADVANCE INFORMATION
2. DESCRIPTION: Description of the signal
3. TYPE: Signal direction and type:
– I = Input
– O = Output
– IO = Input or output
– D = Open Drain
– DS = Differential
– A = Analog
– PWR = Power
– GND = Ground
4. BALL: Associated ball(s) bottom
NOTE
For more information, see the Control Module / Control Module Register Manual section of
the Device TRM.
4.3.1
VIP
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are applicable for all combinations of signals for vin1. However,
the timings are valid only for vin2, vin3, and vin4 if signals within a single
IOSET are used. The IOSETs are defined in the Table 5-35, Table 5-36 and
Table 5-37.
NOTE
For more information, see the Video Input Port section of the Device TRM.
Table 4-2. VIP Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
Video Input 1
90
vin1a_clk0
Video Input 1 Port A Clock input. Input clock for 8-bit 16-bit or 24-bit Port A video
capture. Input data is sampled on the CLK0 edge.
I
AG8
vin1a_de0
Video Input 1 Data Enable input
I
AD9
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
Video Input 1 Port A Field ID input
I
AF9
vin1a_hsync0
Video Input 1 Port A Horizontal Sync input
I
AE9
vin1a_vsync0
Video Input 1 Port A Vertical Sync input
I
AF8
vin1a_d0
Video Input 1 Port A Data input
I
AE8
vin1a_d1
Video Input 1 Port A Data input
I
AD8
vin1a_d2
Video Input 1 Port A Data input
I
AG7
vin1a_d3
Video Input 1 Port A Data input
I
AH6
vin1a_d4
Video Input 1 Port A Data input
I
AH3
vin1a_d5
Video Input 1 Port A Data input
I
AH5
vin1a_d6
Video Input 1 Port A Data input
I
AG6
vin1a_d7
Video Input 1 Port A Data input
I
AH4
vin1a_d8
Video Input 1 Port A Data input
I
AG4
vin1a_d9
Video Input 1 Port A Data input
I
AG2
vin1a_d10
Video Input 1 Port A Data input
I
AG3
vin1a_d11
Video Input 1 Port A Data input
I
AG5
vin1a_d12
Video Input 1 Port A Data input
I
AF2
vin1a_d13
Video Input 1 Port A Data input
I
AF6
vin1a_d14
Video Input 1 Port A Data input
I
AF3
vin1a_d15
Video Input 1 Port A Data input
I
AF4
vin1a_d16
Video Input 1 Port A Data input
I
AF1
vin1a_d17
Video Input 1 Port A Data input
I
AE3
vin1a_d18
Video Input 1 Port A Data input
I
AE5
vin1a_d19
Video Input 1 Port A Data input
I
AE1
vin1a_d20
Video Input 1 Port A Data input
I
AE2
vin1a_d21
Video Input 1 Port A Data input
I
AE6
vin1a_d22
Video Input 1 Port A Data input
I
AD2
vin1a_d23
Video Input 1 Port A Data input
I
AD3
vin1b_hsync1
Video Input 1 Port B Horizontal Sync input
I
N6 / AD9
vin1b_vsync1
Video Input 1 Port B Vertical Sync input
I
AF9
vin1b_fld1
Video Input 1 Port B Field ID input
I
AE9
vin1b_de1
Video Input 1 Port B Data Enable input
I
AF8 / M4
vin1b_clk1
Video Input 1 Port B Clock input
I
AH7
vin1b_d0
Video Input 1 Port B Data input
I
AF4 / AD3
vin1b_d1
Video Input 1 Port B Data input
I
AF3 / AD2
vin1b_d2
Video Input 1 Port B Data input
I
AF6 / AE6
vin1b_d3
Video Input 1 Port B Data input
I
AF2 / AE2
vin1b_d4
Video Input 1 Port B Data input
I
AG5 / AE1
vin1b_d5
Video Input 1 Port B Data input
I
AG3 / AE5
vin1b_d6
Video Input 1 Port B Data input
I
AG2 / AE3
vin1b_d7
Video Input 1 Port B Data input
I
AG4 / AF1
vin2a_clk0
Video Input 2 Port A Clock input
I
E1 / V1
vin2a_de0
Video Input 2 Port A Data Enable input
I
G2 / V7
vin2a_fld0
Video Input 2 Port A Field ID input
I
H7 / G2 / W2
vin2a_hsync0
Video Input 2 Port A Horizontal Sync input
I
G1 / U7
vin2a_vsync0
Video Input 2 Port A Vertical Sync input
I
G6 / V6
Video Input 2 Port A Data input
I
F2 / U4
vin1a_fld0
DESCRIPTION
ADVANCE INFORMATION
Table 4-2. VIP Signal Descriptions (continued)
Video Input 2
vin2a_d0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
91
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-2. VIP Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
TYPE
BALL
vin2a_d1
DESCRIPTION
Video Input 2 Port A Data input
I
F3 / V2
vin2a_d2
Video Input 2 Port A Data input
I
D1 / Y1
vin2a_d3
Video Input 2 Port A Data input
I
E2 / W9
vin2a_d4
Video Input 2 Port A Data input
I
D2 / V9
vin2a_d5
Video Input 2 Port A Data input
I
F4 / U5
vin2a_d6
Video Input 2 Port A Data input
I
C1 / V5
vin2a_d7
Video Input 2 Port A Data input
I
E4 / V4
vin2a_d8
Video Input 2 Port A Data input
I
F5 / V3
vin2a_d9
Video Input 2 Port A Data input
I
E6 / Y2
vin2a_d10
Video Input 2 Port A Data input
I
D3 / U6
vin2a_d11
Video Input 2 Port A Data input
I
F6 / U3
vin2a_d12
Video Input 2 Port A Data input
I
D5
vin2a_d13
Video Input 2 Port A Data input
I
C2
vin2a_d14
Video Input 2 Port A Data input
I
C3
vin2a_d15
Video Input 2 Port A Data input
I
C4
vin2a_d16
Video Input 2 Port A Data input
I
B2
vin2a_d17
Video Input 2 Port A Data input
I
D6
vin2a_d18
Video Input 2 Port A Data input
I
C5
vin2a_d19
Video Input 2 Port A Data input
I
A3
vin2a_d20
Video Input 2 Port A Data input
I
B3
vin2a_d21
Video Input 2 Port A Data input
I
B4
vin2a_d22
Video Input 2 Port A Data input
I
B5
vin2a_d23
Video Input 2 Port A Data input
I
A4
vin2b_clk1
Video Input 2 Port B Clock input
I
AB5 / H7
vin2b_de1
Video Input 2 Port B Data Enable input
I
AB8 / G2
vin2b_fld1
Video Input 2 Port B Field ID input
I
G2
vin2b_hsync1
Video Input 2 Port B Horizontal Sync input
I
AC5 / G1
vin2b_vsync1
Video Input 2 Port B Vertical Sync input
I
AB4 / G6
vin2b_d0
Video Input 2 Port B Data input
I
AD6 / A4
vin2b_d1
Video Input 2 Port B Data input
I
AC8 / B5
vin2b_d2
Video Input 2 Port B Data input
I
AC3 / B4
vin2b_d3
Video Input 2 Port B Data input
I
AC9 / B3
vin2b_d4
Video Input 2 Port B Data input
I
AC6 / A3
vin2b_d5
Video Input 2 Port B Data input
I
AC7 / C5
vin2b_d6
Video Input 2 Port B Data input
I
AC4 / D6
vin2b_d7
Video Input 2 Port B Data input
I
AD4 / B2
vin3a_clk0
Video Input 3 Port A Clock input
I
B11 / AH7 / P1
vin3a_de0
Video Input 3 Port A Data Enable input
I
N9 / B3 / B10
vin3a_fld0
Video Input 3 Port A Field ID input
I
P9 / B4 / D11
vin3a_hsync0
Video Input 3 Port A Horizontal Sync input
I
N7 / B5 / C11
vin3a_vsync0
Video Input 3
92
Video Input 3 Port A Vertical Sync input
I
R4 / A4 / E11
vin3a_d0
Video Input 3 Port A Data input
I
M6 / AF1 / B7
vin3a_d1
Video Input 3 Port A Data input
I
M2 / AE3 / B8
vin3a_d2
Video Input 3 Port A Data input
I
L5 / AE5 / A7
vin3a_d3
Video Input 3 Port A Data input
I
M1 / AE1 / A8
vin3a_d4
Video Input 3 Port A Data input
I
L6 / AE2 / C9
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
vin3a_d5
DESCRIPTION
Video Input 3 Port A Data input
I
L4 / AE6 / A9
vin3a_d6
Video Input 3 Port A Data input
I
L3 / AD2 / B9
vin3a_d7
Video Input 3 Port A Data input
I
L2 / AD3 / A10
vin3a_d8
Video Input 3 Port A Data input
I
L1 / B2 / E8
vin3a_d9
Video Input 3 Port A Data input
I
K2 / D6 / D9
vin3a_d10
Video Input 3 Port A Data input
I
J1 / C5 / D7
vin3a_d11
Video Input 3 Port A Data input
I
J2 / A3 / D8
vin3a_d12
Video Input 3 Port A Data input
I
H1 / B3 / A5
vin3a_d13
Video Input 3 Port A Data input
I
J3 / B4 / C6
vin3a_d14
Video Input 3 Port A Data input
I
H2 / B5 / C8
vin3a_d15
Video Input 3 Port A Data input
I
H3 / A4 / C7
vin3a_d16
Video Input 3 Port A Data input
I
R6 / F11
vin3a_d17
Video Input 3 Port A Data input
I
T9 / G10
vin3a_d18
Video Input 3 Port A Data input
I
T6 / F10
vin3a_d19
Video Input 3 Port A Data input
I
T7 / G11
vin3a_d20
Video Input 3 Port A Data input
I
P6 / E9
vin3a_d21
Video Input 3 Port A Data input
I
R9 / F9
vin3a_d22
Video Input 3 Port A Data input
I
R5 / F8
vin3a_d23
Video Input 3 Port A Data input
I
P5 / E7
vin3b_clk1
Video Input 3 Port B Clock input
I
P7 / M4
vin3b_de1
Video Input 3 Port B Data Enable input
I
N6
vin3b_fld1
ADVANCE INFORMATION
Table 4-2. VIP Signal Descriptions (continued)
Video Input 3 Port A Field ID input
I
M4
vin3b_hsync1
Video Input 3 Port A Horizontal Sync input
I
H5
vin3b_vsync1
Video Input 3 Port A Vertical Sync input
I
H6
vin3b_d0
Video Input 3 Port B Data input
I
K7
vin3b_d1
Video Input 3 Port B Data input
I
M7
vin3b_d2
Video Input 3 Port B Data input
I
J5
vin3b_d3
Video Input 3 Port B Data input
I
K6
vin3b_d4
Video Input 3 Port B Data input
I
J7
vin3b_d5
Video Input 3 Port B Data input
I
J4
vin3b_d6
Video Input 3 Port B Data input
I
J6
vin3b_d7
Video Input 3 Port B Data input
I
H4
vin4a_clk0
Video Input 4 Port A Clock input
I
P4 / B26 / B11
vin4a_de0
Video Input 4 Port A Data Enable input
I
H6 / C23 / B10 / P7
vin4a_fld0
Video Input 4 Port A Field ID input
I
J7 / F21 / P9 / D11
vin4a_hsync0
Video Input 4 Port A Horizontal Sync input
I
R3 / E21 / C11 / P7
vin4a_vsync0
Video Input 4
Video Input 4 Port A Vertical Sync input
I
T2 / F20 / E11 / N1
vin4a_d0
Video Input 4 Port A Data input
I
R6 / B7 / B14
vin4a_d1
Video Input 4 Port A Data input
I
T9 / B8 / J14
vin4a_d2
Video Input 4 Port A Data input
I
T6 / A7 / G13
vin4a_d3
Video Input 4 Port A Data input
I
T7 / A8 / J11
vin4a_d4
Video Input 4 Port A Data input
I
P6 / C9 / E12
vin4a_d5
Video Input 4 Port A Data input
I
R9 / A9 / F13
vin4a_d6
Video Input 4 Port A Data input
I
R5 / B9 / C12
vin4a_d7
Video Input 4 Port A Data input
I
P5 / A10 / D12
vin4a_d8
Video Input 4 Port A Data input
I
E8 / U2 / E15
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
93
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-2. VIP Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
vin4a_d9
DESCRIPTION
Video Input 4 Port A Data input
I
D9 / U1 / A20
vin4a_d10
Video Input 4 Port A Data input
I
D7 / P3 / B15
vin4a_d11
Video Input 4 Port A Data input
I
D8 / R2 / A15
vin4a_d12
Video Input 4 Port A Data input
I
A5 / K7 / D15
vin4a_d13
Video Input 4 Port A Data input
I
C6 / M7 / B16
vin4a_d14
Video Input 4 Port A Data input
I
C8 / J5 / B17
vin4a_d15
Video Input 4 Port A Data input
I
C7 / K6 / A17
vin4a_d16
Video Input 4 Port A Data input
I
C18 / F11
vin4a_d17
Video Input 4 Port A Data input
I
A21 / G10
vin4a_d18
Video Input 4 Port A Data input
I
G16 / F10
vin4a_d19
Video Input 4 Port A Data input
I
D17 / G11
vin4a_d20
Video Input 4 Port A Data input
I
AA3 / E9
vin4a_d21
Video Input 4 Port A Data input
I
AB9 / F9
vin4a_d22
Video Input 4 Port A Data input
I
AB3 / F8
ADVANCE INFORMATION
vin4a_d23
Video Input 4 Port A Data input
I
AA4 / E7
vin4b_clk1
Video Input 4 Port B Clock input
I
N9 / V1
vin4b_de1
Video Input 4 Port B Data Enable input
I
P9 / V7
vin4b_fld1
Video Input 4 Port B Field ID input
I
P4 / W2
vin4b_hsync1
Video Input 4 Port B Horizontal Sync input
I
N7 / U7
vin4b_vsync1
Video Input 4 Port B Vertical Sync input
I
R4 / V6
vin4b_d0
Video Input 4 Port B Data input
I
R6 / U4
vin4b_d1
Video Input 4 Port B Data input
I
T9 / V2
vin4b_d2
Video Input 4 Port B Data input
I
T6 / Y1
vin4b_d3
Video Input 4 Port B Data input
I
T7 / W9
vin4b_d4
Video Input 4 Port B Data input
I
P6 / V9
vin4b_d5
Video Input 4 Port B Data input
I
R9 / U5
vin4b_d6
Video Input 4 Port B Data input
I
R5 / V5
vin4b_d7
Video Input 4 Port B Data input
I
P5 / V4
4.3.2
DSS
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are valid only if signals within a single IOSET are used. The
IOSETs are defined in Table 5-49 and Table 5-50.
Table 4-3. DSS Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
DPI Video Output 1
vout1_clk
Video Output 1 Clock output
O
D11
vout1_de
Video Output 1 Data Enable output
O
B10
vout1_fld
Video Output 1 Field ID output. This signal is not used for embedded sync modes.
O
B11
vout1_hsync
Video Output 1 Horizontal Sync output. This signal is not used for embedded sync
modes.
O
C11
vout1_vsync
Video Output 1 Vertical Sync output. This signal is not used for embedded sync modes.
O
E11
Video Output 1 Data output
O
F11
vout1_d0
94
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
vout1_d1
DESCRIPTION
Video Output 1 Data output
O
G10
vout1_d2
Video Output 1 Data output
O
F10
vout1_d3
Video Output 1 Data output
O
G11
vout1_d4
Video Output 1 Data output
O
E9
vout1_d5
Video Output 1 Data output
O
F9
vout1_d6
Video Output 1 Data output
O
F8
vout1_d7
Video Output 1 Data output
O
E7
vout1_d8
Video Output 1 Data output
O
E8
vout1_d9
Video Output 1 Data output
O
D9
vout1_d10
Video Output 1 Data output
O
D7
vout1_d11
Video Output 1 Data output
O
D8
vout1_d12
Video Output 1 Data output
O
A5
vout1_d13
Video Output 1 Data output
O
C6
vout1_d14
Video Output 1 Data output
O
C8
vout1_d15
Video Output 1 Data output
O
C7
vout1_d16
Video Output 1 Data output
O
B7
vout1_d17
Video Output 1 Data output
O
B8
vout1_d18
Video Output 1 Data output
O
A7
vout1_d19
Video Output 1 Data output
O
A8
vout1_d20
Video Output 1 Data output
O
C9
vout1_d21
Video Output 1 Data output
O
A9
vout1_d22
Video Output 1 Data output
O
B9
vout1_d23
Video Output 1 Data output
O
A10
vout2_clk
Video Output 2 Clock output
O
H7/ B26
vout2_de
Video Output 2 Data Enable output
O
G2 / C23
vout2_fld
Video Output 2 Field ID output. This signal is not used for embedded sync modes.
O
E1 / F21
vout2_hsync
Video Output 2 Horizontal Sync output. This signal is not used for embedded sync
modes.
O
G1 / E21
vout2_vsync
ADVANCE INFORMATION
Table 4-3. DSS Signal Descriptions (continued)
DPI Video Output 2
Video Output 2 Vertical Sync output. This signal is not used for embedded sync modes.
O
G6 / F20
vout2_d0
Video Output 2 Data output
O
A4 / B14
vout2_d1
Video Output 2 Data output
O
B5 / J14
vout2_d2
Video Output 2 Data output
O
B4 / G13
vout2_d3
Video Output 2 Data output
O
B3 / J11
vout2_d4
Video Output 2 Data output
O
A3 / E12
vout2_d5
Video Output 2 Data output
O
C5 / F13
vout2_d6
Video Output 2 Data output
O
D6 / C12
vout2_d7
Video Output 2 Data output
O
B2 / D12
vout2_d8
Video Output 2 Data output
O
C4 / E15
vout2_d9
Video Output 2 Data output
O
C3 / A20
vout2_d10
Video Output 2 Data output
O
C2 / B15
vout2_d11
Video Output 2 Data output
O
D5 / A15
vout2_d12
Video Output 2 Data output
O
F6 / D15
vout2_d13
Video Output 2 Data output
O
D3 / B16
vout2_d14
Video Output 2 Data output
O
E6 / B17
vout2_d15
Video Output 2 Data output
O
F5 / A17
vout2_d16
Video Output 2 Data output
O
E4 / C18
vout2_d17
Video Output 2 Data output
O
C1 / A21
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
95
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-3. DSS Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
vout2_d18
DESCRIPTION
Video Output 2 Data output
O
F4 / G16
vout2_d19
Video Output 2 Data output
O
D2 / D17
vout2_d20
Video Output 2 Data output
O
E2 / AA3
vout2_d21
Video Output 2 Data output
O
D1 / AB9
vout2_d22
Video Output 2 Data output
O
F3 / AB3
vout2_d23
Video Output 2 Data output
O
F2 / AA4
vout3_clk
Video Output 3 Clock output
O
P1 / AF9
vout3_de
Video Output 3 Data Enable output
O
N9 / AD9
DPI Video Output 3
vout3_fld
Video Output 3 Field ID output. This signal is not used for embedded sync modes.
O
P9 / AG8
vout3_hsync
Video Output 3 Horizontal Sync output. This signal is not used for embedded sync
modes.
O
N7 / AE9
vout3_vsync
ADVANCE INFORMATION
Video Output 3 Vertical Sync output. This signal is not used for embedded sync modes.
O
R4 / AF8
vout3_d0
Video Output 3 Data output
O
M6 / AH4 / AD3
vout3_d1
Video Output 3 Data output
O
M2 / AG6 / AD2
vout3_d2
Video Output 3 Data output
O
L5 / AH5 / AE6
vout3_d3
Video Output 3 Data output
O
M1 / AH3 / AE2
vout3_d4
Video Output 3 Data output
O
L6 / AH6 / AE1
vout3_d5
Video Output 3 Data output
O
L4 / AG7 / AE5
vout3_d6
Video Output 3 Data output
O
L3 / AD8 / AE3
vout3_d7
Video Output 3 Data output
O
L2 / AE8 / AF1
vout3_d8
Video Output 3 Data output
O
L1 / AF4
vout3_d9
Video Output 3 Data output
O
K2 / AF3
vout3_d10
Video Output 3 Data output
O
J1 / AF6
vout3_d11
Video Output 3 Data output
O
J2 / AF2
vout3_d12
Video Output 3 Data output
O
H1 / AG5
vout3_d13
Video Output 3 Data output
O
J3 / AG3
vout3_d14
Video Output 3 Data output
O
H2 / AG2
vout3_d15
Video Output 3 Data output
O
H3 / AG4
vout3_d16
Video Output 3 Data output
O
R6 / AG8 / AH4
vout3_d17
Video Output 3 Data output
O
T9 / AD9 / AG6
vout3_d18
Video Output 3 Data output
O
T6 / AH5
vout3_d19
Video Output 3 Data output
O
T7 / AH3
vout3_d20
Video Output 3 Data output
O
P6 / AH6
vout3_d21
Video Output 3 Data output
O
R9 / AG7
vout3_d22
Video Output 3 Data output
O
R5 / AD8
vout3_d23
Video Output 3 Data output
O
P5 / AE8
4.3.3
HDMI
NOTE
For more information, see the Display Subsystem / Display Subsystem Overview of the
Device TRM.
Table 4-4. HDMI Signal Descriptions
SIGNAL NAME
hdmi1_cec
96
DESCRIPTION
HDMI consumer electronic control
Terminal Configuration and Functions
TYPE
BALL
IOD
B20/ G19
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-4. HDMI Signal Descriptions (continued)
SIGNAL NAME
hdmi1_hpd
DESCRIPTION
HDMI display hot plug detect
TYPE
BALL
I
B21/ G20
C25
hdmi1_ddc_scl
HDMI display data channel clock
IOD
hdmi1_ddc_sda
HDMI display data channel data
IOD
F17
hdmi1_clockx
HDMI clock differential positive or negative
ODS
AG16
hdmi1_clocky
HDMI clock differential positive or negative
ODS
AH16
hdmi1_data2x
HDMI data 2 differential positive or negative
ODS
AG19
hdmi1_data2y
HDMI data 2 differential positive or negative
ODS
AH19
hdmi1_data1x
HDMI data 1 differential positive or negative
ODS
AG18
hdmi1_data1y
HDMI data 1 differential positive or negative
ODS
AH18
hdmi1_data0x
HDMI data 0 differential positive or negative
ODS
AG17
hdmi1_data0y
HDMI data 0 differential positive or negative
ODS
AH17
EMIF
ADVANCE INFORMATION
4.3.4
NOTE
For more information, see the Memory Subsystem / EMIF Controller section of the Device
TRM.
NOTE
The index numbers 1 and 2 which are part of the EMIF1 and EMIF2 signal prefixes (ddr1_*
and ddr2_*) listed in Table 4-5, EMIF Signal Descriptions, not to be confused with DDR1 and
DDR2 types of SDRAM memories.
Table 4-5. EMIF Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
EMIF Channel 1
ddr1_csn0
EMIF1 Chip Select 0
O
AH23
ddr1_cke
EMIF1 Clock Enable
O
AG22
ddr1_ck
EMIF1 Clock
O
AG24
ddr1_nck
EMIF1 Negative Clock
O
AH24
ddr1_odt0
EMIF1 On-Die Termination for Chip Select 0
O
AE20
ddr1_casn
EMIF1 Column Address Strobe
O
AC18
ddr1_rasn
EMIF1 Row Address Strobe
O
AF20
ddr1_wen
EMIF1 Write Enable
O
AH21
AG21
ddr1_rst
EMIF1 Reset output (DDR3-SDRAM only)
O
ddr1_ba0
EMIF1 Bank Address
O
AF17
ddr1_ba1
EMIF1 Bank Address
O
AE18
ddr1_ba2
EMIF1 Bank Address
O
AB18
ddr1_a0
EMIF1 Address Bus
O
AD20
ddr1_a1
EMIF1 Address Bus
O
AC19
ddr1_a2
EMIF1 Address Bus
O
AC20
ddr1_a3
EMIF1 Address Bus
O
AB19
ddr1_a4
EMIF1 Address Bus
O
AF21
ddr1_a5
EMIF1 Address Bus
O
AH22
ddr1_a6
EMIF1 Address Bus
O
AG23
ddr1_a7
EMIF1 Address Bus
O
AE21
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
97
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-5. EMIF Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
98
TYPE
BALL
ddr1_a8
DESCRIPTION
EMIF1 Address Bus
O
AF22
ddr1_a9
EMIF1 Address Bus
O
AE22
ddr1_a10
EMIF1 Address Bus
O
AD21
ddr1_a11
EMIF1 Address Bus
O
AD22
ddr1_a12
EMIF1 Address Bus
O
AC21
ddr1_a13
EMIF1 Address Bus
O
AF18
ddr1_a14
EMIF1 Address Bus
O
AE17
ddr1_a15
EMIF1 Address Bus
O
AD18
ddr1_d0
EMIF1 Data Bus
IO
AF25
ddr1_d1
EMIF1 Data Bus
IO
AF26
ddr1_d2
EMIF1 Data Bus
IO
AG26
ddr1_d3
EMIF1 Data Bus
IO
AH26
ddr1_d4
EMIF1 Data Bus
IO
AF24
ddr1_d5
EMIF1 Data Bus
IO
AE24
ddr1_d6
EMIF1 Data Bus
IO
AF23
ddr1_d7
EMIF1 Data Bus
IO
AE23
ddr1_d8
EMIF1 Data Bus
IO
AC23
ddr1_d9
EMIF1 Data Bus
IO
AF27
ddr1_d10
EMIF1 Data Bus
IO
AG27
ddr1_d11
EMIF1 Data Bus
IO
AF28
ddr1_d12
EMIF1 Data Bus
IO
AE26
ddr1_d13
EMIF1 Data Bus
IO
AC25
ddr1_d14
EMIF1 Data Bus
IO
AC24
ddr1_d15
EMIF1 Data Bus
IO
AD25
ddr1_d16
EMIF1 Data Bus
IO
V20
ddr1_d17
EMIF1 Data Bus
IO
W20
ddr1_d18
EMIF1 Data Bus
IO
AB28
ddr1_d19
EMIF1 Data Bus
IO
AC28
ddr1_d20
EMIF1 Data Bus
IO
AC27
ddr1_d21
EMIF1 Data Bus
IO
Y19
ddr1_d22
EMIF1 Data Bus
IO
AB27
ddr1_d23
EMIF1 Data Bus
IO
Y20
ddr1_d24
EMIF1 Data Bus
IO
AA23
ddr1_d25
EMIF1 Data Bus
IO
Y22
ddr1_d26
EMIF1 Data Bus
IO
Y23
ddr1_d27
EMIF1 Data Bus
IO
AA24
ddr1_d28
EMIF1 Data Bus
IO
Y24
ddr1_d29
EMIF1 Data Bus
IO
AA26
ddr1_d30
EMIF1 Data Bus
IO
AA25
ddr1_d31
EMIF1 Data Bus
IO
AA28
ddr1_ecc_d0
EMIF1 ECC Data Bus
IO
W22
ddr1_ecc_d1
EMIF1 ECC Data Bus
IO
V23
ddr1_ecc_d2
EMIF1 ECC Data Bus
IO
W19
ddr1_ecc_d3
EMIF1 ECC Data Bus
IO
W23
ddr1_ecc_d4
EMIF1 ECC Data Bus
IO
Y25
ddr1_ecc_d5
EMIF1 ECC Data Bus
IO
V24
ddr1_ecc_d6
EMIF1 ECC Data Bus
IO
V25
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
EMIF1 ECC Data Bus
IO
Y26
ddr1_dqm0
EMIF1 Data Mask
O
AD23
ddr1_dqm1
EMIF1 Data Mask
O
AB23
ddr1_dqm2
EMIF1 Data Mask
O
AC26
ddr1_dqm3
EMIF1 Data Mask
O
AA27
EMIF1 ECC Data Mask
O
V26
ddr1_dqs0
Data strobe 0 input/output for byte 0 of the 32-bit data bus. This signal is output to the
EMIF1 memory when writing and input when reading.
IO
AH25
ddr1_dqsn0
Data strobe 0 invert
IO
AG25
ddr1_dqs1
Data strobe 1 input/output for byte 1 of the 32-bit data bus. This signal is output to the
EMIF1 memory when writing and input when reading.
IO
AE27
ddr1_dqsn1
Data strobe 1 invert
IO
AE28
ddr1_dqs2
Data strobe 2 input/output for byte 2 of the 32-bit data bus. This signal is output to the
EMIF1 memory when writing and input when reading.
IO
AD27
ddr1_dqsn2
Data strobe 2 invert
IO
AD28
ddr1_dqs3
Data strobe 3 input/output for byte 3 of the 32-bit data bus. This signal is output to the
EMIF1 memory when writing and input when reading.
IO
Y28
ddr1_dqsn3
Data strobe 3 invert
IO
Y27
ddr1_dqs_ecc
EMIF1 ECC Data strobe input/output. This signal is output to the EMIF1 memory when
writing and input when reading.
IO
V27
ddr1_dqsn_ecc
EMIF1 ECC Complementary Data Strobe
IO
V28
Reference Power Supply EMIF1
A
Y18
ddr2_csn0
EMIF2 Chip Select 0
O
P24
ddr2_cke
EMIF2 Clock Enable
O
U24
T28
ddr1_ecc_d7
ddr1_dqm_ecc
ddr1_vref0
DESCRIPTION
ADVANCE INFORMATION
Table 4-5. EMIF Signal Descriptions (continued)
EMIF Channel 2
ddr2_ck
EMIF2 Clock
O
ddr2_nck
EMIF2 Negative Clock
O
T27
ddr2_odt0
EMIF2 On-Die Termination for Chip Select 0
O
R23
ddr2_casn
EMIF2 Column Address Strobe
O
U28
ddr2_rasn
EMIF2 Row Address Strobe
O
T23
ddr2_wen
EMIF2 Write Enable
O
U25
ddr2_rst
EMIF2 Reset output (DDR3-SDRAM only)
O
R24
ddr2_ba0
EMIF2 Bank Address
O
U23
ddr2_ba1
EMIF2 Bank Address
O
U27
ddr2_ba2
EMIF2 Bank Address
O
U26
ddr2_a0
EMIF2 Address Bus
O
R25
ddr2_a1
EMIF2 Address Bus
O
R26
ddr2_a2
EMIF2 Address Bus
O
R28
ddr2_a3
EMIF2 Address Bus
O
R27
ddr2_a4
EMIF2 Address Bus
O
P23
ddr2_a5
EMIF2 Address Bus
O
P22
ddr2_a6
EMIF2 Address Bus
O
P25
ddr2_a7
EMIF2 Address Bus
O
N20
ddr2_a8
EMIF2 Address Bus
O
P27
ddr2_a9
EMIF2 Address Bus
O
N27
ddr2_a10
EMIF2 Address Bus
O
N23
ddr2_a11
EMIF2 Address Bus
O
P26
ddr2_a12
EMIF2 Address Bus
O
N28
ddr2_a13
EMIF2 Address Bus
O
T22
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
99
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-5. EMIF Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
100
DESCRIPTION
TYPE
BALL
O
R22
EMIF2 Address Bus
O
U22
EMIF2 Data Bus
IO
E26
ddr2_d1
EMIF2 Data Bus
IO
G25
ddr2_d2
EMIF2 Data Bus
IO
F25
ddr2_d3
EMIF2 Data Bus
IO
F24
ddr2_d4
EMIF2 Data Bus
IO
F26
ddr2_d5
EMIF2 Data Bus
IO
F27
ddr2_d6
EMIF2 Data Bus
IO
E27
ddr2_d7
EMIF2 Data Bus
IO
E28
ddr2_d8
EMIF2 Data Bus
IO
H23
ddr2_a14
EMIF2 Address Bus
ddr2_a15
ddr2_d0
ddr2_d9
EMIF2 Data Bus
IO
H25
ddr2_d10
EMIF2 Data Bus
IO
H24
ddr2_d11
EMIF2 Data Bus
IO
H26
ddr2_d12
EMIF2 Data Bus
IO
G26
ddr2_d13
EMIF2 Data Bus
IO
J25
ddr2_d14
EMIF2 Data Bus
IO
J26
ddr2_d15
EMIF2 Data Bus
IO
J24
ddr2_d16
EMIF2 Data Bus
IO
L22
ddr2_d17
EMIF2 Data Bus
IO
K20
ddr2_d18
EMIF2 Data Bus
IO
K21
ddr2_d19
EMIF2 Data Bus
IO
L23
ddr2_d20
EMIF2 Data Bus
IO
L24
ddr2_d21
EMIF2 Data Bus
IO
J23
ddr2_d22
EMIF2 Data Bus
IO
K22
ddr2_d23
EMIF2 Data Bus
IO
J20
ddr2_d24
EMIF2 Data Bus
IO
L27
ddr2_d25
EMIF2 Data Bus
IO
L26
ddr2_d26
EMIF2 Data Bus
IO
L25
ddr2_d27
EMIF2 Data Bus
IO
L28
ddr2_d28
EMIF2 Data Bus
IO
M23
ddr2_d29
EMIF2 Data Bus
IO
M24
ddr2_d30
EMIF2 Data Bus
IO
M25
ddr2_d31
EMIF2 Data Bus
IO
M26
ddr2_dqm0
EMIF2 Data Mask
O
F28
ddr2_dqm1
EMIF2 Data Mask
O
G24
ddr2_dqm2
EMIF2 Data Mask
O
K23
ddr2_dqm3
EMIF2 Data Mask
O
M22
ddr2_dqs0
Data strobe 0 input/output for byte 0 of the 32-bit data bus. This signal is output to the
EMIF2 memory when writing and input when reading.
IO
G28
ddr2_dqsn0
Data strobe 0 invert
IO
G27
ddr2_dqs1
Data strobe 1 input/output for byte 1 of the 32-bit data bus. This signal is output to the
EMIF2 memory when writing and input when reading.
IO
H27
ddr2_dqsn1
Data strobe 1 invert
IO
H28
ddr2_dqs2
Data strobe 2 input/output for byte 2 of the 32-bit data bus. This signal is output to the
EMIF2 memory when writing and input when reading.
IO
K27
ddr2_dqsn2
Data strobe 2 invert
IO
K28
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-5. EMIF Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
ddr2_dqs3
Data strobe 3 input/output for byte 3 of the 32-bit data bus. This signal is output to the
EMIF2 memory when writing and input when reading.
IO
M28
ddr2_dqsn3
Data strobe 3 invert
IO
M27
ddr2_vref0
Reference Power Supply EMIF2
A
N22
4.3.5
DESCRIPTION
GPMC
NOTE
For more information, see the Memory Subsystem / General-Purpose Memory Controller
section of the Device TRM.
SIGNAL NAME
TYPE
BALL
gpmc_ad0
DESCRIPTION
GPMC Data 0 in A/D nonmultiplexed mode and additionally Address 1
in A/D multiplexed mode
IO
M6
gpmc_ad1
GPMC Data 1 in A/D nonmultiplexed mode and additionally Address 2
in A/D multiplexed mode
IO
M2
gpmc_ad2
GPMC Data 2 in A/D nonmultiplexed mode and additionally Address 3
in A/D multiplexed mode
IO
L5
gpmc_ad3
GPMC Data 3 in A/D nonmultiplexed mode and additionally Address 4
in A/D multiplexed mode
IO
M1
gpmc_ad4
GPMC Data 4 in A/D nonmultiplexed mode and additionally Address 5
in A/D multiplexed mode
IO
L6
gpmc_ad5
GPMC Data 5 in A/D nonmultiplexed mode and additionally Address 6
in A/D multiplexed mode
IO
L4
gpmc_ad6
GPMC Data 6 in A/D nonmultiplexed mode and additionally Address 7
in A/D multiplexed mode
IO
L3
gpmc_ad7
GPMC Data 7 in A/D nonmultiplexed mode and additionally Address 8
in A/D multiplexed mode
IO
L2
gpmc_ad8
GPMC Data 8 in A/D nonmultiplexed mode and additionally Address 9
in A/D multiplexed mode
IO
L1
gpmc_ad9
GPMC Data 9 in A/D nonmultiplexed mode and additionally Address 10
in A/D multiplexed mode
IO
K2
gpmc_ad10
GPMC Data 10 in A/D nonmultiplexed mode and additionally Address
11 in A/D multiplexed mode
IO
J1
gpmc_ad11
GPMC Data 11 in A/D nonmultiplexed mode and additionally Address
12 in A/D multiplexed mode
IO
J2
gpmc_ad12
GPMC Data 12 in A/D nonmultiplexed mode and additionally Address
13 in A/D multiplexed mode
IO
H1
gpmc_ad13
GPMC Data 13 in A/D nonmultiplexed mode and additionally Address
14 in A/D multiplexed mode
IO
J3
gpmc_ad14
GPMC Data 14 in A/D nonmultiplexed mode and additionally Address
15 in A/D multiplexed mode
IO
H2
gpmc_ad15
GPMC Data 15 in A/D nonmultiplexed mode and additionally Address
16 in A/D multiplexed mode
IO
H3
gpmc_a0
GPMC Address 0. Only used to effectively address 8-bit data
nonmultiplexed memories
O
R6 / P4
gpmc_a1
GPMC address 1 in A/D nonmultiplexed mode and Address 17 in A/D
multiplexed mode
O
T9 / P1
gpmc_a2
GPMC address 2 in A/D nonmultiplexed mode and Address 18 in A/D
multiplexed mode
O
T6 / N1
gpmc_a3
GPMC address 3 in A/D nonmultiplexed mode and Address 19 in A/D
multiplexed mode
O
T7 / M4
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
Table 4-6. GPMC Signal Descriptions
101
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-6. GPMC Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
102
TYPE
BALL
gpmc_a4
DESCRIPTION
GPMC address 4 in A/D nonmultiplexed mode and Address 20 in A/D
multiplexed mode
O
P6
gpmc_a5
GPMC address 5 in A/D nonmultiplexed mode and Address 21 in A/D
multiplexed mode
O
R9
gpmc_a6
GPMC address 6 in A/D nonmultiplexed mode and Address 22 in A/D
multiplexed mode
O
R5
gpmc_a7
GPMC address 7 in A/D nonmultiplexed mode and Address 23 in A/D
multiplexed mode
O
P5
gpmc_a8
GPMC address 8 in A/D nonmultiplexed mode and Address 24 in A/D
multiplexed mode
O
N7
gpmc_a9
GPMC address 9 in A/D nonmultiplexed mode and Address 25 in A/D
multiplexed mode
O
R4
gpmc_a10
GPMC address 10 in A/D nonmultiplexed mode and Address 26 in A/D
multiplexed mode
O
N9
gpmc_a11
GPMC address 11 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
P9
gpmc_a12
GPMC address 12 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
P4
gpmc_a13
GPMC address 13 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
R3 / K7 / P2
gpmc_a14
GPMC address 14 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
T2 / M7 / P1
gpmc_a15
GPMC address 15 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
U2 / J5 / N2
gpmc_a16
GPMC address 16 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
U1 / K6 / R6
gpmc_a17
GPMC address 17 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
P3 / J7 / E1
gpmc_a18
GPMC address 18 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
R2 / J4 / H7
gpmc_a19
GPMC address 19 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
K7(3) / J6 / N1
gpmc_a20
GPMC address 20 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
M7(3) / H4 / P7
gpmc_a21
GPMC address 21 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
J5(3) / H5 / N6
gpmc_a22
GPMC address 22 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
K6(3) / H6 / M4
gpmc_a23
GPMC address 23 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
J7/ AG5/ N1 / P2 / F6
gpmc_a24
GPMC address 24 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
J4(3) / AF2 / P1 / D3
gpmc_a25
GPMC address 25 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
J6(3) / AF6 / N2 / E6
gpmc_a26
GPMC address 26 in A/D nonmultiplexed mode and unused in A/D
multiplexed mode
O
H4(3) / AF3 / R6 / F5
gpmc_a27
GPMC address 27 in A/D nonmultiplexed mode and Address 27 in A/D
multiplexed mode
O
H5(3) / AF4 / E1 / H7 /
G1
gpmc_cs0
GPMC Chip Select 0 (active low)
O
T1
gpmc_cs1
GPMC Chip Select 1 (active low)
O
H6
gpmc_cs2
GPMC Chip Select 2 (active low)
O
P2
gpmc_cs3
GPMC Chip Select 3 (active low)
O
P1
gpmc_cs4
GPMC Chip Select 4 (active low)
O
N6
gpmc_cs5
GPMC Chip Select 5 (active low)
O
M4
gpmc_cs6
GPMC Chip Select 6 (active low)
O
N1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-6. GPMC Signal Descriptions (continued)
SIGNAL NAME
gpmc_cs7
(1)(2)
gpmc_clk
DESCRIPTION
TYPE
BALL
GPMC Chip Select 7 (active low)
O
P7
GPMC Clock output
IO
P7
gpmc_advn_ale
GPMC address valid active low or address latch enable
O
N1
gpmc_oen_ren
GPMC output enable active low or read enable
O
M5
M3
gpmc_wen
GPMC write enable active low
O
gpmc_ben0
GPMC lower-byte enable active low
O
N6
gpmc_ben1
GPMC upper-byte enable active low
O
M4
gpmc_wait0
GPMC external indication of wait 0
I
N2
gpmc_wait1
GPMC external indication of wait 1
I
P7 / N1
(1) This clock signal is implemented as 'pad loopback' inside the device - the output signal is looped back through the input buffer to serve
as the internal reference signal. Series termination is recommended (as close to device pin as possible) to improve signal integrity of the
clock input. Any nonmonotonicity in voltage that occurs at the pad loopback clock pin between VIH and VIL must be less than VHYS.
(3) The internal pull resistors for balls K7, M7, J5, K6, J4, J6, H4, H5 are permanently disabled when sysboot15 is set to 1 as described in
the section Sysboot Configuration of the Device TRM. If internal pull-up/down resistors are desired on these balls then sysboot15 should
be set to 0. If gpmc boot mode is used with SYSBOOT15 = 1 (not recommended) then external pull-downs should be implemented to
keep the address bus at logic-0 value during boot since the gpmc ms-address bits are Hi-Z during boot.
4.3.6
Timer
NOTE
For more information, see the Timers section of the Device TRM.
Table 4-7. Timer Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
timer1
PWM output/event trigger input
IO
M4/ E21
timer2
PWM output/event trigger input
IO
N6/ F20
timer3
PWM output/event trigger input
IO
N1/ F21
timer4
PWM output/event trigger input
IO
P7/ D12
timer5
PWM output/event trigger input
IO
U2/ B12
timer6
PWM output/event trigger input
IO
T2/ A11
timer7
PWM output/event trigger input
IO
R3/ B13
timer8
PWM output/event trigger input
IO
P4/ A12
timer9
PWM output/event trigger input
IO
P9/ E14
timer10
PWM output/event trigger input
IO
N9/ A13
timer11
PWM output/event trigger input
IO
R4/ G14
timer12
PWM output/event trigger input
IO
N7/ F14
timer13
PWM output/event trigger input
IO
D18/ AF8
timer14
PWM output/event trigger input
IO
E17/ AE9
timer15
PWM output/event trigger input
IO
B26/ AF9/ AC10
timer16
PWM output/event trigger input
IO
C23/ AD9/ AB10
4.3.7
I2C
NOTE
For more information, see the Serial Communication Interface / Multimaster High-Speed I2C
Controller / HS I2C Environment / HS I2C in I2C Mode section of the Device TRM.
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
103
ADVANCE INFORMATION
(2) The gpio6_16.clkout1 signal can be used as an “always-on” alternative to gpmc_clk provided that the external device can support the
associated timing. See Table 5-56, GPMC/NOR Flash Interface Switching Characteristics - Synchronous Mode - Default and Table 5-58,
GPMC/NOR Flash Interface Switching Characteristics - Synchronous Mode - Alternate for timing information.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
I2C1 and I2C2 do NOT support HS-mode.
Table 4-8. I2C Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
Inter-Integrated Circuit Interface 1 (I2C1)
i2c1_scl
I2C1 Clock
IOD
C20
i2c1_sda
I2C1 Data
IOD
C21
Inter-Integrated Circuit Interface 2 (I2C2)
i2c2_scl
I2C2 Clock
IOD
F17
i2c2_sda
I2C2 Data
IOD
C25
Inter-Integrated Circuit Interface 3 (I2C3)
i2c3_scl
I2C3 Clock
IOD
P7/ D14/ AB4/ F20
i2c3_sda
I2C3 Data
IOD
N1/ C14/ AC5/ E21
Inter-Integrated Circuit Interface 4 (I2C4)
ADVANCE INFORMATION
i2c4_scl
I2C4 Clock
IOD
R6/ J14/ A21/ Y9
i2c4_sda
I2C4 Data
IOD
T9/ B14/ C18/ W7
Inter-Integrated Circuit Interface 5 (I2C5)
4.3.8
i2c5_scl
I2C5 Clock
IOD
AB9/ P6/ F12
i2c5_sda
I2C5 Data
IOD
AA3/ R9/ G12
HDQ1W
NOTE
For more information, see the Serial Communication Interface / HDQ/1-Wire section of the
Device TRM.
Table 4-9. HDQ / 1-Wire Signal Descriptions
SIGNAL NAME
hdq0
4.3.9
DESCRIPTION
HDQ or 1-wire protocol single interface pin
TYPE
BALL
IOD
D18/ C23
UART
NOTE
For more information, see the Serial Communication Interface / UART/IrDA/CIR section of
the Device TRM.
Table 4-10. UART Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
Universal Asynchronous Receiver/Transmitter 1 (UART1)
104
uart1_dcdn
UART1 Data Carrier Detect active low
I
D28
uart1_dsrn
UART1 Data Set Ready active low
I
D26
uart1_dtrn
UART1 Data Terminal Ready active low
O
D27
uart1_rin
UART1 Ring Indicator
I
C28
uart1_rxd
UART1 Receive Data
I
B27
uart1_txd
UART1 Transmit Data
O
C26
uart1_ctsn
UART1 Clear to Send active low
I
E25
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-10. UART Signal Descriptions (continued)
SIGNAL NAME
uart1_rtsn
DESCRIPTION
UART1 Request to Send active low
TYPE
BALL
O
C27
Universal Asynchronous Receiver/Transmitter 2 (UART2)
uart2_rxd
UART2 Receive Data
I
D28
uart2_txd
UART2 Transmit Data
O
D26
uart2_ctsn
UART2 Clear to Send active low
I
D27
uart2_rtsn
UART2 Request to Send active low
O
C28
uart3_rxd
UART3 Receive Data for both normal UART mode and IrDA mode.
I
V2/ AB3/ A26 / D27
uart3_txd
UART3 Transmit Data
O
Y1/ AA4/ B22/ C28
uart3_ctsn
UART3 Clear to Send active low
I
U4/ W9/ G17/ D28
uart3_rtsn
UART3 Request to Send active low
O
V1/ V9/ D26/ B24
uart3_rctx
Remote control data
O
D28
uart3_sd
Infrared transceiver configure/shutdown
O
D26
uart3_irtx
Infrared data output
O
C28
Universal Asynchronous Receiver/Transmitter 4 (UART4)
uart4_rxd
UART4 Receive Data
I
V7/ G16/ B21
uart4_txd
UART4 Transmit Data
O
U7/ D17/ B20
uart4_ctsn
UART4 Clear to Send active low
I
V6
uart4_rtsn
UART4 Request to Send active low
O
U6
Universal Asynchronous Receiver/Transmitter 5 (UART5)
uart5_rxd
UART5 Receive Data
I
R6/ F11/ B19/ AC7/
G17
uart5_txd
UART5 Transmit Data
O
T9/ G10/ C17/ AC6/
B24
uart5_ctsn
UART5 Clear to Send active low
I
T6/ AC9
uart5_rtsn
UART5 Request to Send active low
O
T7/ AC3
Universal Asynchronous Receiver/Transmitter 6 (UART6)
uart6_rxd
UART6 Receive Data
I
P6/ E8/ G12/ W7
uart6_txd
UART6 Transmit Data
O
R9/ D9/ F12/ Y9
uart6_ctsn
UART6 Clear to Send active low
I
R5/ G13
uart6_rtsn
UART6 Request to Send active low
O
P5/ J11
Universal Asynchronous Receiver/Transmitter 7 (UART7)
uart7_rxd
UART7 Receive Data
I
T6/ AD9/ B7/ B18
uart7_txd
UART7 Transmit Data
O
T7/ AF9/ B8/ F15
uart7_ctsn
UART7 Clear to Send active low
I
AE9/ B19
uart7_rtsn
UART7 Request to Send active low
O
AF8/ C17
Universal Asynchronous Receiver/Transmitter 8 (UART8)
uart8_rxd
UART8 Receive Data
I
AE8/ R5/ C18/ G20
uart8_txd
UART8 Transmit Data
O
AD8/ P5/ A21/ G19
uart8_ctsn
UART8 Clear to Send active low
I
AG7/ G16
uart8_rtsn
UART8 Request to Send active low
O
AH6/ D17
Universal Asynchronous Receiver/Transmitter 9 (UART9)
uart9_rxd
UART9 Receive Data
I
G1/ AA3/ E25
uart9_txd
UART9 Transmit Data
O
G6/ AB9/ C27
uart9_ctsn
UART9 Clear to Send active low
I
F2/ AB3
uart9_rtsn
UART9 Request to Send active low
O
F3/ AA4
I
D1/ E21/ AC8/ D27
Universal Asynchronous Receiver/Transmitter 10 (UART10)
uart10_rxd
UART10 Receive Data
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
105
ADVANCE INFORMATION
Universal Asynchronous Receiver/Transmitter 3 (UART3)/IrDA
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-10. UART Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
TYPE
BALL
O
E2/ F20/ AD6/ C28
UART10 Clear to Send active low
I
D2/ AB8
UART10 Request to Send active low
O
F4/ AB5
uart10_txd
UART10 Transmit Data
uart10_ctsn
uart10_rtsn
4.3.10 McSPI
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are applicable for all combinations of signals for SPI1 and SPI2.
However, the timings are valid only for SPI3 and SPI4 if signals within a single
IOSET are used. The IOSETS are defined in the Table 5-75.
ADVANCE INFORMATION
NOTE
For more information, see the Serial Communication Interface / Multichannel Serial
Peripheral Interface section of the Device TRM.
Table 4-11. SPI Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
A25
Serial Peripheral Interface 1
spi1_sclk(1)
SPI1 Clock
IO
spi1_d1
SPI1 Data. Can be configured as either MISO or MOSI.
IO
F16
spi1_d0
SPI1 Data. Can be configured as either MISO or MOSI.
IO
B25
spi1_cs0
SPI1 Chip Select
IO
A24
spi1_cs1
SPI1 Chip Select
IO
A22
spi1_cs2
SPI1 Chip Select
IO
B21
spi1_cs3
SPI1 Chip Select
IO
B20
Serial Peripheral Interface 2
spi2_sclk(1)
SPI2 Clock
IO
A26
spi2_d1
SPI2 Data. Can be configured as either MISO or MOSI.
IO
B22
spi2_d0
SPI2 Data. Can be configured as either MISO or MOSI.
IO
G17
spi2_cs0
SPI2 Chip Select
IO
B24
spi2_cs1
SPI2 Chip Select
IO
A22
spi2_cs2
SPI2 Chip Select
IO
B21
spi2_cs3
SPI2 Chip Select
IO
B20
SPI3 Clock
IO
AD9 / V2 / B12 /
E11 / AC4 / C18
spi3_d1
SPI3 Data. Can be configured as either MISO or MOSI.
IO
AF9 / Y1 / B10 / A11
/ A21 / AC7
spi3_d0
SPI3 Data. Can be configured as either MISO or MOSI.
IO
AE9 / W9 / C11 /
B13 / AC6 / G16
spi3_cs0
SPI3 Chip Select
IO
AF8 / V9 / D11 / A12
/ AC9 / D17
spi3_cs1
SPI3 Chip Select
IO
B11 / AC3 / E14
spi3_cs2
SPI3 Chip Select
IO
F11
spi3_cs3
SPI3 Chip Select
IO
A10
Serial Peripheral Interface 3
spi3_sclk(1)
106
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-11. SPI Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
TYPE
BALL
SPI4 Clock
IO
N7 / G1 / AA3 / V7 /
AC8
spi4_d1
SPI4 Data. Can be configured as either MISO or MOSI.
IO
R4 / G6 / AB9 / U7 /
AD6
spi4_d0
SPI4 Data. Can be configured as either MISO or MOSI.
IO
N9/ F2 / AB3 / V6 /
AB8
spi4_cs0
SPI4 Chip Select
IO
P9 / F3 / AA4 / U6 /
AB5
spi4_cs1
SPI4 Chip Select
IO
P4 / Y1
spi4_cs2
SPI4 Chip Select
IO
R3 / W9
spi4_cs3
SPI4 Chip Select
IO
T2 / V9
Serial Peripheral Interface 4
spi4_sclk(1)
(1) This clock signal is implemented as 'pad loopback' inside the device - the output signal is looped back through the input buffer to serve
as the internal reference signal. Series termination is recommended (as close to device pin as possible) to improve signal integrity of the
clock input. Any nonmonotonicity in voltage that occurs at the pad loopback clock pin between VIH and VIL must be less than VHYS.
ADVANCE INFORMATION
4.3.11 QSPI
NOTE
For more information, see the Serial Communication Interface / Quad Serial Peripheral
Interface section of the Device TRM.
Table 4-12. QSPI Signal Descriptions
SIGNAL NAME
TYPE
BALL
qspi1_sclk
DESCRIPTION
QSPI1 Serial Clock
O
R2
qspi1_rtclk
QSPI1 Return Clock Input. Must be connected from QSPI1_SCLK on PCB. Refer
to PCB Guidelines for QSPI1.
I
R3
qspi1_d0
QSPI1 Data[0]. This pin is output data for all commands/writes and for dual read
and quad read modes it becomes input data pin during read phase.
IO
U1
qspi1_d1
QSPI1 Data[1]. Input read data in all modes.
I
P3
qspi1_d2
QSPI1 Data[2]. This pin is used only in quad read mode as input data pin during
read phase
I
U2
qspi1_d3
QSPI1 Data[3]. This pin is used only in quad read mode as input data pin during
read phase
I
T2
qspi1_cs0
QSPI1 Chip Select[0]. This pin is Used for QSPI1 boot modes.
O
P2
qspi1_cs1
QSPI1 Chip Select[1]
O
P1
qspi1_cs2
QSPI1 Chip Select[2]
O
T7
qspi1_cs3
QSPI1 Chip Select[3]
O
P6
4.3.12 McASP
NOTE
For more information, see the Serial Communication Interface / Multichannel Audio Serial
Port (McASP) section of the Device TRM.
Table 4-13. McASP Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
IO
G12
Multichannel Audio Serial Port 1
mcasp1_axr0
McASP1 Transmit/Receive Data
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
107
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-13. McASP Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
TYPE
BALL
mcasp1_axr1
McASP1 Transmit/Receive Data
IO
F12
mcasp1_axr2
McASP1 Transmit/Receive Data
IO
G13
mcasp1_axr3
McASP1 Transmit/Receive Data
IO
J11
mcasp1_axr4
McASP1 Transmit/Receive Data
IO
D18 / E12
mcasp1_axr5
McASP1 Transmit/Receive Data
IO
E17 / F13
mcasp1_axr6
McASP1 Transmit/Receive Data
IO
B26 / C12
mcasp1_axr7
McASP1 Transmit/Receive Data
IO
C23 / D12
mcasp1_axr8
McASP1 Transmit/Receive Data
IO
E21 / B12
mcasp1_axr9
McASP1 Transmit/Receive Data
IO
F20 / A11
mcasp1_axr10
McASP1 Transmit/Receive Data
IO
F21 / B13
mcasp1_axr11
McASP1 Transmit/Receive Data
IO
A12
mcasp1_axr12
McASP1 Transmit/Receive Data
IO
E14
mcasp1_axr13
McASP1 Transmit/Receive Data
IO
A13
mcasp1_axr14
McASP1 Transmit/Receive Data
IO
G14
mcasp1_axr15
McASP1 Transmit/Receive Data
IO
F14
mcasp1_fsx
McASP1 Transmit Frame Sync
IO
D14
McASP1 Receive Bit Clock
IO
B14
mcasp1_aclkr(1)
mcasp1_fsr
DESCRIPTION
McASP1 Receive Frame Sync
IO
J14
mcasp1_ahclkx
McASP1 Transmit High-Frequency Master Clock
O
D18
mcasp1_aclkx(1)
McASP1 Transmit Bit Clock
IO
C14
B15
Multichannel Audio Serial Port 2
mcasp2_axr0
McASP2 Transmit/Receive Data
IO
mcasp2_axr1
McASP2 Transmit/Receive Data
IO
A15
mcasp2_axr2
McASP2 Transmit/Receive Data
IO
C15
mcasp2_axr3
McASP2 Transmit/Receive Data
IO
A16
mcasp2_axr4
McASP2 Transmit/Receive Data
IO
D15
mcasp2_axr5
McASP2 Transmit/Receive Data
IO
B16
mcasp2_axr6
McASP2 Transmit/Receive Data
IO
B17
mcasp2_axr7
McASP2 Transmit/Receive Data
IO
A17
mcasp2_axr8
McASP2 Transmit/Receive Data
IO
D18
mcasp2_axr9
McASP2 Transmit/Receive Data
IO
E17
mcasp2_axr10
McASP2 Transmit/Receive Data
IO
B26
mcasp2_axr11
McASP2 Transmit/Receive Data
IO
C23
mcasp2_axr12
McASP2 Transmit/Receive Data
IO
B18
mcasp2_axr13
McASP2 Transmit/Receive Data
IO
F15
mcasp2_axr14
McASP2 Transmit/Receive Data
IO
B19
mcasp2_axr15
McASP2 Transmit/Receive Data
IO
C17
mcasp2_fsx
McASP2 Transmit Frame Sync
IO
A18
McASP2 Receive Bit Clock
IO
E15
McASP2 Receive Frame Sync
IO
A20
McASP2 Transmit High-Frequency Master Clock
O
E17
McASP2 Transmit Bit Clock
IO
A19
mcasp2_aclkr(1)
mcasp2_fsr
mcasp2_ahclkx
(1)
mcasp2_aclkx
Multichannel Audio Serial Port 3
108
mcasp3_axr0
McASP3 Transmit/Receive Data
IO
B19
mcasp3_axr1
McASP3 Transmit/Receive Data
IO
C17
mcasp3_axr2
McASP3 Transmit/Receive Data
IO
C15
mcasp3_axr3
McASP3 Transmit/Receive Data
IO
A16
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-13. McASP Signal Descriptions (continued)
SIGNAL NAME
mcasp3_fsx
DESCRIPTION
McASP3 Transmit Frame Sync
TYPE
BALL
IO
F15
mcasp3_ahclkx
McASP3 Transmit High-Frequency Master Clock
O
B26
mcasp3_aclkx(1)
McASP3 Transmit Bit Clock
IO
B18
mcasp3_aclkr(1)
McASP3 Receive Bit Clock
IO
B18
McASP3 Receive Frame Sync
IO
F15
mcasp3_fsr
mcasp4_axr0
McASP4 Transmit/Receive Data
IO
G16
mcasp4_axr1
McASP4 Transmit/Receive Data
IO
D17
mcasp4_axr2
McASP4 Transmit/Receive Data
IO
E12
mcasp4_axr3
McASP4 Transmit/Receive Data
IO
F13
mcasp4_fsx
McASP4 Transmit Frame Sync
IO
A21
mcasp4_ahclkx
McASP4 Transmit High-Frequency Master Clock
O
C23
mcasp4_aclkx(1)
McASP4 Transmit Bit Clock
IO
C18
mcasp4_aclkr(1)
McASP4 Receive Bit Clock
IO
C18
McASP4 Receive Frame Sync
IO
A21
mcasp4_fsr
ADVANCE INFORMATION
Multichannel Audio Serial Port 4
Multichannel Audio Serial Port 5
mcasp5_axr0
McASP5 Transmit/Receive Data
IO
AB3
mcasp5_axr1
McASP5 Transmit/Receive Data
IO
AA4
mcasp5_axr2
McASP5 Transmit/Receive Data
IO
C12
mcasp5_axr3
McASP5 Transmit/Receive Data
IO
D12
mcasp5_fsx
McASP5 Transmit Frame Sync
IO
AB9
mcasp5_ahclkx
McASP5 Transmit High-Frequency Master Clock
O
D18
mcasp5_aclkx(1)
McASP5 Transmit Bit Clock
IO
AA3
mcasp5_aclkr(1)
McASP5 Receive Bit Clock
IO
AA3
McASP5 Receive Frame Sync
IO
AB9
B12
mcasp5_fsr
Multichannel Audio Serial Port 6
mcasp6_axr0
McASP6 Transmit/Receive Data
IO
mcasp6_axr1
McASP6 Transmit/Receive Data
IO
A11
mcasp6_axr2
McASP6 Transmit/Receive Data
IO
G13
mcasp6_axr3
McASP6 Transmit/Receive Data
IO
J11
mcasp6_ahclkx
McASP6 Transmit High-Frequency Master Clock
O
E17
mcasp6_aclkx(1)
McASP6 Transmit Bit Clock
IO
B13
McASP6 Transmit Frame Sync
IO
A12
McASP6 Receive Bit Clock
IO
B13
McASP6 Receive Frame Sync
IO
A12
mcasp6_fsx
mcasp6_aclkr(1)
mcasp6_fsr
Multichannel Audio Serial Port 7
mcasp7_axr0
McASP7 Transmit/Receive Data
IO
E14
mcasp7_axr1
McASP7 Transmit/Receive Data
IO
A13
mcasp7_axr2
McASP7 Transmit/Receive Data
IO
B14
mcasp7_axr3
McASP7 Transmit/Receive Data
IO
J14
mcasp7_ahclkx
McASP7 Transmit High-Frequency Master Clock
O
B26
mcasp7_aclkx(1)
McASP7 Transmit Bit Clock
IO
G14
McASP7 Transmit Frame Sync
IO
F14
McASP7 Receive Bit Clock
IO
G14
McASP7 Receive Frame Sync
IO
F14
IO
D15
mcasp7_fsx
mcasp7_aclkr(1)
mcasp7_fsr
Multichannel Audio Serial Port 8
mcasp8_axr0
McASP8 Transmit/Receive Data
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
109
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-13. McASP Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
mcasp8_axr1
DESCRIPTION
McASP8 Transmit/Receive Data
IO
B16
mcasp8_axr2
McASP8 Transmit/Receive Data
IO
E15
mcasp8_axr3
McASP8 Transmit/Receive Data
IO
A20
mcasp8_ahclkx
McASP8 Transmit High-Frequency Master Clock
O
C23
mcasp8_aclkx(1)
McASP8 Transmit Bit Clock
IO
B17
McASP8 Transmit Frame Sync
IO
A17
McASP8 Receive Bit Clock
IO
B17
McASP8 Receive Frame Sync
IO
A17
mcasp8_fsx
mcasp8_aclkr(1)
mcasp8_fsr
(1) This clock signal is implemented as 'pad loopback' inside the device - the output signal is looped back through the input buffer to serve
as the internal reference signal. Series termination is recommended (as close to device pin as possible) to improve signal integrity of the
clock input. Any nonmonotonicity in voltage that occurs at the pad loopback clock pin between VIH and VIL must be less than VHYS.
4.3.13 USB
NOTE
ADVANCE INFORMATION
For more information, see Serial Communication Interface / SuperSpeed USB DRD section
of the Device TRM.
Table 4-14. USB Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
usb1_dp
USB1 USB2.0 differential signal pair (positive)
IODS
AD12
usb1_dm
USB1 USB2.0 differential signal pair (negative)
IODS
AC12
O
AB10
Universal Serial Bus 1
usb1_drvvbus
USB1 Drive VBUS signal
usb_rxn0
USB1 USB3.0 receiver negative lane
IDS
AF12
usb_rxp0
USB1 USB3.0 receiver positive lane
IDS
AE12
usb_txn0
USB1 USB3.0 transmitter negative lane
ODS
AC11
usb_txp0
USB1 USB3.0 transmitter positive lane
ODS
AD11
usb2_dp
USB2 USB2.0 differential signal pair (positive)
IODS
AE11
usb2_dm
USB2 USB2.0 differential signal pair (negative)
IODS
AF11
O
AC10
Universal Serial Bus 2
usb2_drvvbus
USB2 Drive VBUS signal
4.3.14 SATA
NOTE
For more information, see the Serial Communication Interfaces / SATA Controller section of
the Device TRM.
Table 4-15. SATA Signal Descriptions
SIGNAL NAME
110
DESCRIPTION
TYPE
BALL
sata1_rxn0
SATA differential negative receiver lane 0
IDS
AH9
sata1_rxp0
SATA differential positive receiver lane 0
IDS
AG9
sata1_txn0
SATA differential negative transmitter lane 0
ODS
AG10
sata1_txp0
SATA differential positive transmitter lane 0
ODS
AH10
sata1_led
SATA channel activity indicator
O
A22 / G19
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
4.3.15 PCIe
NOTE
For more information, see the Serial Communication Interfaces / PCIe Controllers and the
Shared PHY Component Subsystems / PCIe PHY Subsystem sections of the Device TRM.
SIGNAL NAME
DESCRIPTION
TYPE
BALL
AG13
pcie_rxn0
PCIe1_PHY_RX Receive Data Lane 0 (negative) - mapped to PCIe_SS1 only.
IDS
pcie_rxp0
PCIe1_PHY_RX Receive Data Lane 0 (positive) - mapped to PCIe_SS1 only.
IDS
AH13
pcie_txn0
PCIe1_PHY_TX Transmit Data Lane 0 (negative) - mapped to PCIe_SS1 only.
ODS
AG14
pcie_txp0
PCIe1_PHY_TX Transmit Data Lane 0 (positive) - mapped to PCIe_SS1 only.
ODS
AH14
pcie_rxn1
PCIe2_PHY_RX Receive Data Lane 1 (negative) - mapped to either PCIe_SS1
(dual lane- mode) or PCIe_SS2 (single lane- mode)
IDS
AG11
pcie_rxp1
PCIe2_PHY_RX Receive Data Lane 1 (positive) - mapped to either PCIe_SS1
(dual lane- mode) or PCIe_SS2 (single lane- mode)
IDS
AH11
pcie_txn1
PCIe2_PHY_TX Transmit Data Lane 1 (negative) - mapped to either PCIe_SS1
(dual lane- mode) or PCIe_SS2 (single lane- mode)
ODS
AG12
pcie_txp1
PCIe2_PHY_TX Transmit Data Lane 1 (positive) - mapped to either PCIe_SS1
(dual lane- mode) or PCIe_SS2 (single lane- mode)
ODS
AH12
ljcb_clkp
PCIe1_PHY / PCIe2_PHY shared Reference Clock Input / Output Differential Pair
(positive)
IODS
AG15
ljcb_clkn
PCIe1_PHY / PCIe2_PHY shared Reference Clock Input / Output Differential Pair
(negative)
IODS
AH15
ADVANCE INFORMATION
Table 4-16. PCIe Signal Descriptions
4.3.16 DCAN and MCAN
NOTE
For more information, see the Serial Communication Interface / DCAN and MCAN section of
the Device TRM.
Table 4-17. DCAN Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
DCAN 1
dcan1_tx
DCAN1 transmit data pin
IO
G20
dcan1_rx
DCAN1 receive data pin
IO
G19 / AD17
dcan2_tx
DCAN2 transmit data pin
IO
E21 / B21
dcan2_rx
DCAN2 receive data pin
IO
F20/ AC17 / B20
mcan_tx
MCAN transmit data pin
IO
E21 / G20
mcan_rx
MCAN receive data pin
IO
F20 / G19
DCAN 2
MCAN
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
111
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
4.3.17 GMAC_SW
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are valid only if signals within a single IOSET are used. The
IOSETs are defined in the Table 5-102, Table 5-105, Table 5-110, and Table 5117.
NOTE
For more information, see the Serial Communication Interfaces / Ethernet Controller section
of the Device TRM.
Table 4-18. GMAC Signal Descriptions
SIGNAL NAME
ADVANCE INFORMATION
112
TYPE
BALL
rgmii0_txc
DESCRIPTION
RGMII0 Transmit Clock
O
W9
rgmii0_txctl
RGMII0 Transmit Enable
O
V9
rgmii0_txd3
RGMII0 Transmit Data
O
V7
rgmii0_txd2
RGMII0 Transmit Data
O
U7
rgmii0_txd1
RGMII0 Transmit Data
O
V6
rgmii0_txd0
RGMII0 Transmit Data
O
U6
rgmii0_rxc
RGMII0 Receive Clock
I
U5
rgmii0_rxctl
RGMII0 Receive Control
I
V5
rgmii0_rxd3
RGMII0 Receive Data
I
V4
rgmii0_rxd2
RGMII0 Receive Data
I
V3
rgmii0_rxd1
RGMII0 Receive Data
I
Y2
rgmii0_rxd0
RGMII0 Receive Data
I
W2
rgmii1_txc
RGMII1 Transmit Clock
O
D5
rgmii1_txctl
RGMII1 Transmit Enable
O
C2
rgmii1_txd3
RGMII1 Transmit Data
O
C3
rgmii1_txd2
RGMII1 Transmit Data
O
C4
rgmii1_txd1
RGMII1 Transmit Data
O
B2
rgmii1_txd0
RGMII1 Transmit Data
O
D6
rgmii1_rxc
RGMII1 Receive Clock
I
C5
rgmii1_rxctl
RGMII1 Receive Control
I
A3
rgmii1_rxd3
RGMII1 Receive Data
I
B3
rgmii1_rxd2
RGMII1 Receive Data
I
B4
rgmii1_rxd1
RGMII1 Receive Data
I
B5
rgmii1_rxd0
RGMII1 Receive Data
I
A4
mii1_rxd1
MII1 Receive Data
I
C1
mii1_rxd2
MII1 Receive Data
I
E4
mii1_rxd3
MII1 Receive Data
I
F5
mii1_rxd0
MII1 Receive Data
I
E6
mii1_rxclk
MII1 Receive Clock
I
D5
mii1_rxdv
MII1 Receive Data Valid
I
C2
mii1_txclk
MII1 Transmit Clock
I
C3
mii1_txd0
MII1 Transmit Data
O
C4
mii1_txd1
MII1 Transmit Data
O
B2
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
mii1_txd2
DESCRIPTION
MII1 Transmit Data
O
D6
mii1_txd3
MII1 Transmit Data
O
C5
mii1_txer
MII1 Transmit Error
I
A3
mii1_rxer
MII1 Receive Data Error
I
B3
mii1_col
MII1 Collision Detect (Sense)
I
B4
mii1_crs
MII1 Carrier Sense
I
B5
mii1_txen
MII1 Transmit Data Enable
O
A4
mii0_rxd1
MII0 Receive Data
I
V6
mii0_rxd2
MII0 Receive Data
I
V9
mii0_rxd3
MII0 Receive Data
I
W9
mii0_rxd0
MII0 Receive Data
I
U6
mii0_rxclk
MII0 Receive Clock
I
Y1
mii0_rxdv
MII0 Receive Data Valid
I
V2
mii0_txclk
MII0 Transmit Clock
I
U5
mii0_txd0
MII0 Transmit Data
O
W2
mii0_txd1
MII0 Transmit Data
O
Y2
mii0_txd2
MII0 Transmit Data
O
V4
mii0_txd3
MII0 Transmit Data
O
V5
mii0_txer
MII0 Transmit Error
I
U4
mii0_rxer
MII0 Receive Data Error
I
U7
mii0_col
MII0 Collision Detect (Sense)
I
V1
mii0_crs
MII0 Carrier Sense
I
V7
mii0_txen
MII0 Transmit Data Enable
O
V3
rmii0_crs
RMII0 Carrier Sense
I
V7
U7
ADVANCE INFORMATION
Table 4-18. GMAC Signal Descriptions (continued)
rmii0_rxer
RMII0 Receive Data Error
I
rmii0_rxd1
RMII0 Receive Data
I
V6
rmii0_rxd0
RMII0 Receive Data
I
U6
rmii0_txen
RMII0 Transmit Data Enable
O
V3
rmii1_crs
RMII1 Carrier Sense
I
V2
rmii1_rxer
RMII1 Receive Data Error
I
Y1
rmii1_rxd1
RMII1 Receive Data
I
W9
rmii1_rxd0
RMII1 Receive Data
I
V9
rmii1_txen
RMII1 Transmit Data Enable
O
U5
rmii1_txd1
RMII1 Transmit Data
O
V5
rmii1_txd0
RMII1 Transmit Data
O
V4
rmii0_txd1
RMII0 Transmit Data
O
Y2
rmii0_txd0
RMII0 Transmit Data
O
W2
mdio_d
MDIO Data
O
AB4 / B20 / F6 / U4
mdio_mclk
MDIO Clock
O
AC5 / B21 / D3 / V1
4.3.18 MLB
NOTE
Media Local Bus (MLB) is not available on this device, and balls listed in Table 4-19 must be
left unconnected.
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
113
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-19. MLB Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
mlbp_sig_p
Media Local Bus (MLB) Subsystem signal differential pair (positive)
IODS
AC1
mlbp_sig_n
Media Local Bus (MLB) Subsystem signal differential pair (negative)
IODS
AC2
mlbp_dat_p
Media Local Bus (MLB) Subsystem data differential pair (positive)
IODS
AA1
mlbp_dat_n
Media Local Bus (MLB) Subsystem data differential pair (negative)
IODS
AA2
mlbp_clk_p
Media Local Bus (MLB) Subsystem clock differential pair (positive)
IDS
AB1
mlbp_clk_n
Media Local Bus (MLB) Subsystem clock differential pair (negative)
IDS
AB2
TYPE
BALL
W6
4.3.19 eMMC/SD/SDIO
NOTE
For more information, see the HS MMC/SDIO section of the Device TRM.
Table 4-20. eMMC/SD/SDIO Signal Descriptions
ADVANCE INFORMATION
SIGNAL NAME
DESCRIPTION
Multi Media Card 1
mmc1_clk(1)
MMC1 clock
IO
mmc1_cmd
MMC1 command
IO
Y6
mmc1_sdcd
MMC1 Card Detect
I
W7
mmc1_sdwp
MMC1 Write Protect
I
Y9
mmc1_dat0
MMC1 data bit 0
IO
AA6
mmc1_dat1
MMC1 data bit 1
IO
Y4
mmc1_dat2
MMC1 data bit 2
IO
AA5
mmc1_dat3
MMC1 data bit 3
IO
Y3
mmc2_clk(1)
MMC2 clock
IO
J7
Multi Media Card 2
mmc2_cmd
MMC2 command
IO
H6
mmc2_sdcd
MMC2 Card Detect
I
G20
mmc2_sdwp
MMC2 Write Protect
I
G19
mmc2_dat0
MMC2 data bit 0
IO
J4
mmc2_dat1
MMC2 data bit 1
IO
J6
mmc2_dat2
MMC2 data bit 2
IO
H4
mmc2_dat3
MMC2 data bit 3
IO
H5
mmc2_dat4
MMC2 data bit 4
IO
K7
mmc2_dat5
MMC2 data bit 5
IO
M7
mmc2_dat6
MMC2 data bit 6
IO
J5
mmc2_dat7
MMC2 data bit 7
IO
K6
mmc3_clk(1)
MMC3 clock
IO
AD4
Multi Media Card 3
114
mmc3_cmd
MMC3 command
IO
AC4
mmc3_sdcd
MMC3 Card Detect
I
B21
mmc3_sdwp
MMC3 Write Protect
I
B20
mmc3_dat0
MMC3 data bit 0
IO
AC7
mmc3_dat1
MMC3 data bit 1
IO
AC6
mmc3_dat2
MMC3 data bit 2
IO
AC9
mmc3_dat3
MMC3 data bit 3
IO
AC3
mmc3_dat4
MMC3 data bit 4
IO
AC8
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-20. eMMC/SD/SDIO Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
TYPE
BALL
mmc3_dat5
MMC3 data bit 5
IO
AD6
mmc3_dat6
MMC3 data bit 6
IO
AB8
mmc3_dat7
MMC3 data bit 7
IO
AB5
mmc4_clk(1)
MMC4 clock
IO
E25
mmc4_cmd
MMC4 command
IO
C27
mmc4_sdcd
MMC4 Card Detect
I
B27
mmc4_sdwp
MMC4 Write Protect
I
C26
mmc4_dat0
MMC4 data bit 0
IO
D28
mmc4_dat1
MMC4 data bit 1
IO
D26
mmc4_dat2
MMC4 data bit 2
IO
D27
mmc4_dat3
MMC4 data bit 3
IO
C28
(1) By default, this clock signal is implemented as 'pad loopback' inside the device - the output signal is looped back through the input buffer
to serve as the internal reference signal. mmc1_clk and mmc2_clk have an optional software programmable setting to use an 'internal
loopback clock' instead of the default 'pad loopback clock'. If the 'pad loopback clock' is used, series termination is recommended (as
close to device pin as possible) to improve signal integrity of the clock input. Any nonmonotonicity in voltage that occurs at the pad
loopback clock pin between VIH and VIL must be less than VHYS.
4.3.20 GPIO
NOTE
For more information, see the General-Purpose Interface section of the Device TRM.
Table 4-21. GPIOs Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
GPIO 1
gpio1_0
General-Purpose Input
I
AD17
gpio1_1
General-Purpose Input
I
AC17
gpio1_2
General-Purpose Input
I
AB16
gpio1_3
General-Purpose Input
I
AC16
gpio1_4
General-Purpose Input/Output
IO
D15
gpio1_5
General-Purpose Input/Output
IO
A17
gpio1_6
General-Purpose Input/Output
IO
M6
gpio1_7
General-Purpose Input/Output
IO
M2
gpio1_8
General-Purpose Input/Output
IO
L5
gpio1_9
General-Purpose Input/Output
IO
M1
gpio1_10
General-Purpose Input/Output
IO
L6
gpio1_11
General-Purpose Input/Output
IO
L4
gpio1_12
General-Purpose Input/Output
IO
L3
gpio1_13
General-Purpose Input/Output
IO
L2
gpio1_14
General-Purpose Input/Output
IO
G20
gpio1_15
General-Purpose Input/Output
IO
G19
gpio1_16
General-Purpose Input/Output
IO
D27
gpio1_17
General-Purpose Input/Output
IO
C28
gpio1_18
General-Purpose Input/Output
IO
H1
gpio1_19
General-Purpose Input/Output
IO
J3
gpio1_20
General-Purpose Input/Output
IO
H2
gpio1_21
General-Purpose Input/Output
IO
H3
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
115
ADVANCE INFORMATION
Multi Media Card 4
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-21. GPIOs Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
gpio1_22
DESCRIPTION
General-Purpose Input/Output
IO
AC8
gpio1_23
General-Purpose Input/Output
IO
AD6
gpio1_24
General-Purpose Input/Output
IO
AB8
gpio1_25
General-Purpose Input/Output
IO
AB5
gpio1_26
General-Purpose Input/Output
IO
P6
gpio1_27
General-Purpose Input/Output
IO
R9
gpio1_28
General-Purpose Input/Output
IO
R5
gpio1_29
General-Purpose Input/Output
IO
P5
gpio1_30
General-Purpose Input/Output
IO
N7
gpio1_31
General-Purpose Input/Output
IO
R4
gpio2_0
General-Purpose Input/Output
IO
N9
gpio2_1
General-Purpose Input/Output
IO
P9
gpio2_2
General-Purpose Input/Output
IO
P4
gpio2_3
General-Purpose Input/Output
IO
R3
gpio2_4
General-Purpose Input/Output
IO
T2
gpio2_5
General-Purpose Input/Output
IO
U2
gpio2_6
General-Purpose Input/Output
IO
U1
gpio2_7
General-Purpose Input/Output
IO
P3
gpio2_8
General-Purpose Input/Output
IO
R2
gpio2_9
General-Purpose Input/Output
IO
K7
gpio2_10
General-Purpose Input/Output
IO
M7
gpio2_11
General-Purpose Input/Output
IO
J5
gpio2_12
General-Purpose Input/Output
IO
K6
gpio2_13
General-Purpose Input/Output
IO
J7
gpio2_14
General-Purpose Input/Output
IO
J4
gpio2_15
General-Purpose Input/Output
IO
J6
gpio2_16
General-Purpose Input/Output
IO
H4
gpio2_17
General-Purpose Input/Output
IO
H5
gpio2_18
General-Purpose Input/Output
IO
H6
gpio2_19
General-Purpose Input/Output
IO
T1
gpio2_20
General-Purpose Input/Output
IO
P2
gpio2_21
General-Purpose Input/Output
IO
P1
gpio2_22
General-Purpose Input/Output
IO
P7
gpio2_23
General-Purpose Input/Output
IO
N1
gpio2_24
General-Purpose Input/Output
IO
M5
gpio2_25
General-Purpose Input/Output
IO
M3
gpio2_26
General-Purpose Input/Output
IO
N6
gpio2_27
General-Purpose Input/Output
IO
M4
gpio2_28
General-Purpose Input/Output
IO
N2
gpio2_29
General-Purpose Input/Output
IO
B17
gpio2_30
General-Purpose Input/Output
IO
AG8
gpio2_31
General-Purpose Input/Output
IO
AH7
gpio3_0
General-Purpose Input/Output
IO
AD9
gpio3_1
General-Purpose Input/Output
IO
AF9
gpio3_2
General-Purpose Input/Output
IO
AE9
GPIO 2
ADVANCE INFORMATION
GPIO 3
116
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
gpio3_3
DESCRIPTION
General-Purpose Input/Output
IO
AF8
gpio3_4
General-Purpose Input/Output
IO
AE8
gpio3_5
General-Purpose Input/Output
IO
AD8
gpio3_6
General-Purpose Input/Output
IO
AG7
gpio3_7
General-Purpose Input/Output
IO
AH6
gpio3_8
General-Purpose Input/Output
IO
AH3
gpio3_9
General-Purpose Input/Output
IO
AH5
gpio3_10
General-Purpose Input/Output
IO
AG6
gpio3_11
General-Purpose Input/Output
IO
AH4
gpio3_12
General-Purpose Input/Output
IO
AG4
gpio3_13
General-Purpose Input/Output
IO
AG2
gpio3_14
General-Purpose Input/Output
IO
AG3
gpio3_15
General-Purpose Input/Output
IO
AG5
gpio3_16
General-Purpose Input/Output
IO
AF2
gpio3_17
General-Purpose Input/Output
IO
AF6
gpio3_18
General-Purpose Input/Output
IO
AF3
gpio3_19
General-Purpose Input/Output
IO
AF4
gpio3_20
General-Purpose Input/Output
IO
AF1
gpio3_21
General-Purpose Input/Output
IO
AE3
gpio3_22
General-Purpose Input/Output
IO
AE5
gpio3_23
General-Purpose Input/Output
IO
AE1
gpio3_24
General-Purpose Input/Output
IO
AE2
gpio3_25
General-Purpose Input/Output
IO
AE6
gpio3_26
General-Purpose Input/Output
IO
AD2
gpio3_27
General-Purpose Input/Output
IO
AD3
gpio3_28
General-Purpose Input/Output
IO
E1
gpio3_29
General-Purpose Input/Output
IO
G2
gpio3_30
General-Purpose Input/Output
IO
H7
gpio3_31
General-Purpose Input/Output
IO
G1
gpio4_0
General-Purpose Input/Output
IO
G6
gpio4_1
General-Purpose Input/Output
IO
F2
gpio4_2
General-Purpose Input/Output
IO
F3
gpio4_3
General-Purpose Input/Output
IO
D1
gpio4_4
General-Purpose Input/Output
IO
E2
gpio4_5
General-Purpose Input/Output
IO
D2
gpio4_6
General-Purpose Input/Output
IO
F4
gpio4_7
General-Purpose Input/Output
IO
C1
gpio4_8
General-Purpose Input/Output
IO
E4
gpio4_9
General-Purpose Input/Output
IO
F5
gpio4_10
General-Purpose Input/Output
IO
E6
gpio4_11
General-Purpose Input/Output
IO
D3
gpio4_12
General-Purpose Input/Output
IO
F6
gpio4_13
General-Purpose Input/Output
IO
D5
gpio4_14
General-Purpose Input/Output
IO
C2
gpio4_15
General-Purpose Input/Output
IO
C3
gpio4_16
General-Purpose Input/Output
IO
C4
ADVANCE INFORMATION
Table 4-21. GPIOs Signal Descriptions (continued)
GPIO 4
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
117
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-21. GPIOs Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
TYPE
BALL
gpio4_17
DESCRIPTION
General-Purpose Input/Output
IO
A12
gpio4_18
General-Purpose Input/Output
IO
E14
gpio4_19
General-Purpose Input/Output
IO
D11
gpio4_20
General-Purpose Input/Output
IO
B10
gpio4_21
General-Purpose Input/Output
IO
B11
gpio4_22
General-Purpose Input/Output
IO
C11
gpio4_23
General-Purpose Input/Output
IO
E11
gpio4_24
General-Purpose Input/Output
IO
B2
gpio4_25
General-Purpose Input/Output
IO
D6
gpio4_26
General-Purpose Input/Output
IO
C5
gpio4_27
General-Purpose Input/Output
IO
A3
gpio4_28
General-Purpose Input/Output
IO
B3
gpio4_29
General-Purpose Input/Output
IO
B4
gpio4_30
General-Purpose Input/Output
IO
B5
gpio4_31
General-Purpose Input/Output
IO
A4
gpio5_0
General-Purpose Input/Output
IO
B14
gpio5_1
General-Purpose Input/Output
IO
J14
gpio5_2
General-Purpose Input/Output
IO
G12
gpio5_3
General-Purpose Input/Output
IO
F12
gpio5_4
General-Purpose Input/Output
IO
G13
gpio5_5
General-Purpose Input/Output
IO
J11
gpio5_6
General-Purpose Input/Output
IO
E12
gpio5_7
General-Purpose Input/Output
IO
F13
gpio5_8
General-Purpose Input/Output
IO
C12
gpio5_9
General-Purpose Input/Output
IO
D12
gpio5_10
General-Purpose Input/Output
IO
B12
gpio5_11
General-Purpose Input/Output
IO
A11
gpio5_12
General-Purpose Input/Output
IO
B13
gpio5_13
General-Purpose Input/Output
IO
B18
gpio5_14
General-Purpose Input/Output
IO
F15
gpio5_15
General-Purpose Input/Output
IO
V1
gpio5_16
General-Purpose Input/Output
IO
U4
gpio5_17
General-Purpose Input/Output
IO
U3
gpio5_18
General-Purpose Input/Output
IO
V2
gpio5_19
General-Purpose Input/Output
IO
Y1
gpio5_20
General-Purpose Input/Output
IO
W9
gpio5_21
General-Purpose Input/Output
IO
V9
gpio5_22
General-Purpose Input/Output
IO
V7
gpio5_23
General-Purpose Input/Output
IO
U7
gpio5_24
General-Purpose Input/Output
IO
V6
gpio5_25
General-Purpose Input/Output
IO
U6
gpio5_26
General-Purpose Input/Output
IO
U5
gpio5_27
General-Purpose Input/Output
IO
V5
gpio5_28
General-Purpose Input/Output
IO
V4
gpio5_29
General-Purpose Input/Output
IO
V3
gpio5_30
General-Purpose Input/Output
IO
Y2
GPIO 5
118
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-21. GPIOs Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
General-Purpose Input/Output
IO
W2
gpio6_4
General-Purpose Input/Output
IO
A13
gpio6_5
General-Purpose Input/Output
IO
G14
gpio6_6
General-Purpose Input/Output
IO
F14
gpio6_7
General-Purpose Input/Output
IO
B16
gpio6_8
General-Purpose Input/Output
IO
C15
gpio5_31
DESCRIPTION
gpio6_9
General-Purpose Input/Output
IO
A16
gpio6_10
General-Purpose Input/Output
IO
AC5
gpio6_11
General-Purpose Input/Output
IO
AB4
gpio6_12
General-Purpose Input/Output
IO
AB10
gpio6_13
General-Purpose Input/Output
IO
AC10
gpio6_14
General-Purpose Input/Output
IO
E21
gpio6_15
General-Purpose Input/Output
IO
F20
gpio6_16
General-Purpose Input/Output
IO
F21
gpio6_17
General-Purpose Input/Output
IO
D18
gpio6_18
General-Purpose Input/Output
IO
E17
gpio6_19
General-Purpose Input/Output
IO
B26
gpio6_20
General-Purpose Input/Output
IO
C23
gpio6_21
General-Purpose Input/Output
IO
W6
gpio6_22
General-Purpose Input/Output
IO
Y6
gpio6_23
General-Purpose Input/Output
IO
AA6
gpio6_24
General-Purpose Input/Output
IO
Y4
gpio6_25
General-Purpose Input/Output
IO
AA5
gpio6_26
General-Purpose Input/Output
IO
Y3
gpio6_27
General-Purpose Input/Output
IO
W7
gpio6_28
General-Purpose Input/Output
IO
Y9
gpio6_29
General-Purpose Input/Output
IO
AD4
gpio6_30
General-Purpose Input/Output
IO
AC4
gpio6_31
General-Purpose Input/Output
IO
AC7
gpio7_0
General-Purpose Input/Output
IO
AC6
gpio7_1
General-Purpose Input/Output
IO
AC9
gpio7_2
General-Purpose Input/Output
IO
AC3
gpio7_3
General-Purpose Input/Output
IO
R6
gpio7_4
General-Purpose Input/Output
IO
T9
gpio7_5
General-Purpose Input/Output
IO
T6
gpio7_6
General-Purpose Input/Output
IO
T7
gpio7_7
General-Purpose Input/Output
IO
A25
gpio7_8
General-Purpose Input/Output
IO
F16
gpio7_9
General-Purpose Input/Output
IO
B25
gpio7_10
General-Purpose Input/Output
IO
A24
gpio7_11
General-Purpose Input/Output
IO
A22
gpio7_12
General-Purpose Input/Output
IO
B21
gpio7_13
General-Purpose Input/Output
IO
B20
gpio7_14
General-Purpose Input/Output
IO
A26
gpio7_15
General-Purpose Input/Output
IO
B22
ADVANCE INFORMATION
GPIO 6
GPIO 7
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
119
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-21. GPIOs Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
TYPE
BALL
gpio7_16
DESCRIPTION
General-Purpose Input/Output
IO
G17
gpio7_17
General-Purpose Input/Output
IO
B24
gpio7_18
General-Purpose Input/Output
IO
L1
gpio7_19
General-Purpose Input/Output
IO
K2
gpio7_22
General-Purpose Input/Output
IO
B27
gpio7_23
General-Purpose Input/Output
IO
C26
gpio7_24
General-Purpose Input/Output
IO
E25
gpio7_25
General-Purpose Input/Output
IO
C27
gpio7_26
General-Purpose Input/Output
IO
D28
gpio7_27
General-Purpose Input/Output
IO
D26
gpio7_28
General-Purpose Input/Output
IO
J1
gpio7_29
General-Purpose Input/Output
IO
J2
gpio7_30
General-Purpose Input/Output
IO
D14
gpio7_31
General-Purpose Input/Output
IO
C14
gpio8_0
General-Purpose Input/Output
IO
F11
gpio8_1
General-Purpose Input/Output
IO
G10
gpio8_2
General-Purpose Input/Output
IO
F10
gpio8_3
General-Purpose Input/Output
IO
G11
gpio8_4
General-Purpose Input/Output
IO
E9
gpio8_5
General-Purpose Input/Output
IO
F9
gpio8_6
General-Purpose Input/Output
IO
F8
gpio8_7
General-Purpose Input/Output
IO
E7
gpio8_8
General-Purpose Input/Output
IO
E8
GPIO 8
120
gpio8_9
General-Purpose Input/Output
IO
D9
gpio8_10
General-Purpose Input/Output
IO
D7
gpio8_11
General-Purpose Input/Output
IO
D8
gpio8_12
General-Purpose Input/Output
IO
A5
gpio8_13
General-Purpose Input/Output
IO
C6
gpio8_14
General-Purpose Input/Output
IO
C8
gpio8_15
General-Purpose Input/Output
IO
C7
gpio8_16
General-Purpose Input/Output
IO
B7
gpio8_17
General-Purpose Input/Output
IO
B8
gpio8_18
General-Purpose Input/Output
IO
A7
gpio8_19
General-Purpose Input/Output
IO
A8
gpio8_20
General-Purpose Input/Output
IO
C9
gpio8_21
General-Purpose Input/Output
IO
A9
gpio8_22
General-Purpose Input/Output
IO
B9
gpio8_23
General-Purpose Input/Output
IO
A10
gpio8_27
General-Purpose Input
I
D23
gpio8_28
General-Purpose Input/Output
IO
F19
gpio8_29
General-Purpose Input/Output
IO
E18
gpio8_30
General-Purpose Input/Output
IO
G21
gpio8_31
General-Purpose Input/Output
IO
D24
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
4.3.21 KBD
NOTE
For more information, see Keyboard Controller section of the Device TRM.
SIGNAL NAME
TYPE
BALL
kbd_row0
DESCRIPTION
Keypad row 0
I
AD9/ E1
kbd_row1
Keypad row 1
I
AF9/ G2
kbd_row2
Keypad row 2
I
AG4/ G1
kbd_row3
Keypad row 3
I
AG2/ G6
kbd_row4
Keypad row 4
I
AG3/ F2
kbd_row5
Keypad row 5
I
AG5/ F3
kbd_row6
Keypad row 6
I
AF2/ D1
kbd_row7
Keypad row 7
I
AF6/ F6
kbd_row8
Keypad row 8
I
AF3/ C2
kbd_col0
Keypad column 0
O
AF4/ E2
kbd_col1
Keypad column 1
O
AF1/ D2
kbd_col2
Keypad column 2
O
AE3/ F4
kbd_col3
Keypad column 3
O
AE5/ C1
kbd_col4
Keypad column 4
O
AE1/ E4
kbd_col5
Keypad column 5
O
AE2/ F5
kbd_col6
Keypad column 6
O
AE6/ E6
kbd_col7
Keypad column 7
O
AD2/ D3
kbd_col8
Keypad column 8
O
AD3/ D5
ADVANCE INFORMATION
Table 4-22. Keyboard Signal Descriptions
4.3.22 PWM
NOTE
For more information, see the Pulse-Width Modulation (PWM) subsystem section of the
Device TRM.
Table 4-23. PWM Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
PWMSS1
eQEP1A_in
EQEP1 Quadrature Input A
I
E1/ AD9
eQEP1B_in
EQEP1 Quadrature Input B
I
G2/ AF9
AE9/ H7
eQEP1_index
EQEP1 Index Input
IO
eQEP1_strobe
EQEP1 Strobe Input
IO
G1/ AF8
ehrpwm1A
EHRPWM1 Output A
O
AE8/ G6
ehrpwm1B
EHRPWM1 Output B
O
AD8/ F2
EHRPWM1 Trip Zone Input
IO
AG7/ F3
IO
AH6/ D1
ehrpwm1_tripzone_in
put
eCAP1_in_PWM1_out ECAP1 Capture Input / PWM Output
ehrpwm1_synci
EHRPWM1 Sync Input
I
AH3/ E2
ehrpwm1_synco
EHRPWM1 Sync Output
O
AH5/ D2
EQEP2 Quadrature Input A
I
AG6/ F4
PWMSS2
eQEP2A_in
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
121
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-23. PWM Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
eQEP2B_in
EQEP2 Quadrature Input B
TYPE
BALL
I
AH4/ C1
eQEP2_index
EQEP2 Index Input
IO
AG4/ E4
eQEP2_strobe
EQEP2 Strobe Input
IO
AG2/ F5
ehrpwm2A
EHRPWM2 Output A
O
AC5/ E6
ehrpwm2B
EHRPWM2 Output B
O
AB4/ D3
EHRPWM2 Trip Zone Input
IO
AD4/ F6
IO
AC4/ D5
ehrpwm2_tripzone_in
put
eCAP2_in_PWM2_out ECAP2 Capture Input / PWM Output
PWMSS3
eQEP3A_in
EQEP3 Quadrature Input A
I
AC7/ C2
eQEP3B_in
EQEP3 Quadrature Input B
I
AC6/ C3
AC9/ C4
ADVANCE INFORMATION
eQEP3_index
EQEP3 Index Input
IO
eQEP3_strobe
EQEP3 Strobe Input
IO
AC3/ B2
ehrpwm3A
EHRPWM3 Output A
O
AC8/ D6
ehrpwm3B
EHRPWM3 Output B
O
AD6/ C5
EHRPWM3 Trip Zone Input
IO
AB8/ A3
IO
AB5/ B3
ehrpwm3_tripzone_in
put
eCAP3_in_PWM3_out ECAP3 Capture Input / PWM Output
4.3.23 PRU-ICSS
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are valid only if signals within a single IOSET are used. The
IOSETs are defined in the Table 5-187, and Table 5-188.
NOTE
For more information, see the Programmable Real-Time Unit Subsystem and Industrial
Communication Subsystem section of the Device TRM.
Table 4-24. PRU-ICSS Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
BOTTOM
PRU-ICSS 1
122
pr1_pru0_gpo0
PRU0 General-Purpose Output
O
AH6
pr1_pru0_gpo1
PRU0 General-Purpose Output
O
AH3
pr1_pru0_gpo2
PRU0 General-Purpose Output
O
AH5
pr1_pru0_gpo3
PRU0 General-Purpose Output
O
AG6
pr1_pru0_gpo4
PRU0 General-Purpose Output
O
AH4
pr1_pru0_gpo5
PRU0 General-Purpose Output
O
AG4
pr1_pru0_gpo6
PRU0 General-Purpose Output
O
AG2
pr1_pru0_gpo7
PRU0 General-Purpose Output
O
AG3
pr1_pru0_gpo8
PRU0 General-Purpose Output
O
AG5
pr1_pru0_gpo9
PRU0 General-Purpose Output
O
AF2
pr1_pru0_gpo10
PRU0 General-Purpose Output
O
AF6
pr1_pru0_gpo11
PRU0 General-Purpose Output
O
AF3
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-24. PRU-ICSS Signal Descriptions (continued)
DESCRIPTION
TYPE
BALL
BOTTOM
AF4
pr1_pru0_gpo12
PRU0 General-Purpose Output
O
pr1_pru0_gpo13
PRU0 General-Purpose Output
O
AF1
pr1_pru0_gpo14
PRU0 General-Purpose Output
O
AE3
pr1_pru0_gpo15
PRU0 General-Purpose Output
O
AE5
pr1_pru0_gpo16
PRU0 General-Purpose Output
O
AE1
pr1_pru0_gpo17
PRU0 General-Purpose Output
O
AE2
pr1_pru0_gpo18
PRU0 General-Purpose Output
O
AE6
pr1_pru0_gpo19
PRU0 General-Purpose Output
O
AD2
pr1_pru0_gpo20
PRU0 General-Purpose Output
O
AD3
pr1_pru0_gpi0
PRU0 General-Purpose Input
I
AH6
pr1_pru0_gpi1
PRU0 General-Purpose Input
I
AH3
pr1_pru0_gpi2
PRU0 General-Purpose Input
I
AH5
pr1_pru0_gpi3
PRU0 General-Purpose Input
I
AG6
pr1_pru0_gpi4
PRU0 General-Purpose Input
I
AH4
pr1_pru0_gpi5
PRU0 General-Purpose Input
I
AG4
pr1_pru0_gpi6
PRU0 General-Purpose Input
I
AG2
pr1_pru0_gpi7
PRU0 General-Purpose Input
I
AG3
pr1_pru0_gpi8
PRU0 General-Purpose Input
I
AG5
pr1_pru0_gpi9
PRU0 General-Purpose Input
I
AF2
pr1_pru0_gpi10
PRU0 General-Purpose Input
I
AF6
pr1_pru0_gpi11
PRU0 General-Purpose Input
I
AF3
pr1_pru0_gpi12
PRU0 General-Purpose Input
I
AF4
pr1_pru0_gpi13
PRU0 General-Purpose Input
I
AF1
pr1_pru0_gpi14
PRU0 General-Purpose Input
I
AE3
pr1_pru0_gpi15
PRU0 General-Purpose Input
I
AE5
pr1_pru0_gpi16
PRU0 General-Purpose Input
I
AE1
pr1_pru0_gpi17
PRU0 General-Purpose Input
I
AE2
pr1_pru0_gpi18
PRU0 General-Purpose Input
I
AE6
pr1_pru0_gpi19
PRU0 General-Purpose Input
I
AD2
pr1_pru0_gpi20
PRU0 General-Purpose Input
I
AD3
pr1_pru1_gpo0
PRU1 General-Purpose Output
O
E2
pr1_pru1_gpo1
PRU1 General-Purpose Output
O
D2
pr1_pru1_gpo2
PRU1 General-Purpose Output
O
F4
pr1_pru1_gpo3
PRU1 General-Purpose Output
O
C1
pr1_pru1_gpo4
PRU1 General-Purpose Output
O
E4
pr1_pru1_gpo5
PRU1 General-Purpose Output
O
F5
pr1_pru1_gpo6
PRU1 General-Purpose Output
O
E6
pr1_pru1_gpo7
PRU1 General-Purpose Output
O
D3
pr1_pru1_gpo8
PRU1 General-Purpose Output
O
F6
pr1_pru1_gpo9
PRU1 General-Purpose Output
O
D5
pr1_pru1_gpo10
PRU1 General-Purpose Output
O
C2
pr1_pru1_gpo11
PRU1 General-Purpose Output
O
C3
pr1_pru1_gpo12
PRU1 General-Purpose Output
O
C4
pr1_pru1_gpo13
PRU1 General-Purpose Output
O
B2
pr1_pru1_gpo14
PRU1 General-Purpose Output
O
D6
pr1_pru1_gpo15
PRU1 General-Purpose Output
O
C5
pr1_pru1_gpo16
PRU1 General-Purpose Output
O
A3
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
SIGNAL NAME
123
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-24. PRU-ICSS Signal Descriptions (continued)
SIGNAL NAME
TYPE
BALL
BOTTOM
pr1_pru1_gpo17
PRU1 General-Purpose Output
O
B3
pr1_pru1_gpo18
PRU1 General-Purpose Output
O
B4
pr1_pru1_gpo19
PRU1 General-Purpose Output
O
B5
pr1_pru1_gpo20
A4
PRU1 General-Purpose Output
O
pr1_pru1_gpi0
PRU1 General-Purpose Input
I
E2
pr1_pru1_gpi1
PRU1 General-Purpose Input
I
D2
pr1_pru1_gpi2
PRU1 General-Purpose Input
I
F4
pr1_pru1_gpi3
PRU1 General-Purpose Input
I
C1
pr1_pru1_gpi4
PRU1 General-Purpose Input
I
E4
pr1_pru1_gpi5
PRU1 General-Purpose Input
I
F5
pr1_pru1_gpi6
PRU1 General-Purpose Input
I
E6
pr1_pru1_gpi7
PRU1 General-Purpose Input
I
D3
pr1_pru1_gpi8
PRU1 General-Purpose Input
I
F6
ADVANCE INFORMATION
pr1_pru1_gpi9
PRU1 General-Purpose Input
I
D5
pr1_pru1_gpi10
PRU1 General-Purpose Input
I
C2
pr1_pru1_gpi11
PRU1 General-Purpose Input
I
C3
pr1_pru1_gpi12
PRU1 General-Purpose Input
I
C4
pr1_pru1_gpi13
PRU1 General-Purpose Input
I
B2
pr1_pru1_gpi14
PRU1 General-Purpose Input
I
D6
pr1_pru1_gpi15
PRU1 General-Purpose Input
I
C5
pr1_pru1_gpi16
PRU1 General-Purpose Input
I
A3
pr1_pru1_gpi17
PRU1 General-Purpose Input
I
B3
pr1_pru1_gpi18
PRU1 General-Purpose Input
I
B4
pr1_pru1_gpi19
PRU1 General-Purpose Input
I
B5
pr1_pru1_gpi20
PRU1 General-Purpose Input
I
A4
pr1_mii_mt0_clk
MII0 Transmit Clock
I
U5
pr1_mii0_txen
MII0 Transmit Enable
O
V3
pr1_mii0_txd3
MII0 Transmit Data
O
V5
pr1_mii0_txd2
MII0 Transmit Data
O
V4
pr1_mii0_txd1
MII0 Transmit Data
O
Y2
pr1_mii0_txd0
MII0 Transmit Data
O
W2
pr1_mii0_rxdv
MII0 Data Valid
I
V2
pr1_mii_mr0_clk
MII0 Receive Clock
I
Y1
pr1_mii0_rxd3
MII0 Receive Data
I
W9
pr1_mii0_rxd2
MII0 Receive Data
I
V9
pr1_mii0_crs
MII0 Carrier Sense
I
V7
pr1_mii0_rxer
MII0 Receive Error
I
U7
pr1_mii0_rxd1
MII0 Receive Data
I
V6
pr1_mii0_rxd0
MII0 Receive Data
I
U6
MII0 Collision Detect
I
V1
pr1_mii0_rxlink
MII0 Receive Link
I
U4
pr1_mii_mt1_clk
MII1 Transmit Clock
I
C1
pr1_mii1_txen
MII1 Transmit Enable
O
E4
pr1_mii1_txd3
MII1 Transmit Data
O
F5
pr1_mii1_txd2
MII1 Transmit Data
O
E6
pr1_mii1_txd1
MII1 Transmit Data
O
D5
pr1_mii1_txd0
MII1 Transmit Data
O
C2
pr1_mii0_col
124
DESCRIPTION
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-24. PRU-ICSS Signal Descriptions (continued)
pr1_mii_mr1_clk
DESCRIPTION
TYPE
BALL
BOTTOM
MII1 Receive Clock
I
C3
pr1_mii1_rxdv
MII1 Data Valid
I
C4
pr1_mii1_rxd3
MII1 Receive Data
I
B2
pr1_mii1_rxd2
MII1 Receive Data
I
D6
pr1_mii1_rxd1
MII1 Receive Data
I
C5
pr1_mii1_rxd0
MII1 Receive Data
I
A3
pr1_mii1_rxer
MII1 Receive Error
I
B3
pr1_mii1_rxlink
MII1 Receive Link
I
B4
pr1_mii1_col
MII1 Collision Detect
I
B5
pr1_mii1_crs
MII1 Carrier Sense
I
A4
D3
pr1_mdio_mdclk
MDIO Clock
O
pr1_mdio_data
MDIO Data
IO
F6
I
AG3 / E2
pr1_edc_latch0_in
Latch Input 0
pr1_edc_latch1_in
Latch Input 1
I
AG5
pr1_edc_sync0_out
SYNC 0 Output
O
AF2 / D2
pr1_edc_sync1_out
SYNC 1 Output
O
AF6
Latch Input
I
AF3
pr1_edio_latch_in
Start Of Frame
O
AF4 / F4
pr1_edio_data_in0
pr1_edio_sof
Ethernet Digital Input
I
AF1 / E1
pr1_edio_data_in1
Ethernet Digital Input
I
AE3 / G2
pr1_edio_data_in2
Ethernet Digital Input
I
AE5 / H7
pr1_edio_data_in3
Ethernet Digital Input
I
AE1 / G1
pr1_edio_data_in4
Ethernet Digital Input
I
AE2 / G6
pr1_edio_data_in5
Ethernet Digital Input
I
AE6 / F2
pr1_edio_data_in6
Ethernet Digital Input
I
AD2 / F3
pr1_edio_data_in7
Ethernet Digital Input
I
AD3 / D1
pr1_edio_data_out0
Ethernet Digital Output
O
AF1 / E1
pr1_edio_data_out1
Ethernet Digital Output
O
AE3 / G2
pr1_edio_data_out2
Ethernet Digital Output
O
AE5 / H7
pr1_edio_data_out3
Ethernet Digital Output
O
AE1 / G1
pr1_edio_data_out4
Ethernet Digital Output
O
AE2 / G6
pr1_edio_data_out5
Ethernet Digital Output
O
AE6 / F2
pr1_edio_data_out6
Ethernet Digital Output
O
AD2 / F3
pr1_edio_data_out7
AD3 / D1
ADVANCE INFORMATION
SIGNAL NAME
Ethernet Digital Output
O
pr1_uart0_cts_n
UART Clear to Send
I
G1 / F11
pr1_uart0_rts_n
UART Ready to Send
O
G6 / G10
pr1_uart0_rxd
UART Receive Data
I
F2 / F10
pr1_uart0_txd
UART Transmit Data
O
F3 / G11
Capture Input / PWM output
IO
D1 / E9
pr2_pru0_gpo0
PRU0 General-Purpose Output
O
G11 / AC5
pr2_pru0_gpo1
PRU0 General-Purpose Output
O
E9 / AB4
pr2_pru0_gpo2
PRU0 General-Purpose Output
O
F9 / AD4
pr2_pru0_gpo3
PRU0 General-Purpose Output
O
F8 / AC4
pr2_pru0_gpo4
PRU0 General-Purpose Output
O
E7 / AC7
pr2_pru0_gpo5
PRU0 General-Purpose Output
O
E8 / AC6
pr2_pru0_gpo6
PRU0 General-Purpose Output
O
D9 / AC9
pr1_ecap0_ecap_capin_apwm_o
PRU-ICSS 2
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
125
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-24. PRU-ICSS Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
126
DESCRIPTION
TYPE
BALL
BOTTOM
pr2_pru0_gpo7
PRU0 General-Purpose Output
O
D7 / AC3
pr2_pru0_gpo8
PRU0 General-Purpose Output
O
D8 / AC8
pr2_pru0_gpo9
PRU0 General-Purpose Output
O
A5 / AD6
pr2_pru0_gpo10
PRU0 General-Purpose Output
O
C6 / AB8
pr2_pru0_gpo11
PRU0 General-Purpose Output
O
C8 / AB5
pr2_pru0_gpo12
PRU0 General-Purpose Output
O
C7 / B18
pr2_pru0_gpo13
PRU0 General-Purpose Output
O
B7 / F15
pr2_pru0_gpo14
PRU0 General-Purpose Output
O
B8 / B19
pr2_pru0_gpo15
PRU0 General-Purpose Output
O
A7 / C17
pr2_pru0_gpo16
PRU0 General-Purpose Output
O
A8 / C15
pr2_pru0_gpo17
PRU0 General-Purpose Output
O
C9 / A16
pr2_pru0_gpo18
PRU0 General-Purpose Output
O
A9 / A19
pr2_pru0_gpo19
PRU0 General-Purpose Output
O
B9 / A18
pr2_pru0_gpo20
PRU0 General-Purpose Output
O
A10 / F14
pr2_pru0_gpi0
PRU0 General-Purpose Input
I
G11 / AC5
pr2_pru0_gpi1
PRU0 General-Purpose Input
I
E9 / AB4
pr2_pru0_gpi2
PRU0 General-Purpose Input
I
F9 / AD4
pr2_pru0_gpi3
PRU0 General-Purpose Input
I
F8 / AC4
pr2_pru0_gpi4
PRU0 General-Purpose Input
I
E7 / AC7
pr2_pru0_gpi5
PRU0 General-Purpose Input
I
E8 / AC6
pr2_pru0_gpi6
PRU0 General-Purpose Input
I
D9 / AC9
pr2_pru0_gpi7
PRU0 General-Purpose Input
I
D7 / AC3
pr2_pru0_gpi8
PRU0 General-Purpose Input
I
D8 / AC8
pr2_pru0_gpi9
PRU0 General-Purpose Input
I
A5 / AD6
pr2_pru0_gpi10
PRU0 General-Purpose Input
I
C6 / AB8
pr2_pru0_gpi11
PRU0 General-Purpose Input
I
C8 / AB5
pr2_pru0_gpi12
PRU0 General-Purpose Input
I
C7 / B18
pr2_pru0_gpi13
PRU0 General-Purpose Input
I
B7 / F15
pr2_pru0_gpi14
PRU0 General-Purpose Input
I
B8 / B19
pr2_pru0_gpi15
PRU0 General-Purpose Input
I
A7 / C17
pr2_pru0_gpi16
PRU0 General-Purpose Input
I
A8 / C15
pr2_pru0_gpi17
PRU0 General-Purpose Input
I
C9 / A16
pr2_pru0_gpi18
PRU0 General-Purpose Input
I
A9 / A19
pr2_pru0_gpi19
PRU0 General-Purpose Input
I
B9 / A18
pr2_pru0_gpi20
PRU0 General-Purpose Input
I
A10 / F14
pr2_pru1_gpo0
PRU1 General-Purpose Output
O
V1 / D17
pr2_pru1_gpo1
PRU1 General-Purpose Output
O
U4 / AA3
pr2_pru1_gpo2
PRU1 General-Purpose Output
O
U3 / AB9
pr2_pru1_gpo3
PRU1 General-Purpose Output
O
V2 / AB3
pr2_pru1_gpo4
PRU1 General-Purpose Output
O
Y1 / AA4
pr2_pru1_gpo5
PRU1 General-Purpose Output
O
W9 / D18
pr2_pru1_gpo6
PRU1 General-Purpose Output
O
V9 / E17
pr2_pru1_gpo7
PRU1 General-Purpose Output
O
V7 / C14
pr2_pru1_gpo8
PRU1 General-Purpose Output
O
U7 / G12
pr2_pru1_gpo9
PRU1 General-Purpose Output
O
V6 / F12
pr2_pru1_gpo10
PRU1 General-Purpose Output
O
U6 / B12
pr2_pru1_gpo11
PRU1 General-Purpose Output
O
U5 / A11
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
DESCRIPTION
TYPE
BALL
BOTTOM
pr2_pru1_gpo12
PRU1 General-Purpose Output
O
V5 / B13
pr2_pru1_gpo13
PRU1 General-Purpose Output
O
V4 / A12
pr2_pru1_gpo14
PRU1 General-Purpose Output
O
V3 / E14
pr2_pru1_gpo15
PRU1 General-Purpose Output
O
Y2 / A13
pr2_pru1_gpo16
PRU1 General-Purpose Output
O
W2 / G14
pr2_pru1_gpo17
PRU1 General-Purpose Output
O
E11
pr2_pru1_gpo18
PRU1 General-Purpose Output
O
F11
pr2_pru1_gpo19
PRU1 General-Purpose Output
O
G10
pr2_pru1_gpo20
PRU1 General-Purpose Output
O
F10
pr2_pru1_gpi0
PRU1 General-Purpose Input
I
V1 / D17
pr2_pru1_gpi1
PRU1 General-Purpose Input
I
U4 / AA3
pr2_pru1_gpi2
PRU1 General-Purpose Input
I
U3 / AB9
pr2_pru1_gpi3
PRU1 General-Purpose Input
I
V2 / AB3
pr2_pru1_gpi4
PRU1 General-Purpose Input
I
Y1 / AA4
pr2_pru1_gpi5
PRU1 General-Purpose Input
I
W9 / D18
pr2_pru1_gpi6
PRU1 General-Purpose Input
I
V9 / E17
pr2_pru1_gpi7
PRU1 General-Purpose Input
I
V7 / C14
pr2_pru1_gpi8
PRU1 General-Purpose Input
I
U7 / G12
pr2_pru1_gpi9
PRU1 General-Purpose Input
I
V6 / F12
pr2_pru1_gpi10
PRU1 General-Purpose Input
I
U6 / B12
pr2_pru1_gpi11
PRU1 General-Purpose Input
I
U5 / A11
pr2_pru1_gpi12
PRU1 General-Purpose Input
I
V5 / B13
pr2_pru1_gpi13
PRU1 General-Purpose Input
I
V4 / A12
pr2_pru1_gpi14
PRU1 General-Purpose Input
I
V3 / E14
pr2_pru1_gpi15
PRU1 General-Purpose Input
I
Y2 / A13
pr2_pru1_gpi16
PRU1 General-Purpose Input
I
W2 / G14
pr2_pru1_gpi17
PRU1 General-Purpose Input
I
E11
pr2_pru1_gpi18
PRU1 General-Purpose Input
I
F11
pr2_pru1_gpi19
PRU1 General-Purpose Input
I
G10
pr2_pru1_gpi20
PRU1 General-Purpose Input
I
F10
pr2_edc_latch0_in
Latch Input 0
I
F9
pr2_edc_latch1_in
Latch Input 1
I
F8
pr2_edc_sync0_out
SYNC 0 Output
O
E7
pr2_edc_sync1_out
SYNC 1 Output
O
E8
Latch Input
I
D9
pr2_edio_latch_in
Start Of Frame
O
D7
pr2_uart0_cts_n
pr2_edio_sof
UART Clear-To-Send
I
D8
pr2_uart0_rts_n
UART Ready-To-Send
O
A5
pr2_uart0_rxd
UART Receive Data
I
C6
pr2_uart0_txd
UART Transmit Data
O
C8
Capture Input / PWM output
pr2_ecap0_ecap_capin_apwm_o
IO
C7
pr2_edio_data_in0
Ethernet Digital Input
I
B7
pr2_edio_data_in1
Ethernet Digital Input
I
B8
pr2_edio_data_in2
Ethernet Digital Input
I
A7
pr2_edio_data_in3
Ethernet Digital Input
I
A8
pr2_edio_data_in4
Ethernet Digital Input
I
C9
pr2_edio_data_in5
Ethernet Digital Input
I
A9
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
127
ADVANCE INFORMATION
Table 4-24. PRU-ICSS Signal Descriptions (continued)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-24. PRU-ICSS Signal Descriptions (continued)
SIGNAL NAME
ADVANCE INFORMATION
128
DESCRIPTION
TYPE
BALL
BOTTOM
pr2_edio_data_in6
Ethernet Digital Input
I
B9
pr2_edio_data_in7
Ethernet Digital Input
I
A10
pr2_edio_data_out0
Ethernet Digital Output
O
B7
pr2_edio_data_out1
Ethernet Digital Output
O
B8
pr2_edio_data_out2
Ethernet Digital Output
O
A7
pr2_edio_data_out3
Ethernet Digital Output
O
A8
pr2_edio_data_out4
Ethernet Digital Output
O
C9
pr2_edio_data_out5
Ethernet Digital Output
O
A9
pr2_edio_data_out6
Ethernet Digital Output
O
B9
pr2_edio_data_out7
Ethernet Digital Output
O
A10
pr2_mii1_col
MII1 Collision Detect
I
D18
pr2_mii1_crs
MII1 Carrier Sense
I
E17
pr2_mdio_mdclk
MDIO Clock
O
C14 / AB3
pr2_mdio_data
MDIO Data
IO
D14 / AA4
pr2_mii0_rxer
MII0 Receive Error
I
G12
pr2_mii_mt0_clk
MII0 Transmit Clock
I
F12
pr2_mii0_txen
MII0 Transmit Enable
O
B12
pr2_mii0_txd3
MII0 Transmit Data
O
A11
pr2_mii0_txd2
MII0 Transmit Data
O
B13
pr2_mii0_txd1
MII0 Transmit Data
O
A12
pr2_mii0_txd0
MII0 Transmit Data
O
E14
pr2_mii_mr0_clk
MII0 Receive Clock
I
A13
pr2_mii0_rxdv
MII0 Data Valid
I
G14
pr2_mii0_rxd3
MII0 Receive Data
I
F14
pr2_mii0_rxd2
MII0 Receive Data
I
A19
pr2_mii0_rxd1
MII0 Receive Data
I
A18
pr2_mii0_rxd0
MII0 Receive Data
I
C15
pr2_mii0_rxlink
MII0 Receive Link
I
A16
pr2_mii0_crs
MII0 Carrier Sense
I
B18
pr2_mii0_col
MII0 Collision Detect
I
F15
pr2_mii1_rxer
MII1 Receive Error
I
B19
pr2_mii1_rxlink
MII1 Receive Link
I
C17
pr2_mii_mt1_clk
MII1 Transmit Clock
I
AC5
pr2_mii1_txen
MII1 Transmit Enable
O
AB4
pr2_mii1_txd3
MII1 Transmit Data
O
AD4
pr2_mii1_txd2
MII1 Transmit Data
O
AC4
pr2_mii1_txd1
MII1 Transmit Data
O
AC7
pr2_mii1_txd0
MII1 Transmit Data
O
AC6
pr2_mii_mr1_clk
MII1 Receive Clock
I
AC9
pr2_mii1_rxdv
MII1 Data Valid
I
AC3
pr2_mii1_rxd3
MII1 Receive Data
I
AC8
pr2_mii1_rxd2
MII1 Receive Data
I
AD6
pr2_mii1_rxd1
MII1 Receive Data
I
AB8
pr2_mii1_rxd0
MII1 Receive Data
I
AB5
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
NOTE
PRU-ICSS has internal multiplexing capability of pin functions. See PRU-ICSS Internal
Pinmux in Device TRM. Besides, EGPIO module can be configured to export additional
functions to EGPIO pins in place of simple GPIO. See Enhanced General-Purpose
Module/Serial Capture Unit in Device TRM.
4.3.24 Test Interfaces
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are valid only if signals within a single IOSET are used. The
IOSETs are defined in the Table 5-214.
NOTE
ADVANCE INFORMATION
For more information, see the On-Chip Debug Support / Debug Interfaces section of the
Device TRM.
Table 4-25. Debug Signal Descriptions
SIGNAL NAME
DESCRIPTION
tms
JTAG test port mode select. An external pullup resistor should be used on this
ball.
TYPE
BALL
IO
F18
D23
tdi
JTAG test data
I
tdo
JTAG test port data
O
F19
tclk
JTAG test clock
I
E20
trstn
JTAG test reset
I
D20
rtck
JTAG return clock
O
E18
emu0
Emulator pin 0
IO
G21
emu1
Emulator pin 1
IO
D24
emu2
Emulator pin 2
O
F10
emu3
Emulator pin 3
O
D7
emu4
Emulator pin 4
O
A7
emu5
Emulator pin 5
O
E1 / G11
emu6
Emulator pin 6
O
G2 / E9
emu7
Emulator pin 7
O
H7 / F9
emu8
Emulator pin 8
O
G1 / F8
emu9
Emulator pin 9
O
G6 / E7
emu10
Emulator pin 10
O
F2 / D8
emu11
Emulator pin 11
O
F3 / A5
emu12
Emulator pin 12
O
D1 / C6
emu13
Emulator pin 13
O
E2 / C8
emu14
Emulator pin 14
O
D2 / C7
emu15
Emulator pin 15
O
F4 / A8
emu16
Emulator pin 16
O
C1 / C9
emu17
Emulator pin 17
O
E4 / A9
emu18
Emulator pin 18
O
F5 / B9
emu19
Emulator pin 19
O
E6 / A10
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
129
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
4.3.25 System and Miscellaneous
4.3.25.1 Sysboot
NOTE
For more information, see the Initialization (ROM Code) section of the Device TRM.
Table 4-26. Sysboot Signal Descriptions
SIGNAL NAME
ADVANCE INFORMATION
TYPE
BALL
sysboot0
DESCRIPTION
Boot Mode Configuration 0. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
M6
sysboot1
Boot Mode Configuration 1. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
M2
sysboot2
Boot Mode Configuration 2. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L5
sysboot3
Boot Mode Configuration 3. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
M1
sysboot4
Boot Mode Configuration 4. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L6
sysboot5
Boot Mode Configuration 5. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L4
sysboot6
Boot Mode Configuration 6. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L3
sysboot7
Boot Mode Configuration 7. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L2
sysboot8
Boot Mode Configuration 8. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
L1
sysboot9
Boot Mode Configuration 9. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
K2
sysboot10
Boot Mode Configuration 10. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
J1
sysboot11
Boot Mode Configuration 11. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
J2
sysboot12
Boot Mode Configuration 12. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
H1
sysboot13
Boot Mode Configuration 13. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
J3
sysboot14
Boot Mode Configuration 14. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
H2
sysboot15
Boot Mode Configuration 15. The value latched on this pin upon porz reset release
will determine the boot mode configuration of the device.
I
H3
4.3.25.2 PRCM
NOTE
For more information, see PRCM section of the Device TRM.
Table 4-27. PRCM Signal Descriptions
SIGNAL NAME
clkout1
130
DESCRIPTION
Device Clock output 1. Can be used externally for devices with non-critical
timing requirements, or for debug, or as a reference clock on GPMC as
described in Table 5-56, GPMC/NOR Flash Interface Switching Characteristics
- Synchronous Mode - Default and Table 5-58, GPMC/NOR Flash Interface
Switching Characteristics - Synchronous Mode - Alternate.
Terminal Configuration and Functions
TYPE
BALL
O
F21 / P7
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
TYPE
BALL
clkout2
DESCRIPTION
Device Clock output 2. Can be used externally for devices with noncritical
timing requirements, or for debug.
O
D18 / N1
clkout3
Device Clock output 3. Can be used externally for devices with noncritical
timing requirements, or for debug.
O
C23
rstoutn
Reset out (Active low). This pin asserts low in response to any global reset
condition on the device. (2)
O
F23
resetn
Device Reset Input
I
E23
Power on Reset (active low). This pin must be asserted low until all device
supplies are valid (see reset sequence/requirements)
I
F22
xref_clk0
External Reference Clock 0. For Audio and other Peripherals.
I
D18
xref_clk1
External Reference Clock 1. For Audio and other Peripherals.
I
E17
xref_clk2
External Reference Clock 2. For Audio and other Peripherals.
I
B26
xref_clk3
External Reference Clock 3. For Audio and other Peripherals.
I
C23
xi_osc0
System Oscillator OSC0 Crystal input / LVCMOS clock input. Functions as the
input connection to a crystal when the internal oscillator OSC0 is used.
Functions as an LVCMOS-compatible input clock when an external oscillator is
used.
I
AE15
xo_osc0
System Oscillator OSC0 Crystal output
O
AD15
xi_osc1
Auxiliary Oscillator OSC1 Crystal input / LVCMOS clock input.Functions as the
input connection to a crystal when the internal oscillator OSC1 is used.
Functions as an LVCMOS-compatible input clock when an external oscillator is
used
I
AC15
xo_osc1
Auxiliary Oscillator OSC1 Crystal output
O
AC13
RMII Reference Clock (50 MHz). This pin is an input when external reference is
used or output when internal reference is used.
IO
U3
porz
RMII_MHZ_50_CLK(1)
(1) This clock signal is implemented as 'pad loopback' inside the device - the output signal is looped back through the input buffer to serve
as the internal reference signal. Series termination is recommended (as close to device pin as possible) to improve signal integrity of the
clock input. Any nonmonotonicity in voltage that occurs at the pad loopback clock pin between VIH and VIL must be less than VHYS.
(2) Note that rstoutn is only valid after vddshv3 is valid. If the rstoutn signal will be used as a reset into other devices attached to the SOC, it
must be AND'ed with porz. This will prevent glitches occurring during supply ramping being propagated.
4.3.25.3 RTC
NOTE
For more information, see the Real-Time Clock (RTC) chapter of the Device TRM.
NOTE
RTC only mode is not supported feature.
Table 4-28. RTC Signal Descriptions
SIGNAL NAME
DESCRIPTION
TYPE
BALL
Wakeup0
RTC External Wakeup Input 0
I
AD17
Wakeup1
RTC External Wakeup Input 1
I
AC17
Wakeup2
RTC External Wakeup Input 2
I
AB16
Wakeup3
RTC External Wakeup Input 3
I
AC16
RTC Power Domain Power-On Reset Input
I
AB17
RTC Oscillator Input. Crystal connection to internal RTC oscillator. Functions as
an RTC clock input when an external oscillator is used.
I
AE14
rtc_porz
rtc_osc_xi_clkin32
rtc_osc_xo
RTC Oscillator Output
O
AD14
rtc_iso(1)
RTC Domain Isolation Signal
I
AF14
on_off
RTC Power Enable output pin
O
Y11
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
131
ADVANCE INFORMATION
Table 4-27. PRCM Signal Descriptions (continued)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) This signal must be kept 0 if device power supplies are not valid during RTC mode and 1 during normal operation. This can typically be
achieved by connecting rtc_iso to the same signal driving porz (not rtc_porz) with appropriate voltage level translation if necessary.
4.3.25.4 SDMA
NOTE
For more information, see the DMA Controllers / System DMA section of the Device TRM.
Table 4-29. System DMA Signal Descriptions
SIGNAL NAME
TYPE
BALL
dma_evt1
DESCRIPTION
System DMA Event Input 1
I
P7 / P4
dma_evt2
System DMA Event Input 2
I
N1 / R3
dma_evt3
System DMA Event Input 3
I
N6
dma_evt4
System DMA Event Input 4
I
M4
4.3.25.5 INTC
ADVANCE INFORMATION
NOTE
For more information, see the Interrupt Controllers chapter of the Device TRM.
Table 4-30. INTC Signal Descriptions
SIGNAL NAME
TYPE
BALL
nmin_dsp
DESCRIPTION
Non-maskable interrupt input, active-low. This pin can be optionally routed to the
DSP NMI input or as generic input to the Arm cores. Note that by default this pin
has an internal pulldown resistor enabled. This internal pulldown should be disabled
or countered by a stronger external pullup resistor before routing to the DSP or Arm
processors.
I
D21
sys_nirq2
External interrupt event to any device INTC
I
AB16
sys_nirq1
External interrupt event to any device INTC
I
AC16
TYPE
BALL
4.3.25.6 Observability
NOTE
For more information, see the Control Module section of the Device TRM.
Table 4-31. Observability Signal Descriptions
SIGNAL NAME DESCRIPTION
132
obs0
Observation Output 0
O
F10
obs1
Observation Output 1
O
G11
obs2
Observation Output 2
O
E9
obs3
Observation Output 3
O
F9
obs4
Observation Output 4
O
F8
obs5
Observation Output 5
O
D7
obs6
Observation Output 6
O
D8
obs7
Observation Output 7
O
A5
obs8
Observation Output 8
O
C6
obs9
Observation Output 9
O
C8
obs10
Observation Output 10
O
C7
obs11
Observation Output 11
O
A7
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME DESCRIPTION
TYPE
BALL
obs12
Observation Output 12
O
A8
obs13
Observation Output 13
O
C9
obs14
Observation Output 14
O
A9
obs15
Observation Output 15
O
B9
obs16
Observation Output 16
O
F10
obs17
Observation Output 17
O
G11
obs18
Observation Output 18
O
E9
obs19
Observation Output 19
O
F9
obs20
Observation Output 20
O
F8
obs21
Observation Output 21
O
D7
obs22
Observation Output 22
O
D8
obs23
Observation Output 23
O
A5
obs24
Observation Output 24
O
C6
obs25
Observation Output 25
O
C8
obs26
Observation Output 26
O
C7
obs27
Observation Output 27
O
A7
obs28
Observation Output 28
O
A8
obs29
Observation Output 29
O
C9
obs30
Observation Output 30
O
A9
obs31
Observation Output 31
O
B9
obs_dmarq1
DMA Request External Observation Output 1
O
G11
obs_dmarq2
DMA Request External Observation Output 2
O
D8
obs_irq1
IRQ External Observation Output 1
O
F10
obs_irq2
IRQ External Observation Output 2
O
D7
ADVANCE INFORMATION
Table 4-31. Observability Signal Descriptions (continued)
4.3.25.7 Power Supplies
NOTE
For more information, see Power, Reset, and Clock Management / PRCM Subsystem
Environment / External Voltage Inputs section of the Device TRM.
Table 4-32. Power Supply Signal Descriptions
SIGNAL NAME
vdd
vpp(2)
DESCRIPTION
TYPE
BALL
Core voltage domain supply
PWR
H13/ H14/ J17/ J18/
L7/ L8/ N10/ N13/
P11/ P12/ P13/ R11/
R16/ R19/ T13/ T16/
T19/ U8/ U9/ U13/
U16/ V8/ V16
eFuse power supply
PWR
K14
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
133
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-32. Power Supply Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
TYPE
BALL
Ground
GND
A1/ A2/ A6/ A14/ A23/
A28/ B1/ D13/ D19/
E13/ E19/ F1/ F7/ G7/
G8/ G9/ H12/ J12/
J15/ J28/ K1/ K4/ K5/
K15/ K24/ K25/ L13/
L14/ M19/ N14/ N15/
N19/ N24/ N25/ P28/
R1/ R12/ R13/ R15/
R21/ T10/ T11/ T12/
T14/ T15/ T17/ T18/
T21/ U15/ U17/ U20/
U21/ V15/ V17/ W1/
W15/ W24/ W25/
W28/ AA8/ AA9/
AA10/ AA14/ AA15/
AA20/ AB14/ AB20/
AD1/ AD24/ AG1/
AH1/ AH2/ AH8/
AH20/ AH28 / AB11/
AA11 / AE19 / AD19 /
AE13 / AD13 / AE10 /
AD10 / U14
vdd_dspeve
DSP voltage domain supply
PWR
J13/ K10/ K11/ K12/
K13/ L10/ L11/ L12/
M10/ M11/ M12/ M13
vss
ADVANCE INFORMATION
vdd_iva
IVA voltage domain supply
PWR
U18/ U19/ V18/ V19
vdd_gpu
GPU voltage domain supply
PWR
U11/ U12/ V10/ V11/
V14/ W10/ W11/ W13
vdd_mpu
MPU voltage domain supply
PWR
K17/ K18/ L15/ L16/
L17/ L18/ L19/ M15/
M16/ M17/ M18/ N17/
N18/ P17/ P18/ R18
vdd_rtc
RTC voltage domain supply
PWR
AB15
vdda_usb1
DPLL_USB and HS USB1 1.8V analog power supply
PWR
AA13
vdda_usb2
HS USB2 1.8V analog power supply
PWR
AB12
vdda33v_usb1
HS USB1 3.3V analog power supply. If USB1 is not used, this pin can
alternatively be connected to VSS if the following requirements are met:
- The usb1_dm/usb1_dp pins are left unconnected
- The USB1 PHY is kept powered down
PWR
AA12
vdda33v_usb2
HS USB2 3.3V analog power supply. If USB2 is not used, this pin can
alternatively be connected to VSS if the following requirements are met:
- The usb2_dm/usb2_dp pins are left unconnected
- The USB2 PHY is kept powered down
PWR
Y12
vdda_abe_per
DPLL_ABE, DPLL_PER, and PER HSDIVIDER analog power supply
PWR
M14
DPLL_DDR and DDR HSDIVIDER analog power supply
PWR
P16
DPLL_DEBUG analog power supply
PWR
N11
DPLL_DSP analog power supply
PWR
N12
DPLL_CORE and CORE HSDIVIDER analog power supply
PWR
P15
vdda_gpu
DPLL_GPU analog power supply
PWR
R14
vdda_hdmi
vdda_ddr
vdda_debug
vdda_dsp_eve
vdda_gmac_core
134
PLL_HDMI and HDMI analog power supply
PWR
Y17
vdda_iva
DPLL_IVA analog power supply
PWR
R17
vdda_pcie
DPLL_PCIe_REF and PCIe analog power supply
PWR
W14
vdda_pcie0
PCIe ch0 RX/TX analog power supply
PWR
AA17
vdda_pcie1
PCIe ch1 RX/TX analog power supply
PWR
AA16
vdda_sata
DPLL_SATA and SATA RX/TX analog power supply
PWR
V13
vdda_usb3
DPLL_USB_OTG_SS and USB3.0 RX/TX analog power supply
PWR
W12
vdda_video
DPLL_VIDEO1 and DPLL_VIDEO2 analog power supply
PWR
P14
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
SIGNAL NAME
DESCRIPTION
TYPE
BALL
vdds_mlbp
MLBP IO power supply
PWR
AA7/ Y7
vdda_mpu
DPLL_MPU analog power supply
PWR
N16
vdda_osc
HFOSC analog power supply
PWR
AE16/ AD16
vssa_osc0
OSC0 analog ground
GND
AF15
vssa_osc1
AC14
OSC1 analog ground
GND
vdda_rtc
RTC bias and RTC LFOSC analog power supply
PWR
AB13
vdds18v
1.8V power supply
PWR
W17/ W18/ V21/ V22/
T8/ R8/ P8/ N8/ M8/
M9/ H17/ G18
vdds18v_ddr1
DDR1 bias power supply
PWR
AA18/ AA19/ Y21/
W21
vdds18v_ddr2
DDR2 bias power supply
PWR
P20/ P21/ N21/ J21/
J22
vdds_ddr2
DDR2 power supply (1.8V for DDR2 mode/ 1.5V for DDR3 mode /
1.35V for DDR3L mode)
PWR
T24/ T25/ M20/ M21/
L20/ L21/ J27/ H20/
H21/ H22/ G22/ G23/
E24
vdds_ddr1
DDR1 power supply (1.8V for DDR2 mode/ 1.5V for DDR3 mode /
1.35V for DDR3L mode)
PWR
AH27/ AG20/ AG28/
AD26/ AC22/ AB21/
AB22/ AB24/ AB25/
AA21/ AA22/ W16/
W27
vddshv5
Dual Voltage (1.8V or 3.3V) power supply for the RTC Power Group
pins
PWR
V12
vddshv1
Dual Voltage (1.8V or 3.3V) power supply for the VIN2 Power Group
pins
PWR
H8/ H9/ G4/ G5/ E3/
E5
vddshv10
Dual Voltage (1.8V or 3.3V) power supply for the GPMC Power Group
pins
PWR
T4/ T5/ R7/ R10/ P10/
N4/ N5
vddshv11
Dual Voltage (1.8V or 3.3V) power supply for the MMC2 Power Group
pins
PWR
K8/ J8
vddshv2
Dual Voltage (1.8V or 3.3V) power supply for the VOUT Power Group
pins
PWR
H10/ H11/ E10/ D10/
B6
vddshv3
Dual Voltage (1.8V or 3.3V) power supply for the GENERAL Power
Group pins
PWR
H15/ H16/ H18/ H19/
G15/ E16/ E22/ D16/
D22/ B23
vddshv4
Dual Voltage (1.8V or 3.3V) power supply for the MMC4 Power Group
pins
PWR
C24
vddshv6
Dual Voltage (1.8V or 3.3V) power supply for the VIN1 Power Group
pins
PWR
AF5/ AE7/ AD5/ AD7
vddshv7
Dual Voltage (1.8V or 3.3V) power supply for the WIFI Power Group
pins
PWR
AB6/ AB7
vddshv8
Dual Voltage (1.8V or 3.3V) power supply for the MMC1 Power Group
pins
PWR
Y8/ W8
vddshv9
Dual Voltage (1.8V or 3.3V) power supply for the RGMII Power Group
pins
PWR
W4/ W5/ U10
cap_vddram_dspeve2(1)
External capacitor connection for the DSP SRAM array ldo2 output
CAP
J9
cap_vddram_dspeve1(1)
External capacitor connection for the DSP SRAM array ldo1 output
CAP
J10
External capacitor connection for the MPU vbb ldo output
CAP
J16
J19
cap_vbbldo_mpu(1)
(1)
cap_vddram_core2
External capacitor connection for the Core SRAM array ldo2 output
CAP
cap_vbbldo_dspeve(1)
External capacitor connection for the DSP vbb ldo output
CAP
K9
cap_vddram_mpu1(1)
External capacitor connection for the MPU SRAM array ldo1 output
CAP
K16
cap_vddram_mpu2(1)
External capacitor connection for the MPU SRAM array ldo2 output
CAP
K19
cap_vddram_core1(1)
External capacitor connection for the Core SRAM array ldo1 output
CAP
L9
cap_vddram_core4(1)
External capacitor connection for the Core SRAM array ldo4 output
CAP
P19
External capacitor connection for the IVA vbb ldo output
CAP
R20
cap_vbbldo_iva(1)
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
135
ADVANCE INFORMATION
Table 4-32. Power Supply Signal Descriptions (continued)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-32. Power Supply Signal Descriptions (continued)
SIGNAL NAME
DESCRIPTION
TYPE
BALL
External capacitor connection for the IVA SRAM array ldo output
CAP
T20
External capacitor connection for the GPU SRAM array ldo output
CAP
Y13
External capacitor connection for the GPU vbb ldo output
CAP
Y14
cap_vddram_core3(1)
External capacitor connection for the Core SRAM array ldo3 output
CAP
Y15
(1)
External capacitor connection for the Core SRAM array ldo5 output
CAP
Y16
cap_vddram_iva(1)
cap_vddram_gpu
(1)
cap_vbbldo_gpu(1)
cap_vddram_core5
(1) This pin must always be connected via a 1-µF capacitor to vss.
(2) This signal is valid only for High-Security devices. For more details, see Section 5.8, VPP Specification for One-Time Programmable
(OTP) eFUSEs. For General Purpose devices do not connect any signal, test point, or board trace to this signal.
4.4
Pin Multiplexing
Table 4-33 describes the device pin multiplexing (no characteristics are provided in this table).
NOTE
ADVANCE INFORMATION
Table 4-33, Pin Multiplexing doesn't take into account subsystem multiplexing signals.
Subsystem multiplexing signals are described in Section 4.3, Signal Descriptions.
NOTE
For more information, see the Control Module / Control Module Functional Description / PAD
Functional Multiplexing and Configuration section of the Device TRM.
NOTE
Configuring two pins to the same input signal is not supported as it can yield unexpected
results. This can be easily prevented with the proper software configuration (Hi-Z mode is not
an input signal).
NOTE
In some cases Table 4-33 may present more than one signal name per muxmode for the
same ball. First signal in the list is the dominant function as selected via
CTRL_CORE_PAD_* register. All other signals are virtual functions that present alternate
multiplexing
options.
This
virtual
functions
are
controlled
via
CTRL_CORE_ALT_SELECT_MUX or CTRL_CORE_VIP_MUX_SELECT register. For more
information on how to use this options, please refer to the Device TRM, Chapter Control
Module, Section Pad Configuration Registers.
NOTE
When a pad is set into a pin multiplexing mode which is not defined, that pad’s behavior is
undefined. This should be avoided.
CAUTION
The I/O timings provided in Section 5.10, Timing Requirements and Switching
Characteristics are valid only if signals within a single IOSET are used. The
IOSETs are defined in the corresponding tables.
136
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
P25
ddr2_a6
Y23
ddr1_d26
Y19
ddr1_d21
AE15
xi_osc0
AH24
ddr1_nck
AG15
ljcb_clkp
AF24
ddr1_d4
U25
ddr2_wen
F27
ddr2_d5
V25
ddr1_ecc_d
6
M27
ddr2_dqsn3
G26
ddr2_d12
AG19
hdmi1_data
2x
AF21
ddr1_a4
E27
ddr2_d6
F24
ddr2_d3
H26
ddr2_d11
W23
ddr1_ecc_d
3
Y27
ddr1_dqsn3
AC24
ddr1_d14
J24
ddr2_d15
R26
ddr2_a1
G27
ddr2_dqsn0
AF28
ddr1_d11
AA23
ddr1_d24
AD18
ddr1_a15
H23
ddr2_d8
AH16
hdmi1_cloc
ky
AC20
ddr1_a2
AA24
ddr1_d27
W19
ddr1_ecc_d
2
L24
ddr2_d20
AG11
pcie_rxn1
AG21
ddr1_rst
AE28
ddr1_dqsn1
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
ADVANCE INFORMATION
ADDRESS REGISTER NAME
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
137
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
ADVANCE INFORMATION
138
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
AC11
usb_txn0
L22
ddr2_d16
U28
ddr2_casn
K22
ddr2_d22
AG25
ddr1_dqsn0
W20
ddr1_d17
AF14
rtc_iso
AA27
ddr1_dqm3
AF25
ddr1_d0
AF23
ddr1_d6
AG18
hdmi1_data
1x
AG10
sata1_txn0
AF20
ddr1_rasn
V26
ddr1_dqm_
ecc
V20
ddr1_d16
G25
ddr2_d1
AH13
pcie_rxp0
AC18
ddr1_casn
AG9
sata1_rxp0
AH23
ddr1_csn0
AE11
usb2_dp
R25
ddr2_a0
Y24
ddr1_d28
AH15
ljcb_clkn
AD20
ddr1_a0
AA25
ddr1_d30
L23
ddr2_d19
AA1
mlbp_dat_p
AD14
rtc_osc_xo
J25
ddr2_d13
AC25
ddr1_d13
AB23
ddr1_dqm1
U22
ddr2_a15
T22
ddr2_a13
AH19
hdmi1_data
2y
M26
ddr2_d31
AB27
ddr1_d22
1
2*
3
4
5
6
7
Terminal Configuration and Functions
8
9
10
11
12
13
14*
15
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
AG14
pcie_txn0
Y28
ddr1_dqs3
J20
ddr2_d23
AB19
ddr1_a3
AH10
sata1_txp0
G28
ddr2_dqs0
AG24
ddr1_ck
AE24
ddr1_d5
AC15
xi_osc1
AC21
ddr1_a12
K28
ddr2_dqsn2
AB1
mlbp_clk_p
AF12
usb_rxn0
L28
ddr2_d27
M24
ddr2_d29
AH9
sata1_rxn0
AC26
ddr1_dqm2
AA28
ddr1_d31
H28
ddr2_dqsn1
AD23
ddr1_dqm0
E26
ddr2_d0
AE27
ddr1_dqs1
AF27
ddr1_d9
V24
ddr1_ecc_d
5
K23
ddr2_dqm2
K20
ddr2_d17
T28
ddr2_ck
H24
ddr2_d10
AG27
ddr1_d10
R23
ddr2_odt0
U27
ddr2_ba1
AF22
ddr1_a8
AA2
mlbp_dat_n
U23
ddr2_ba0
AH21
ddr1_wen
AE21
ddr1_a7
AC12
usb1_dm
AH12
pcie_txp1
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
139
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
ADVANCE INFORMATION
140
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
Y20
ddr1_d23
AC27
ddr1_d20
AE23
ddr1_d7
T27
ddr2_nck
AG22
ddr1_cke
AD27
ddr1_dqs2
AH14
pcie_txp0
AH26
ddr1_d3
AD21
ddr1_a10
N28
ddr2_a12
Y25
ddr1_ecc_d
4
AE17
ddr1_a14
AH18
hdmi1_data
1y
AH22
ddr1_a5
J26
ddr2_d14
W22
ddr1_ecc_d
0
V23
ddr1_ecc_d
1
AE12
usb_rxp0
AE14
rtc_osc_xi_
clkin32
AH11
pcie_rxp1
AB2
mlbp_clk_n
AG23
ddr1_a6
H27
ddr2_dqs1
AB18
ddr1_ba2
AG17
hdmi1_data
0x
AF26
ddr1_d1
H25
ddr2_d9
M25
ddr2_d30
AD11
usb_txp0
AC1
mlbp_sig_p
L27
ddr2_d24
V27
ddr1_dqs_e
cc
AF17
ddr1_ba0
AE26
ddr1_d12
1
2*
3
4
5
6
7
Terminal Configuration and Functions
8
9
10
11
12
13
14*
15
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
0x17D4
0x17D0
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
G24
ddr2_dqm1
K27
ddr2_dqs2
AC19
ddr1_a1
AG13
pcie_rxn0
L26
ddr2_d25
AB28
ddr1_d18
N23
ddr2_a10
M22
ddr2_dqm3
U26
ddr2_ba2
Y26
ddr1_ecc_d
7
P24
ddr2_csn0
R22
ddr2_a14
AD22
ddr1_a11
N20
ddr2_a7
M23
ddr2_d28
AD28
ddr1_dqsn2
U24
ddr2_cke
P22
ddr2_a5
CTRL_CORE_PAD G19
_DCAN1_RX
dcan1_rx
mcan_rx
AE18
ddr1_ba1
F26
ddr2_d4
AE20
ddr1_odt0
N22
ddr2_vref0
E28
ddr2_d7
F25
ddr2_d2
AF11
usb2_dm
R24
ddr2_rst
AD15
xo_osc0
R27
ddr2_a3
AE22
ddr1_a9
Y18
ddr1_vref0
CTRL_CORE_PAD G20
_DCAN1_TX
1
dcan1_tx
mcan_tx
AC13
xo_osc1
F28
ddr2_dqm0
J23
ddr2_d21
P26
ddr2_a11
M28
ddr2_dqs3
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
uart8_txd
mmc2_sdw sata1_led
p
hdmi1_cec
gpio1_15
Driver off
uart8_rxd
mmc2_sdcd
hdmi1_hpd
gpio1_14
Driver off
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
141
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
BALL
NUMBER
0*
ADVANCE INFORMATION
AC2
mlbp_sig_n
AD12
usb1_dp
Y22
ddr1_d25
T23
ddr2_rasn
AH17
hdmi1_data
0y
N27
ddr2_a9
P23
ddr2_a4
AG26
ddr1_d2
AH25
ddr1_dqs0
AG12
pcie_txn1
AF18
ddr1_a13
K21
ddr2_d18
AC28
ddr1_d19
V28
ddr1_dqsn_
ecc
P27
ddr2_a8
AC23
ddr1_d8
F22
porz
L25
ddr2_d26
AG16
hdmi1_cloc
kx
R28
ddr2_a2
AA26
ddr1_d29
AD25
ddr1_d15
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
0x1400
CTRL_CORE_PAD M6
_GPMC_AD0
gpmc_ad0
vin3a_d0
vout3_d0
gpio1_6
sysboot0
0x1404
CTRL_CORE_PAD M2
_GPMC_AD1
gpmc_ad1
vin3a_d1
vout3_d1
gpio1_7
sysboot1
0x1408
CTRL_CORE_PAD L5
_GPMC_AD2
gpmc_ad2
vin3a_d2
vout3_d2
gpio1_8
sysboot2
0x140C
CTRL_CORE_PAD M1
_GPMC_AD3
gpmc_ad3
vin3a_d3
vout3_d3
gpio1_9
sysboot3
0x1410
CTRL_CORE_PAD L6
_GPMC_AD4
gpmc_ad4
vin3a_d4
vout3_d4
gpio1_10
sysboot4
0x1414
CTRL_CORE_PAD L4
_GPMC_AD5
gpmc_ad5
vin3a_d5
vout3_d5
gpio1_11
sysboot5
0x1418
CTRL_CORE_PAD L3
_GPMC_AD6
gpmc_ad6
vin3a_d6
vout3_d6
gpio1_12
sysboot6
0x141C
CTRL_CORE_PAD L2
_GPMC_AD7
gpmc_ad7
vin3a_d7
vout3_d7
gpio1_13
sysboot7
0x1420
CTRL_CORE_PAD L1
_GPMC_AD8
gpmc_ad8
vin3a_d8
vout3_d8
gpio7_18
sysboot8
142
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
0x1424
CTRL_CORE_PAD K2
_GPMC_AD9
gpmc_ad9
vin3a_d9
vout3_d9
gpio7_19
sysboot9
0x1428
CTRL_CORE_PAD J1
_GPMC_AD10
gpmc_ad10
vin3a_d10
vout3_d10
gpio7_28
sysboot10
0x142C
CTRL_CORE_PAD J2
_GPMC_AD11
gpmc_ad11
vin3a_d11
vout3_d11
gpio7_29
sysboot11
0x1430
CTRL_CORE_PAD H1
_GPMC_AD12
gpmc_ad12
vin3a_d12
vout3_d12
gpio1_18
sysboot12
0x1434
CTRL_CORE_PAD J3
_GPMC_AD13
gpmc_ad13
vin3a_d13
vout3_d13
gpio1_19
sysboot13
0x1438
CTRL_CORE_PAD H2
_GPMC_AD14
gpmc_ad14
vin3a_d14
vout3_d14
gpio1_20
sysboot14
0x143C
CTRL_CORE_PAD H3
_GPMC_AD15
gpmc_ad15
vin3a_d15
vout3_d15
gpio1_21
sysboot15
0x1440
CTRL_CORE_PAD R6
_GPMC_A0
gpmc_a0
vin3a_d16
vout3_d16
vin4a_d0
vin4b_d0
i2c4_scl
uart5_rxd
gpio7_3
gpmc_a26
gpmc_a16
Driver off
0x1444
CTRL_CORE_PAD T9
_GPMC_A1
gpmc_a1
vin3a_d17
vout3_d17
vin4a_d1
vin4b_d1
i2c4_sda
uart5_txd
gpio7_4
Driver off
0x1448
CTRL_CORE_PAD T6
_GPMC_A2
gpmc_a2
vin3a_d18
vout3_d18
vin4a_d2
vin4b_d2
uart7_rxd
uart5_ctsn
gpio7_5
Driver off
0x144C
CTRL_CORE_PAD T7
_GPMC_A3
gpmc_a3
qspi1_cs2
vin3a_d19
vout3_d19
vin4a_d3
vin4b_d3
uart7_txd
uart5_rtsn
gpio7_6
Driver off
0x1450
CTRL_CORE_PAD P6
_GPMC_A4
gpmc_a4
qspi1_cs3
vin3a_d20
vout3_d20
vin4a_d4
vin4b_d4
i2c5_scl
uart6_rxd
gpio1_26
Driver off
0x1454
CTRL_CORE_PAD R9
_GPMC_A5
gpmc_a5
vin3a_d21
vout3_d21
vin4a_d5
vin4b_d5
i2c5_sda
uart6_txd
gpio1_27
Driver off
0x1458
CTRL_CORE_PAD R5
_GPMC_A6
gpmc_a6
vin3a_d22
vout3_d22
vin4a_d6
vin4b_d6
uart8_rxd
uart6_ctsn
gpio1_28
Driver off
0x145C
CTRL_CORE_PAD P5
_GPMC_A7
gpmc_a7
vin3a_d23
vout3_d23
vin4a_d7
vin4b_d7
uart8_txd
uart6_rtsn
gpio1_29
Driver off
0x1460
CTRL_CORE_PAD N7
_GPMC_A8
gpmc_a8
vin3a_hsyn vout3_hsyn
c0
c
vin4b_hsyn timer12
c1
spi4_sclk
gpio1_30
Driver off
0x1464
CTRL_CORE_PAD R4
_GPMC_A9
gpmc_a9
vin3a_vsyn vout3_vsyn
c0
c
vin4b_vsyn timer11
c1
spi4_d1
gpio1_31
Driver off
0x1468
CTRL_CORE_PAD N9
_GPMC_A10
gpmc_a10
vin3a_de0
vout3_de
vin4b_clk1
timer10
spi4_d0
gpio2_0
Driver off
0x146C
CTRL_CORE_PAD P9
_GPMC_A11
gpmc_a11
vin3a_fld0
vout3_fld
vin4b_de1
timer9
spi4_cs0
gpio2_1
Driver off
0x1470
CTRL_CORE_PAD P4
_GPMC_A12
gpmc_a12
vin4b_fld1
timer8
spi4_cs1
dma_evt1
gpio2_2
Driver off
0x1474
CTRL_CORE_PAD R3
_GPMC_A13
gpmc_a13
qspi1_rtclk
vin4a_hsyn
c0
timer7
spi4_cs2
dma_evt2
gpio2_3
Driver off
0x1478
CTRL_CORE_PAD T2
_GPMC_A14
gpmc_a14
qspi1_d3
vin4a_vsyn
c0
timer6
spi4_cs3
gpio2_4
Driver off
0x147C
CTRL_CORE_PAD U2
_GPMC_A15
gpmc_a15
qspi1_d2
vin4a_d8
timer5
gpio2_5
Driver off
vin4a_fld0
vin4a_clk0
gpmc_a0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
143
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
ADVANCE INFORMATION
0x1480
CTRL_CORE_PAD U1
_GPMC_A16
gpmc_a16
qspi1_d0
vin4a_d9
gpio2_6
Driver off
0x1484
CTRL_CORE_PAD P3
_GPMC_A17
gpmc_a17
qspi1_d1
vin4a_d10
gpio2_7
Driver off
0x1488
CTRL_CORE_PAD R2
_GPMC_A18
gpmc_a18
qspi1_sclk
vin4a_d11
gpio2_8
Driver off
0x148C
CTRL_CORE_PAD K7
_GPMC_A19
gpmc_a19
mmc2_dat4 gpmc_a13
vin4a_d12
vin3b_d0
gpio2_9
Driver off
0x1490
CTRL_CORE_PAD M7
_GPMC_A20
gpmc_a20
mmc2_dat5 gpmc_a14
vin4a_d13
vin3b_d1
gpio2_10
Driver off
0x1494
CTRL_CORE_PAD J5
_GPMC_A21
gpmc_a21
mmc2_dat6 gpmc_a15
vin4a_d14
vin3b_d2
gpio2_11
Driver off
0x1498
CTRL_CORE_PAD K6
_GPMC_A22
gpmc_a22
mmc2_dat7 gpmc_a16
vin4a_d15
vin3b_d3
gpio2_12
Driver off
0x149C
CTRL_CORE_PAD J7
_GPMC_A23
gpmc_a23
mmc2_clk
vin4a_fld0
vin3b_d4
gpio2_13
Driver off
0x14A0
CTRL_CORE_PAD J4
_GPMC_A24
gpmc_a24
mmc2_dat0 gpmc_a18
vin3b_d5
gpio2_14
Driver off
0x14A4
CTRL_CORE_PAD J6
_GPMC_A25
gpmc_a25
mmc2_dat1 gpmc_a19
vin3b_d6
gpio2_15
Driver off
0x14A8
CTRL_CORE_PAD H4
_GPMC_A26
gpmc_a26
mmc2_dat2 gpmc_a20
vin3b_d7
gpio2_16
Driver off
0x14AC
CTRL_CORE_PAD H5
_GPMC_A27
gpmc_a27
mmc2_dat3 gpmc_a21
vin3b_hsyn
c1
gpio2_17
Driver off
0x14B0
CTRL_CORE_PAD H6
_GPMC_CS1
gpmc_cs1
mmc2_cmd gpmc_a22
vin3b_vsyn
c1
gpio2_18
Driver off
0x14B4
CTRL_CORE_PAD T1
_GPMC_CS0
gpmc_cs0
gpio2_19
Driver off
0x14B8
CTRL_CORE_PAD P2
_GPMC_CS2
gpmc_cs2
qspi1_cs0
gpio2_20
gpmc_a23
gpmc_a13
Driver off
0x14BC
CTRL_CORE_PAD P1
_GPMC_CS3
gpmc_cs3
qspi1_cs1
vin3a_clk0
vout3_clk
gpio2_21
gpmc_a24
gpmc_a14
Driver off
0x14C0
CTRL_CORE_PAD P7
_GPMC_CLK
gpmc_clk
gpmc_cs7
clkout1
gpmc_wait1 vin4a_hsyn vin4a_de0
c0
vin3b_clk1
timer4
i2c3_scl
dma_evt1
gpio2_22
gpmc_a20
Driver off
0x14C4
CTRL_CORE_PAD N1
_GPMC_ADVN_AL
E
gpmc_advn gpmc_cs6
_ale
clkout2
gpmc_wait1 vin4a_vsyn gpmc_a2
c0
gpmc_a23
timer3
i2c3_sda
dma_evt2
gpio2_23
gpmc_a19
Driver off
0x14C8
CTRL_CORE_PAD M5
_GPMC_OEN_RE
N
gpmc_oen_
ren
gpio2_24
Driver off
0x14CC
CTRL_CORE_PAD M3
_GPMC_WEN
gpmc_wen
gpio2_25
Driver off
0x14D0
CTRL_CORE_PAD N6
_GPMC_BEN0
gpmc_ben0 gpmc_cs4
vin1b_hsyn
c1
0x14D4
CTRL_CORE_PAD M4
_GPMC_BEN1
gpmc_ben1 gpmc_cs5
vin1b_de1
144
gpmc_a17
vin4a_de0
gpmc_a1
vin3b_clk1
gpmc_a3
vin3b_de1
timer2
dma_evt3
gpio2_26
gpmc_a21
Driver off
vin3b_fld1
timer1
dma_evt4
gpio2_27
gpmc_a22
Driver off
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
0x14D8
CTRL_CORE_PAD N2
_GPMC_WAIT0
gpmc_wait0
0x14DC
CTRL_CORE_PAD AG8
_VIN1A_CLK0
vin1a_clk0
0x14E0
CTRL_CORE_PAD AH7
_VIN1B_CLK1
vin1b_clk1
0x14E4
CTRL_CORE_PAD AD9
_VIN1A_DE0
vin1a_de0
vin1b_hsyn
c1
0x14E8
CTRL_CORE_PAD AF9
_VIN1A_FLD0
vin1a_fld0
vin1b_vsyn
c1
0x14EC
CTRL_CORE_PAD AE9
_VIN1A_HSYNC0
vin1a_hsyn vin1b_fld1
c0
0x14F0
CTRL_CORE_PAD AF8
_VIN1A_VSYNC0
vin1a_vsyn vin1b_de1
c0
0x14F4
CTRL_CORE_PAD AE8
_VIN1A_D0
vin1a_d0
vout3_d7
vout3_d23
0x14F8
CTRL_CORE_PAD AD8
_VIN1A_D1
vin1a_d1
vout3_d6
0x14FC
CTRL_CORE_PAD AG7
_VIN1A_D2
vin1a_d2
0x1500
CTRL_CORE_PAD AH6
_VIN1A_D3
0x1504
vout3_d16
5
6
7
8
9
10
vout3_fld
vin3a_clk0
vout3_d17
11
12
13
14*
15
gpio2_28
gpmc_a25
gpmc_a15
Driver off
gpio2_30
Driver off
gpio2_31
Driver off
vout3_de
uart7_rxd
timer16
spi3_sclk
kbd_row0
eQEP1A_in
gpio3_0
Driver off
vout3_clk
uart7_txd
timer15
spi3_d1
kbd_row1
eQEP1B_in
gpio3_1
Driver off
vout3_hsyn uart7_ctsn
c
timer14
spi3_d0
eQEP1_ind
ex
gpio3_2
Driver off
vout3_vsyn uart7_rtsn
c
timer13
spi3_cs0
eQEP1_str
obe
gpio3_3
Driver off
uart8_rxd
ehrpwm1A
gpio3_4
Driver off
vout3_d22
uart8_txd
ehrpwm1B
gpio3_5
Driver off
vout3_d5
vout3_d21
uart8_ctsn
ehrpwm1_tr
ipzone_inpu
t
gpio3_6
Driver off
vin1a_d3
vout3_d4
vout3_d20
uart8_rtsn
eCAP1_in_
PWM1_out
pr1_pru0_g pr1_pru0_g gpio3_7
pi0
po0
Driver off
CTRL_CORE_PAD AH3
_VIN1A_D4
vin1a_d4
vout3_d3
vout3_d19
ehrpwm1_s
ynci
pr1_pru0_g pr1_pru0_g gpio3_8
pi1
po1
Driver off
0x1508
CTRL_CORE_PAD AH5
_VIN1A_D5
vin1a_d5
vout3_d2
vout3_d18
ehrpwm1_s
ynco
pr1_pru0_g pr1_pru0_g gpio3_9
pi2
po2
Driver off
0x150C
CTRL_CORE_PAD AG6
_VIN1A_D6
vin1a_d6
vout3_d1
vout3_d17
eQEP2A_in
pr1_pru0_g pr1_pru0_g gpio3_10
pi3
po3
Driver off
0x1510
CTRL_CORE_PAD AH4
_VIN1A_D7
vin1a_d7
vout3_d0
vout3_d16
eQEP2B_in
pr1_pru0_g pr1_pru0_g gpio3_11
pi4
po4
Driver off
0x1514
CTRL_CORE_PAD AG4
_VIN1A_D8
vin1a_d8
vin1b_d7
vout3_d15
kbd_row2
eQEP2_ind
ex
pr1_pru0_g pr1_pru0_g gpio3_12
pi5
po5
Driver off
0x1518
CTRL_CORE_PAD AG2
_VIN1A_D9
vin1a_d9
vin1b_d6
vout3_d14
kbd_row3
eQEP2_str
obe
pr1_pru0_g pr1_pru0_g gpio3_13
pi6
po6
Driver off
0x151C
CTRL_CORE_PAD AG3
_VIN1A_D10
vin1a_d10
vin1b_d5
vout3_d13
kbd_row4
pr1_edc_lat
ch0_in
pr1_pru0_g pr1_pru0_g gpio3_14
pi7
po7
Driver off
0x1520
CTRL_CORE_PAD AG5
_VIN1A_D11
vin1a_d11
vin1b_d4
vout3_d12
gpmc_a23
kbd_row5
pr1_edc_lat
ch1_in
pr1_pru0_g pr1_pru0_g gpio3_15
pi8
po8
Driver off
0x1524
CTRL_CORE_PAD AF2
_VIN1A_D12
vin1a_d12
vin1b_d3
vout3_d11
gpmc_a24
kbd_row6
pr1_edc_sy
nc0_out
pr1_pru0_g pr1_pru0_g gpio3_16
pi9
po9
Driver off
0x1528
CTRL_CORE_PAD AF6
_VIN1A_D13
vin1a_d13
vin1b_d2
vout3_d10
gpmc_a25
kbd_row7
pr1_edc_sy
nc1_out
pr1_pru0_g pr1_pru0_g gpio3_17
pi10
po10
Driver off
0x152C
CTRL_CORE_PAD AF3
_VIN1A_D14
vin1a_d14
vin1b_d1
vout3_d9
gpmc_a26
kbd_row8
pr1_edio_la
tch_in
pr1_pru0_g pr1_pru0_g gpio3_18
pi11
po11
Driver off
0x1530
CTRL_CORE_PAD AF4
_VIN1A_D15
vin1a_d15
vin1b_d0
vout3_d8
gpmc_a27
kbd_col0
pr1_edio_s
of
pr1_pru0_g pr1_pru0_g gpio3_19
pi12
po12
Driver off
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
145
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
ADVANCE INFORMATION
0x1534
CTRL_CORE_PAD AF1
_VIN1A_D16
vin1a_d16
vin1b_d7
vout3_d7
vin3a_d0
kbd_col1
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_20
ata_in0
ata_out0
pi13
po13
Driver off
0x1538
CTRL_CORE_PAD AE3
_VIN1A_D17
vin1a_d17
vin1b_d6
vout3_d6
vin3a_d1
kbd_col2
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_21
ata_in1
ata_out1
pi14
po14
Driver off
0x153C
CTRL_CORE_PAD AE5
_VIN1A_D18
vin1a_d18
vin1b_d5
vout3_d5
vin3a_d2
kbd_col3
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_22
ata_in2
ata_out2
pi15
po15
Driver off
0x1540
CTRL_CORE_PAD AE1
_VIN1A_D19
vin1a_d19
vin1b_d4
vout3_d4
vin3a_d3
kbd_col4
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_23
ata_in3
ata_out3
pi16
po16
Driver off
0x1544
CTRL_CORE_PAD AE2
_VIN1A_D20
vin1a_d20
vin1b_d3
vout3_d3
vin3a_d4
kbd_col5
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_24
ata_in4
ata_out4
pi17
po17
Driver off
0x1548
CTRL_CORE_PAD AE6
_VIN1A_D21
vin1a_d21
vin1b_d2
vout3_d2
vin3a_d5
kbd_col6
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_25
ata_in5
ata_out5
pi18
po18
Driver off
0x154C
CTRL_CORE_PAD AD2
_VIN1A_D22
vin1a_d22
vin1b_d1
vout3_d1
vin3a_d6
kbd_col7
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_26
ata_in6
ata_out6
pi19
po19
Driver off
0x1550
CTRL_CORE_PAD AD3
_VIN1A_D23
vin1a_d23
vin1b_d0
vout3_d0
vin3a_d7
kbd_col8
pr1_edio_d pr1_edio_d pr1_pru0_g pr1_pru0_g gpio3_27
ata_in7
ata_out7
pi20
po20
Driver off
0x1554
CTRL_CORE_PAD E1
_VIN2A_CLK0
vin2a_clk0
0x1558
CTRL_CORE_PAD G2
_VIN2A_DE0
vin2a_de0
0x155C
CTRL_CORE_PAD H7
_VIN2A_FLD0
vin2a_fld0
0x1560
CTRL_CORE_PAD G1
_VIN2A_HSYNC0
vin2a_hsyn
c0
vin2b_hsyn vout2_hsyn emu8
c1
c
uart9_rxd
spi4_sclk
0x1564
CTRL_CORE_PAD G6
_VIN2A_VSYNC0
vin2a_vsyn
c0
vin2b_vsyn vout2_vsyn emu9
c1
c
uart9_txd
0x1568
CTRL_CORE_PAD F2
_VIN2A_D0
vin2a_d0
vout2_d23
emu10
0x156C
CTRL_CORE_PAD F3
_VIN2A_D1
vin2a_d1
vout2_d22
emu11
0x1570
CTRL_CORE_PAD D1
_VIN2A_D2
vin2a_d2
vout2_d21
0x1574
CTRL_CORE_PAD E2
_VIN2A_D3
vin2a_d3
0x1578
CTRL_CORE_PAD D2
_VIN2A_D4
0x157C
vout2_fld
emu5
kbd_row0
eQEP1A_in
pr1_edio_d pr1_edio_d gpio3_28
ata_in0
ata_out0
gpmc_a27
gpmc_a17
Driver off
vout2_de
emu6
kbd_row1
eQEP1B_in
pr1_edio_d pr1_edio_d gpio3_29
ata_in1
ata_out1
Driver off
vout2_clk
emu7
eQEP1_ind
ex
pr1_edio_d pr1_edio_d gpio3_30
ata_in2
ata_out2
gpmc_a27
gpmc_a18
Driver off
kbd_row2
eQEP1_str pr1_uart0_c pr1_edio_d pr1_edio_d gpio3_31
obe
ts_n
ata_in3
ata_out3
gpmc_a27
Driver off
spi4_d1
kbd_row3
ehrpwm1A
pr1_uart0_r pr1_edio_d pr1_edio_d gpio4_0
ts_n
ata_in4
ata_out4
Driver off
uart9_ctsn
spi4_d0
kbd_row4
ehrpwm1B
pr1_uart0_r pr1_edio_d pr1_edio_d gpio4_1
xd
ata_in5
ata_out5
Driver off
uart9_rtsn
spi4_cs0
kbd_row5
ehrpwm1_tr pr1_uart0_t pr1_edio_d pr1_edio_d gpio4_2
ipzone_inpu xd
ata_in6
ata_out6
t
Driver off
emu12
uart10_rxd
kbd_row6
eCAP1_in_ pr1_ecap0_ pr1_edio_d pr1_edio_d gpio4_3
PWM1_out ecap_capin ata_in7
ata_out7
_apwm_o
Driver off
vout2_d20
emu13
uart10_txd
kbd_col0
ehrpwm1_s pr1_edc_lat pr1_pru1_g pr1_pru1_g gpio4_4
ynci
ch0_in
pi0
po0
Driver off
vin2a_d4
vout2_d19
emu14
uart10_ctsn kbd_col1
ehrpwm1_s pr1_edc_sy pr1_pru1_g pr1_pru1_g gpio4_5
ynco
nc0_out
pi1
po1
Driver off
CTRL_CORE_PAD F4
_VIN2A_D5
vin2a_d5
vout2_d18
emu15
uart10_rtsn kbd_col2
eQEP2A_in pr1_edio_s pr1_pru1_g pr1_pru1_g gpio4_6
of
pi2
po2
Driver off
0x1580
CTRL_CORE_PAD C1
_VIN2A_D6
vin2a_d6
vout2_d17
emu16
mii1_rxd1
kbd_col3
eQEP2B_in pr1_mii_mt pr1_pru1_g pr1_pru1_g gpio4_7
1_clk
pi3
po3
Driver off
0x1584
CTRL_CORE_PAD E4
_VIN2A_D7
vin2a_d7
vout2_d16
emu17
mii1_rxd2
kbd_col4
eQEP2_ind pr1_mii1_tx pr1_pru1_g pr1_pru1_g gpio4_8
ex
en
pi4
po4
Driver off
0x1588
CTRL_CORE_PAD F5
_VIN2A_D8
vin2a_d8
vout2_d15
emu18
mii1_rxd3
kbd_col5
eQEP2_str pr1_mii1_tx pr1_pru1_g pr1_pru1_g gpio4_9
obe
d3
pi5
po5
gpmc_a26
Driver off
146
vin2a_fld0
vin2b_fld1
vin2b_clk1
vin2b_de1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
0x158C
CTRL_CORE_PAD E6
_VIN2A_D9
vin2a_d9
0x1590
CTRL_CORE_PAD D3
_VIN2A_D10
vin2a_d10
mdio_mclk
0x1594
CTRL_CORE_PAD F6
_VIN2A_D11
vin2a_d11
0x1598
CTRL_CORE_PAD D5
_VIN2A_D12
0x159C
4
vout2_d14
5
6
7
emu19
8
9
10
11
12
13
14*
15
kbd_col6
ehrpwm2A
pr1_mii1_tx pr1_pru1_g pr1_pru1_g gpio4_10
d2
pi6
po6
gpmc_a25
Driver off
vout2_d13
kbd_col7
ehrpwm2B
pr1_mdio_
mdclk
pr1_pru1_g pr1_pru1_g gpio4_11
pi7
po7
gpmc_a24
Driver off
mdio_d
vout2_d12
kbd_row7
ehrpwm2_tr pr1_mdio_d pr1_pru1_g pr1_pru1_g gpio4_12
ipzone_inpu ata
pi8
po8
gpmc_a23
t
Driver off
vin2a_d12
rgmii1_txc
vout2_d11
mii1_rxclk
kbd_col8
eCAP2_in_ pr1_mii1_tx pr1_pru1_g pr1_pru1_g gpio4_13
PWM2_out d1
pi9
po9
Driver off
CTRL_CORE_PAD C2
_VIN2A_D13
vin2a_d13
rgmii1_txctl vout2_d10
mii1_rxdv
kbd_row8
eQEP3A_in pr1_mii1_tx pr1_pru1_g pr1_pru1_g gpio4_14
d0
pi10
po10
Driver off
0x15A0
CTRL_CORE_PAD C3
_VIN2A_D14
vin2a_d14
rgmii1_txd3 vout2_d9
mii1_txclk
eQEP3B_in pr1_mii_mr pr1_pru1_g pr1_pru1_g gpio4_15
1_clk
pi11
po11
Driver off
0x15A4
CTRL_CORE_PAD C4
_VIN2A_D15
vin2a_d15
rgmii1_txd2 vout2_d8
mii1_txd0
eQEP3_ind pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_16
ex
dv
pi12
po12
Driver off
0x15A8
CTRL_CORE_PAD B2
_VIN2A_D16
vin2a_d16
vin2b_d7
rgmii1_txd1 vout2_d7
vin3a_d8
mii1_txd1
eQEP3_str pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_24
obe
d3
pi13
po13
Driver off
0x15AC
CTRL_CORE_PAD D6
_VIN2A_D17
vin2a_d17
vin2b_d6
rgmii1_txd0 vout2_d6
vin3a_d9
mii1_txd2
ehrpwm3A
pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_25
d2
pi14
po14
Driver off
0x15B0
CTRL_CORE_PAD C5
_VIN2A_D18
vin2a_d18
vin2b_d5
rgmii1_rxc
vout2_d5
vin3a_d10
mii1_txd3
ehrpwm3B
pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_26
d1
pi15
po15
Driver off
0x15B4
CTRL_CORE_PAD A3
_VIN2A_D19
vin2a_d19
vin2b_d4
rgmii1_rxctl vout2_d4
vin3a_d11
mii1_txer
ehrpwm3_tr pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_27
ipzone_inpu d0
pi16
po16
t
Driver off
0x15B8
CTRL_CORE_PAD B3
_VIN2A_D20
vin2a_d20
vin2b_d3
rgmii1_rxd3 vout2_d3
vin3a_de0
vin3a_d12
mii1_rxer
eCAP3_in_ pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_28
PWM3_out er
pi17
po17
Driver off
0x15BC
CTRL_CORE_PAD B4
_VIN2A_D21
vin2a_d21
vin2b_d2
rgmii1_rxd2 vout2_d2
vin3a_fld0
vin3a_d13
mii1_col
pr1_mii1_rx pr1_pru1_g pr1_pru1_g gpio4_29
link
pi18
po18
Driver off
0x15C0
CTRL_CORE_PAD B5
_VIN2A_D22
vin2a_d22
vin2b_d1
rgmii1_rxd1 vout2_d1
vin3a_hsyn vin3a_d14
c0
mii1_crs
pr1_mii1_c pr1_pru1_g pr1_pru1_g gpio4_30
ol
pi19
po19
Driver off
0x15C4
CTRL_CORE_PAD A4
_VIN2A_D23
vin2a_d23
vin2b_d0
rgmii1_rxd0 vout2_d0
vin3a_vsyn vin3a_d15
c0
mii1_txen
pr1_mii1_cr pr1_pru1_g pr1_pru1_g gpio4_31
s
pi20
po20
Driver off
0x15C8
CTRL_CORE_PAD D11
_VOUT1_CLK
vout1_clk
vin4a_fld0
vin3a_fld0
spi3_cs0
gpio4_19
Driver off
0x15CC
CTRL_CORE_PAD B10
_VOUT1_DE
vout1_de
vin4a_de0
vin3a_de0
spi3_d1
gpio4_20
Driver off
0x15D0
CTRL_CORE_PAD B11
_VOUT1_FLD
vout1_fld
vin4a_clk0
vin3a_clk0
spi3_cs1
gpio4_21
Driver off
0x15D4
CTRL_CORE_PAD C11
_VOUT1_HSYNC
vout1_hsyn
c
vin4a_hsyn vin3a_hsyn
c0
c0
spi3_d0
gpio4_22
Driver off
0x15D8
CTRL_CORE_PAD E11
_VOUT1_VSYNC
vout1_vsyn
c
vin4a_vsyn vin3a_vsyn
c0
c0
spi3_sclk
pr2_pru1_g pr2_pru1_g gpio4_23
pi17
po17
Driver off
0x15DC
CTRL_CORE_PAD F11
_VOUT1_D0
vout1_d0
uart5_rxd
vin4a_d16
vin3a_d16
spi3_cs2
pr1_uart0_c
ts_n
pr2_pru1_g pr2_pru1_g gpio8_0
pi18
po18
Driver off
0x15E0
CTRL_CORE_PAD G10
_VOUT1_D1
vout1_d1
uart5_txd
vin4a_d17
vin3a_d17
pr1_uart0_r
ts_n
pr2_pru1_g pr2_pru1_g gpio8_1
pi19
po19
Driver off
0x15E4
CTRL_CORE_PAD F10
_VOUT1_D2
vout1_d2
emu2
vin4a_d18
vin3a_d18
pr1_uart0_r
xd
pr2_pru1_g pr2_pru1_g gpio8_2
pi20
po20
Driver off
obs0
mii1_rxd0
obs16
obs_irq1
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
147
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
ADVANCE INFORMATION
0x15E8
CTRL_CORE_PAD G11
_VOUT1_D3
vout1_d3
emu5
vin4a_d19
vin3a_d19
obs1
obs17
0x15EC
CTRL_CORE_PAD E9
_VOUT1_D4
vout1_d4
emu6
vin4a_d20
vin3a_d20
obs2
0x15F0
CTRL_CORE_PAD F9
_VOUT1_D5
vout1_d5
emu7
vin4a_d21
vin3a_d21
0x15F4
CTRL_CORE_PAD F8
_VOUT1_D6
vout1_d6
emu8
vin4a_d22
vin3a_d22
0x15F8
CTRL_CORE_PAD E7
_VOUT1_D7
vout1_d7
emu9
vin4a_d23
0x15FC
CTRL_CORE_PAD E8
_VOUT1_D8
vout1_d8
uart6_rxd
0x1600
CTRL_CORE_PAD D9
_VOUT1_D9
vout1_d9
0x1604
CTRL_CORE_PAD D7
_VOUT1_D10
0x1608
7
8
9
10
11
12
13
14*
15
pr1_uart0_t
xd
pr2_pru0_g pr2_pru0_g gpio8_3
pi0
po0
Driver off
obs18
pr1_ecap0_
ecap_capin
_apwm_o
pr2_pru0_g pr2_pru0_g gpio8_4
pi1
po1
Driver off
obs3
obs19
pr2_edc_lat
ch0_in
pr2_pru0_g pr2_pru0_g gpio8_5
pi2
po2
Driver off
obs4
obs20
pr2_edc_lat
ch1_in
pr2_pru0_g pr2_pru0_g gpio8_6
pi3
po3
Driver off
vin3a_d23
pr2_edc_sy
nc0_out
pr2_pru0_g pr2_pru0_g gpio8_7
pi4
po4
Driver off
vin4a_d8
vin3a_d8
pr2_edc_sy
nc1_out
pr2_pru0_g pr2_pru0_g gpio8_8
pi5
po5
Driver off
uart6_txd
vin4a_d9
vin3a_d9
pr2_edio_la
tch_in
pr2_pru0_g pr2_pru0_g gpio8_9
pi6
po6
Driver off
vout1_d10
emu3
vin4a_d10
vin3a_d10
obs5
obs21
obs_irq2
pr2_edio_s
of
pr2_pru0_g pr2_pru0_g gpio8_10
pi7
po7
Driver off
CTRL_CORE_PAD D8
_VOUT1_D11
vout1_d11
emu10
vin4a_d11
vin3a_d11
obs6
obs22
obs_dmarq
2
pr2_uart0_c
ts_n
pr2_pru0_g pr2_pru0_g gpio8_11
pi8
po8
Driver off
0x160C
CTRL_CORE_PAD A5
_VOUT1_D12
vout1_d12
emu11
vin4a_d12
vin3a_d12
obs7
obs23
pr2_uart0_r
ts_n
pr2_pru0_g pr2_pru0_g gpio8_12
pi9
po9
Driver off
0x1610
CTRL_CORE_PAD C6
_VOUT1_D13
vout1_d13
emu12
vin4a_d13
vin3a_d13
obs8
obs24
pr2_uart0_r
xd
pr2_pru0_g pr2_pru0_g gpio8_13
pi10
po10
Driver off
0x1614
CTRL_CORE_PAD C8
_VOUT1_D14
vout1_d14
emu13
vin4a_d14
vin3a_d14
obs9
obs25
pr2_uart0_t
xd
pr2_pru0_g pr2_pru0_g gpio8_14
pi11
po11
Driver off
0x1618
CTRL_CORE_PAD C7
_VOUT1_D15
vout1_d15
emu14
vin4a_d15
vin3a_d15
obs10
obs26
pr2_ecap0_
ecap_capin
_apwm_o
pr2_pru0_g pr2_pru0_g gpio8_15
pi12
po12
Driver off
0x161C
CTRL_CORE_PAD B7
_VOUT1_D16
vout1_d16
uart7_rxd
vin4a_d0
vin3a_d0
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_16
ata_in0
ata_out0
pi13
po13
Driver off
0x1620
CTRL_CORE_PAD B8
_VOUT1_D17
vout1_d17
uart7_txd
vin4a_d1
vin3a_d1
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_17
ata_in1
ata_out1
pi14
po14
Driver off
0x1624
CTRL_CORE_PAD A7
_VOUT1_D18
vout1_d18
emu4
vin4a_d2
vin3a_d2
obs11
obs27
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_18
ata_in2
ata_out2
pi15
po15
Driver off
0x1628
CTRL_CORE_PAD A8
_VOUT1_D19
vout1_d19
emu15
vin4a_d3
vin3a_d3
obs12
obs28
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_19
ata_in3
ata_out3
pi16
po16
Driver off
0x162C
CTRL_CORE_PAD C9
_VOUT1_D20
vout1_d20
emu16
vin4a_d4
vin3a_d4
obs13
obs29
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_20
ata_in4
ata_out4
pi17
po17
Driver off
0x1630
CTRL_CORE_PAD A9
_VOUT1_D21
vout1_d21
emu17
vin4a_d5
vin3a_d5
obs14
obs30
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_21
ata_in5
ata_out5
pi18
po18
Driver off
0x1634
CTRL_CORE_PAD B9
_VOUT1_D22
vout1_d22
emu18
vin4a_d6
vin3a_d6
obs15
obs31
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_22
ata_in6
ata_out6
pi19
po19
Driver off
0x1638
CTRL_CORE_PAD A10
_VOUT1_D23
vout1_d23
emu19
vin4a_d7
vin3a_d7
pr2_edio_d pr2_edio_d pr2_pru0_g pr2_pru0_g gpio8_23
ata_in7
ata_out7
pi20
po20
Driver off
0x163C
CTRL_CORE_PAD V1
_MDIO_MCLK
mdio_mclk
uart3_rtsn
mii0_col
vin2a_clk0
vin4b_clk1
pr1_mii0_c pr2_pru1_g pr2_pru1_g gpio5_15
ol
pi0
po0
Driver off
0x1640
CTRL_CORE_PAD U4
_MDIO_D
mdio_d
uart3_ctsn
mii0_txer
vin2a_d0
vin4b_d0
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_16
link
pi1
po1
Driver off
148
obs_dmarq
1
spi3_cs3
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
0x1644
CTRL_CORE_PAD U3
_RMII_MHZ_50_CL
K
RMII_MHZ_
50_CLK
0x1648
CTRL_CORE_PAD V2
_UART3_RXD
uart3_rxd
rmii1_crs
mii0_rxdv
vin2a_d1
vin4b_d1
spi3_sclk
0x164C
CTRL_CORE_PAD Y1
_UART3_TXD
uart3_txd
rmii1_rxer
mii0_rxclk
vin2a_d2
vin4b_d2
spi3_d1
0x1650
CTRL_CORE_PAD W9
_RGMII0_TXC
rgmii0_txc
uart3_ctsn
rmii1_rxd1
mii0_rxd3
vin2a_d3
vin4b_d3
0x1654
CTRL_CORE_PAD V9
_RGMII0_TXCTL
rgmii0_txctl uart3_rtsn
rmii1_rxd0
mii0_rxd2
vin2a_d4
0x1658
CTRL_CORE_PAD V7
_RGMII0_TXD3
rgmii0_txd3 rmii0_crs
mii0_crs
vin2a_de0
0x165C
CTRL_CORE_PAD U7
_RGMII0_TXD2
rgmii0_txd2 rmii0_rxer
mii0_rxer
0x1660
CTRL_CORE_PAD V6
_RGMII0_TXD1
rgmii0_txd1 rmii0_rxd1
0x1664
CTRL_CORE_PAD U6
_RGMII0_TXD0
rgmii0_txd0 rmii0_rxd0
0x1668
CTRL_CORE_PAD U5
_RGMII0_RXC
rgmii0_rxc
0x166C
CTRL_CORE_PAD V5
_RGMII0_RXCTL
0x1670
8
9
10
vin2a_d11
11
12
13
14*
15
pr2_pru1_g pr2_pru1_g gpio5_17
pi2
po2
Driver off
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_18
dv
pi3
po3
Driver off
spi4_cs1
pr1_mii_mr pr2_pru1_g pr2_pru1_g gpio5_19
0_clk
pi4
po4
Driver off
spi3_d0
spi4_cs2
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_20
d3
pi5
po5
Driver off
vin4b_d4
spi3_cs0
spi4_cs3
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_21
d2
pi6
po6
Driver off
vin4b_de1
spi4_sclk
uart4_rxd
pr1_mii0_cr pr2_pru1_g pr2_pru1_g gpio5_22
s
pi7
po7
Driver off
vin2a_hsyn vin4b_hsyn
c0
c1
spi4_d1
uart4_txd
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_23
er
pi8
po8
Driver off
mii0_rxd1
vin2a_vsyn vin4b_vsyn
c0
c1
spi4_d0
uart4_ctsn
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_24
d1
pi9
po9
Driver off
mii0_rxd0
vin2a_d10
spi4_cs0
uart4_rtsn
pr1_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_25
d0
pi10
po10
Driver off
rmii1_txen
mii0_txclk
vin2a_d5
vin4b_d5
pr1_mii_mt pr2_pru1_g pr2_pru1_g gpio5_26
0_clk
pi11
po11
Driver off
rgmii0_rxctl
rmii1_txd1
mii0_txd3
vin2a_d6
vin4b_d6
pr1_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_27
d3
pi12
po12
Driver off
CTRL_CORE_PAD V4
_RGMII0_RXD3
rgmii0_rxd3
rmii1_txd0
mii0_txd2
vin2a_d7
vin4b_d7
pr1_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_28
d2
pi13
po13
Driver off
0x1674
CTRL_CORE_PAD V3
_RGMII0_RXD2
rgmii0_rxd2 rmii0_txen
mii0_txen
vin2a_d8
pr1_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_29
en
pi14
po14
Driver off
0x1678
CTRL_CORE_PAD Y2
_RGMII0_RXD1
rgmii0_rxd1 rmii0_txd1
mii0_txd1
vin2a_d9
pr1_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_30
d1
pi15
po15
Driver off
0x167C
CTRL_CORE_PAD W2
_RGMII0_RXD0
rgmii0_rxd0 rmii0_txd0
mii0_txd0
vin2a_fld0
pr1_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_31
d0
pi16
po16
Driver off
0x1680
CTRL_CORE_PAD AB10
_USB1_DRVVBUS
usb1_drvvb
us
timer16
gpio6_12
Driver off
0x1684
CTRL_CORE_PAD AC10
_USB2_DRVVBUS
usb2_drvvb
us
timer15
gpio6_13
Driver off
0x1688
CTRL_CORE_PAD E21
_GPIO6_14
gpio6_14
mcasp1_ax dcan2_tx
r8
mcan_tx
uart10_rxd
vout2_hsyn
c
vin4a_hsyn i2c3_sda
c0
timer1
gpio6_14
Driver off
0x168C
CTRL_CORE_PAD F20
_GPIO6_15
gpio6_15
mcasp1_ax dcan2_rx
r9
mcan_rx
uart10_txd
vout2_vsyn
c
vin4a_vsyn i2c3_scl
c0
timer2
gpio6_15
Driver off
0x1690
CTRL_CORE_PAD F21
_GPIO6_16
gpio6_16
mcasp1_ax
r10
vout2_fld
vin4a_fld0
clkout1
timer3
gpio6_16
Driver off
0x1694
CTRL_CORE_PAD D18
_XREF_CLK0
xref_clk0
mcasp2_ax mcasp1_ax mcasp1_ah mcasp5_ah
r8
r4
clkx
clkx
hdq0
clkout2
timer13
pr2_mii1_c pr2_pru1_g pr2_pru1_g gpio6_17
ol
pi5
po5
Driver off
0x1698
CTRL_CORE_PAD E17
_XREF_CLK1
xref_clk1
mcasp2_ax mcasp1_ax mcasp2_ah mcasp6_ah
r9
r5
clkx
clkx
timer14
pr2_mii1_cr pr2_pru1_g pr2_pru1_g gpio6_18
s
pi6
po6
Driver off
0x169C
CTRL_CORE_PAD B26
_XREF_CLK2
xref_clk2
mcasp2_ax mcasp1_ax mcasp3_ah mcasp7_ah
r10
r6
clkx
clkx
timer15
gpio6_19
Driver off
vin4b_fld1
vout2_clk
vin4a_clk0
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
149
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
6
vout2_de
7
hdq0
8
vin4a_de0
9
10
clkout3
timer16
11
ADVANCE INFORMATION
0x16A0
CTRL_CORE_PAD C23
_XREF_CLK3
xref_clk3
0x16A4
CTRL_CORE_PAD C14
_MCASP1_ACLKX
mcasp1_acl
kx
i2c3_sda
pr2_mdio_
mdclk
0x16A8
CTRL_CORE_PAD D14
_MCASP1_FSX
mcasp1_fsx
i2c3_scl
pr2_mdio_d
ata
0x16AC
CTRL_CORE_PAD B14
_MCASP1_ACLKR
mcasp1_acl mcasp7_ax
kr
r2
vout2_d0
vin4a_d0
0x16B0
CTRL_CORE_PAD J14
_MCASP1_FSR
mcasp1_fsr mcasp7_ax
r3
vout2_d1
vin4a_d1
0x16B4
CTRL_CORE_PAD G12
_MCASP1_AXR0
mcasp1_ax
r0
uart6_rxd
0x16B8
CTRL_CORE_PAD F12
_MCASP1_AXR1
mcasp1_ax
r1
uart6_txd
0x16BC
CTRL_CORE_PAD G13
_MCASP1_AXR2
mcasp1_ax mcasp6_ax
r2
r2
uart6_ctsn
vout2_d2
0x16C0
CTRL_CORE_PAD J11
_MCASP1_AXR3
mcasp1_ax mcasp6_ax
r3
r3
uart6_rtsn
0x16C4
CTRL_CORE_PAD E12
_MCASP1_AXR4
0x16C8
12
13
14*
15
gpio6_20
Driver off
pr2_pru1_g pr2_pru1_g gpio7_31
pi7
po7
Driver off
gpio7_30
Driver off
i2c4_sda
gpio5_0
Driver off
i2c4_scl
gpio5_1
Driver off
i2c5_sda
pr2_mii0_rx pr2_pru1_g pr2_pru1_g gpio5_2
er
pi8
po8
Driver off
i2c5_scl
pr2_mii_mt pr2_pru1_g pr2_pru1_g gpio5_3
0_clk
pi9
po9
Driver off
vin4a_d2
gpio5_4
Driver off
vout2_d3
vin4a_d3
gpio5_5
Driver off
mcasp1_ax mcasp4_ax
r4
r2
vout2_d4
vin4a_d4
gpio5_6
Driver off
CTRL_CORE_PAD F13
_MCASP1_AXR5
mcasp1_ax mcasp4_ax
r5
r3
vout2_d5
vin4a_d5
gpio5_7
Driver off
0x16CC
CTRL_CORE_PAD C12
_MCASP1_AXR6
mcasp1_ax mcasp5_ax
r6
r2
vout2_d6
vin4a_d6
gpio5_8
Driver off
0x16D0
CTRL_CORE_PAD D12
_MCASP1_AXR7
mcasp1_ax mcasp5_ax
r7
r3
vout2_d7
vin4a_d7
gpio5_9
Driver off
0x16D4
CTRL_CORE_PAD B12
_MCASP1_AXR8
mcasp1_ax mcasp6_ax
r8
r0
spi3_sclk
timer5
pr2_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_10
en
pi10
po10
Driver off
0x16D8
CTRL_CORE_PAD A11
_MCASP1_AXR9
mcasp1_ax mcasp6_ax
r9
r1
spi3_d1
timer6
pr2_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_11
d3
pi11
po11
Driver off
0x16DC
CTRL_CORE_PAD B13
_MCASP1_AXR10
mcasp1_ax mcasp6_acl mcasp6_acl spi3_d0
r10
kx
kr
timer7
pr2_mii0_tx pr2_pru1_g pr2_pru1_g gpio5_12
d2
pi12
po12
Driver off
0x16E0
CTRL_CORE_PAD A12
_MCASP1_AXR11
mcasp1_ax mcasp6_fsx mcasp6_fsr spi3_cs0
r11
timer8
pr2_mii0_tx pr2_pru1_g pr2_pru1_g gpio4_17
d1
pi13
po13
Driver off
0x16E4
CTRL_CORE_PAD E14
_MCASP1_AXR12
mcasp1_ax mcasp7_ax
r12
r0
timer9
pr2_mii0_tx pr2_pru1_g pr2_pru1_g gpio4_18
d0
pi14
po14
Driver off
0x16E8
CTRL_CORE_PAD A13
_MCASP1_AXR13
mcasp1_ax mcasp7_ax
r13
r1
timer10
pr2_mii_mr pr2_pru1_g pr2_pru1_g gpio6_4
0_clk
pi15
po15
Driver off
0x16EC
CTRL_CORE_PAD G14
_MCASP1_AXR14
mcasp1_ax mcasp7_acl mcasp7_acl
r14
kx
kr
timer11
pr2_mii0_rx pr2_pru1_g pr2_pru1_g gpio6_5
dv
pi16
po16
Driver off
0x16F0
CTRL_CORE_PAD F14
_MCASP1_AXR15
mcasp1_ax mcasp7_fsx mcasp7_fsr
r15
timer12
pr2_mii0_rx pr2_pru0_g pr2_pru0_g gpio6_6
d3
pi20
po20
Driver off
0x16F4
CTRL_CORE_PAD A19
_MCASP2_ACLKX
mcasp2_acl
kx
pr2_mii0_rx pr2_pru0_g pr2_pru0_g
d2
pi18
po18
Driver off
0x16F8
CTRL_CORE_PAD A18
_MCASP2_FSX
mcasp2_fsx
pr2_mii0_rx pr2_pru0_g pr2_pru0_g
d1
pi19
po19
Driver off
0x16FC
CTRL_CORE_PAD E15
_MCASP2_ACLKR
mcasp2_acl mcasp8_ax
kr
r2
150
mcasp2_ax mcasp1_ax mcasp4_ah mcasp8_ah
r11
r7
clkx
clkx
5
spi3_cs1
vout2_d8
vin4a_d8
Terminal Configuration and Functions
timer4
Driver off
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
0x1700
CTRL_CORE_PAD A20
_MCASP2_FSR
mcasp2_fsr mcasp8_ax
r3
vout2_d9
vin4a_d9
Driver off
0x1704
CTRL_CORE_PAD B15
_MCASP2_AXR0
mcasp2_ax
r0
vout2_d10
vin4a_d10
Driver off
0x1708
CTRL_CORE_PAD A15
_MCASP2_AXR1
mcasp2_ax
r1
vout2_d11
vin4a_d11
Driver off
0x170C
CTRL_CORE_PAD C15
_MCASP2_AXR2
mcasp2_ax mcasp3_ax
r2
r2
pr2_mii0_rx pr2_pru0_g pr2_pru0_g gpio6_8
d0
pi16
po16
Driver off
0x1710
CTRL_CORE_PAD A16
_MCASP2_AXR3
mcasp2_ax mcasp3_ax
r3
r3
pr2_mii0_rx pr2_pru0_g pr2_pru0_g gpio6_9
link
pi17
po17
Driver off
0x1714
CTRL_CORE_PAD D15
_MCASP2_AXR4
mcasp2_ax mcasp8_ax
r4
r0
vout2_d12
vin4a_d12
gpio1_4
Driver off
0x1718
CTRL_CORE_PAD B16
_MCASP2_AXR5
mcasp2_ax mcasp8_ax
r5
r1
vout2_d13
vin4a_d13
gpio6_7
Driver off
0x171C
CTRL_CORE_PAD B17
_MCASP2_AXR6
mcasp2_ax mcasp8_acl mcasp8_acl
r6
kx
kr
vout2_d14
vin4a_d14
gpio2_29
Driver off
0x1720
CTRL_CORE_PAD A17
_MCASP2_AXR7
mcasp2_ax mcasp8_fsx mcasp8_fsr
r7
vout2_d15
vin4a_d15
gpio1_5
Driver off
0x1724
CTRL_CORE_PAD B18
_MCASP3_ACLKX
mcasp3_acl mcasp3_acl mcasp2_ax uart7_rxd
kx
kr
r12
pr2_mii0_cr pr2_pru0_g pr2_pru0_g gpio5_13
s
pi12
po12
Driver off
0x1728
CTRL_CORE_PAD F15
_MCASP3_FSX
mcasp3_fsx mcasp3_fsr mcasp2_ax uart7_txd
r13
pr2_mii0_c pr2_pru0_g pr2_pru0_g gpio5_14
ol
pi13
po13
Driver off
0x172C
CTRL_CORE_PAD B19
_MCASP3_AXR0
mcasp3_ax
r0
mcasp2_ax uart7_ctsn
r14
uart5_rxd
pr2_mii1_rx pr2_pru0_g pr2_pru0_g
er
pi14
po14
Driver off
0x1730
CTRL_CORE_PAD C17
_MCASP3_AXR1
mcasp3_ax
r1
mcasp2_ax uart7_rtsn
r15
uart5_txd
pr2_mii1_rx pr2_pru0_g pr2_pru0_g
link
pi15
po15
Driver off
0x1734
CTRL_CORE_PAD C18
_MCASP4_ACLKX
mcasp4_acl mcasp4_acl spi3_sclk
kx
kr
uart8_rxd
i2c4_sda
vout2_d16
vin4a_d16
Driver off
0x1738
CTRL_CORE_PAD A21
_MCASP4_FSX
mcasp4_fsx mcasp4_fsr spi3_d1
uart8_txd
i2c4_scl
vout2_d17
vin4a_d17
Driver off
0x173C
CTRL_CORE_PAD G16
_MCASP4_AXR0
mcasp4_ax
r0
spi3_d0
uart8_ctsn
uart4_rxd
vout2_d18
vin4a_d18
Driver off
0x1740
CTRL_CORE_PAD D17
_MCASP4_AXR1
mcasp4_ax
r1
spi3_cs0
uart8_rtsn
uart4_txd
vout2_d19
vin4a_d19
pr2_pru1_g pr2_pru1_g
pi0
po0
Driver off
0x1744
CTRL_CORE_PAD AA3
_MCASP5_ACLKX
mcasp5_acl mcasp5_acl spi4_sclk
kx
kr
uart9_rxd
i2c5_sda
vout2_d20
vin4a_d20
pr2_pru1_g pr2_pru1_g
pi1
po1
Driver off
0x1748
CTRL_CORE_PAD AB9
_MCASP5_FSX
mcasp5_fsx mcasp5_fsr spi4_d1
uart9_txd
i2c5_scl
vout2_d21
vin4a_d21
pr2_pru1_g pr2_pru1_g
pi2
po2
Driver off
0x174C
CTRL_CORE_PAD AB3
_MCASP5_AXR0
mcasp5_ax
r0
spi4_d0
uart9_ctsn
uart3_rxd
vout2_d22
vin4a_d22
pr2_mdio_
mdclk
pr2_pru1_g pr2_pru1_g
pi3
po3
Driver off
0x1750
CTRL_CORE_PAD AA4
_MCASP5_AXR1
mcasp5_ax
r1
spi4_cs0
uart9_rtsn
uart3_txd
vout2_d23
vin4a_d23
pr2_mdio_d pr2_pru1_g pr2_pru1_g
ata
pi4
po4
Driver off
0x1754
CTRL_CORE_PAD W6
_MMC1_CLK
mmc1_clk
gpio6_21
Driver off
0x1758
CTRL_CORE_PAD Y6
_MMC1_CMD
mmc1_cmd
gpio6_22
Driver off
0x175C
CTRL_CORE_PAD AA6
_MMC1_DAT0
mmc1_dat0
gpio6_23
Driver off
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
151
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
BALL
NUMBER
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
15
ADVANCE INFORMATION
0x1760
CTRL_CORE_PAD Y4
_MMC1_DAT1
mmc1_dat1
gpio6_24
Driver off
0x1764
CTRL_CORE_PAD AA5
_MMC1_DAT2
mmc1_dat2
gpio6_25
Driver off
0x1768
CTRL_CORE_PAD Y3
_MMC1_DAT3
mmc1_dat3
gpio6_26
Driver off
0x176C
CTRL_CORE_PAD W7
_MMC1_SDCD
mmc1_sdcd
uart6_rxd
i2c4_sda
gpio6_27
Driver off
0x1770
CTRL_CORE_PAD Y9
_MMC1_SDWP
mmc1_sdw
p
uart6_txd
i2c4_scl
gpio6_28
Driver off
0x1774
CTRL_CORE_PAD AC5
_GPIO6_10
gpio6_10
mdio_mclk
i2c3_sda
vin2b_hsyn
c1
ehrpwm2A
pr2_mii_mt pr2_pru0_g pr2_pru0_g gpio6_10
1_clk
pi0
po0
Driver off
0x1778
CTRL_CORE_PAD AB4
_GPIO6_11
gpio6_11
mdio_d
i2c3_scl
vin2b_vsyn
c1
ehrpwm2B
pr2_mii1_tx pr2_pru0_g pr2_pru0_g gpio6_11
en
pi1
po1
Driver off
0x177C
CTRL_CORE_PAD AD4
_MMC3_CLK
mmc3_clk
vin2b_d7
ehrpwm2_tr pr2_mii1_tx pr2_pru0_g pr2_pru0_g gpio6_29
ipzone_inpu d3
pi2
po2
t
Driver off
0x1780
CTRL_CORE_PAD AC4
_MMC3_CMD
mmc3_cmd spi3_sclk
vin2b_d6
eCAP2_in_ pr2_mii1_tx pr2_pru0_g pr2_pru0_g gpio6_30
PWM2_out d2
pi3
po3
Driver off
0x1784
CTRL_CORE_PAD AC7
_MMC3_DAT0
mmc3_dat0 spi3_d1
uart5_rxd
vin2b_d5
eQEP3A_in pr2_mii1_tx pr2_pru0_g pr2_pru0_g gpio6_31
d1
pi4
po4
Driver off
0x1788
CTRL_CORE_PAD AC6
_MMC3_DAT1
mmc3_dat1 spi3_d0
uart5_txd
vin2b_d4
eQEP3B_in pr2_mii1_tx pr2_pru0_g pr2_pru0_g gpio7_0
d0
pi5
po5
Driver off
0x178C
CTRL_CORE_PAD AC9
_MMC3_DAT2
mmc3_dat2 spi3_cs0
uart5_ctsn
vin2b_d3
eQEP3_ind pr2_mii_mr pr2_pru0_g pr2_pru0_g gpio7_1
ex
1_clk
pi6
po6
Driver off
0x1790
CTRL_CORE_PAD AC3
_MMC3_DAT3
mmc3_dat3 spi3_cs1
uart5_rtsn
vin2b_d2
eQEP3_str pr2_mii1_rx pr2_pru0_g pr2_pru0_g gpio7_2
obe
dv
pi7
po7
Driver off
0x1794
CTRL_CORE_PAD AC8
_MMC3_DAT4
mmc3_dat4 spi4_sclk
uart10_rxd
vin2b_d1
ehrpwm3A
pr2_mii1_rx pr2_pru0_g pr2_pru0_g gpio1_22
d3
pi8
po8
Driver off
0x1798
CTRL_CORE_PAD AD6
_MMC3_DAT5
mmc3_dat5 spi4_d1
uart10_txd
vin2b_d0
ehrpwm3B
pr2_mii1_rx pr2_pru0_g pr2_pru0_g gpio1_23
d2
pi9
po9
Driver off
0x179C
CTRL_CORE_PAD AB8
_MMC3_DAT6
mmc3_dat6 spi4_d0
uart10_ctsn
vin2b_de1
ehrpwm3_tr pr2_mii1_rx pr2_pru0_g pr2_pru0_g gpio1_24
ipzone_inpu d1
pi10
po10
t
Driver off
0x17A0
CTRL_CORE_PAD AB5
_MMC3_DAT7
mmc3_dat7 spi4_cs0
uart10_rtsn
vin2b_clk1
eCAP3_in_ pr2_mii1_rx pr2_pru0_g pr2_pru0_g gpio1_25
PWM3_out d0
pi11
po11
Driver off
0x17A4
CTRL_CORE_PAD A25
_SPI1_SCLK
spi1_sclk
gpio7_7
Driver off
0x17A8
CTRL_CORE_PAD F16
_SPI1_D1
spi1_d1
gpio7_8
Driver off
0x17AC
CTRL_CORE_PAD B25
_SPI1_D0
spi1_d0
gpio7_9
Driver off
0x17B0
CTRL_CORE_PAD A24
_SPI1_CS0
spi1_cs0
gpio7_10
Driver off
0x17B4
CTRL_CORE_PAD A22
_SPI1_CS1
spi1_cs1
gpio7_11
Driver off
0x17B8
CTRL_CORE_PAD B21
_SPI1_CS2
spi1_cs2
gpio7_12
Driver off
152
sata1_led
uart4_rxd
spi2_cs1
mmc3_sdcd spi2_cs2
dcan2_tx
mdio_mclk
hdmi1_hpd
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 4-33. Pin Multiplexing (continued)
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
0*
1
0x17BC
CTRL_CORE_PAD B20
_SPI1_CS3
spi1_cs3
uart4_txd
0x17C0
CTRL_CORE_PAD A26
_SPI2_SCLK
spi2_sclk
0x17C4
CTRL_CORE_PAD B22
_SPI2_D1
0x17C8
2*
3
dcan2_rx
5
mdio_d
6
7
hdmi1_cec
8
9
10
11
12
13
14*
15
gpio7_13
Driver off
uart3_rxd
gpio7_14
Driver off
spi2_d1
uart3_txd
gpio7_15
Driver off
CTRL_CORE_PAD G17
_SPI2_D0
spi2_d0
uart3_ctsn
uart5_rxd
gpio7_16
Driver off
0x17CC
CTRL_CORE_PAD B24
_SPI2_CS0
spi2_cs0
uart3_rtsn
uart5_txd
gpio7_17
Driver off
0x17E0
CTRL_CORE_PAD B27
_UART1_RXD
uart1_rxd
mmc4_sdcd
gpio7_22
Driver off
0x17E4
CTRL_CORE_PAD C26
_UART1_TXD
uart1_txd
mmc4_sdw
p
gpio7_23
Driver off
0x17E8
CTRL_CORE_PAD E25
_UART1_CTSN
uart1_ctsn
uart9_rxd
mmc4_clk
gpio7_24
Driver off
0x17EC
CTRL_CORE_PAD C27
_UART1_RTSN
uart1_rtsn
uart9_txd
mmc4_cmd
gpio7_25
Driver off
0x17F0
CTRL_CORE_PAD D28
_UART2_RXD
uart3_ctsn
uart3_rctx
mmc4_dat0 uart2_rxd
uart1_dcdn
gpio7_26
Driver off
0x17F4
CTRL_CORE_PAD D26
_UART2_TXD
uart2_txd
uart3_rtsn
uart3_sd
mmc4_dat1 uart2_txd
uart1_dsrn
gpio7_27
Driver off
0x17F8
CTRL_CORE_PAD D27
_UART2_CTSN
uart2_ctsn
uart3_rxd
mmc4_dat2 uart10_rxd
uart1_dtrn
gpio1_16
Driver off
0x17FC
CTRL_CORE_PAD C28
_UART2_RTSN
uart2_rtsn
uart3_irtx
mmc4_dat3 uart10_txd
uart1_rin
gpio1_17
Driver off
0x1800
CTRL_CORE_PAD C21
_I2C1_SDA
i2c1_sda
0x1804
CTRL_CORE_PAD C20
_I2C1_SCL
i2c1_scl
0x1808
CTRL_CORE_PAD C25
_I2C2_SDA
i2c2_sda
hdmi1_ddc
_scl
Driver off
0x180C
CTRL_CORE_PAD F17
_I2C2_SCL
i2c2_scl
hdmi1_ddc
_sda
Driver off
0x1818
CTRL_CORE_PAD AD17
_WAKEUP0
Wakeup0
dcan1_rx
gpio1_0
Driver off
0x181C
CTRL_CORE_PAD AC17
_WAKEUP1
Wakeup1
dcan2_rx
gpio1_1
Driver off
0x1820
CTRL_CORE_PAD AB16
_WAKEUP2
Wakeup2
sys_nirq2
gpio1_2
Driver off
0x1824
CTRL_CORE_PAD AC16
_WAKEUP3
Wakeup3
sys_nirq1
gpio1_3
Driver off
0x1828
CTRL_CORE_PAD Y11
_ON_OFF
on_off
0x182C
CTRL_CORE_PAD AB17
_RTC_PORZ
rtc_porz
0x1830
CTRL_CORE_PAD F18
_TMS
tms
uart3_txd
mmc3_sdw spi2_cs3
p
4
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
153
ADVANCE INFORMATION
ADDRESS REGISTER NAME
BALL
NUMBER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 4-33. Pin Multiplexing (continued)
ADDRESS REGISTER NAME
MUXMODE FIELD SETTINGS (CTRL_CORE_PAD_*[3:0])
BALL
NUMBER
0*
1
2*
3
4
5
6
7
8
9
10
11
12
13
14*
ADVANCE INFORMATION
0x1834
CTRL_CORE_PAD D23
_TDI
tdi
gpio8_27
0x1838
CTRL_CORE_PAD F19
_TDO
tdo
gpio8_28
0x183C
CTRL_CORE_PAD E20
_TCLK
tclk
0x1840
CTRL_CORE_PAD D20
_TRSTN
trstn
0x1844
CTRL_CORE_PAD E18
_RTCK
rtck
gpio8_29
0x1848
CTRL_CORE_PAD G21
_EMU0
emu0
gpio8_30
0x184C
CTRL_CORE_PAD D24
_EMU1
emu1
gpio8_31
0x185C
CTRL_CORE_PAD E23
_RESETN
resetn
0x1860
CTRL_CORE_PAD D21
_NMIN_DSP
nmin_dsp
0x1864
CTRL_CORE_PAD F23
_RSTOUTN
rstoutn
15
1. NA in this table stands for Not Applicable.
154
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
4.5
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Connections for Unused Pins
This section describes the Unused/Reserved balls connection requirements.
NOTE
The following balls are reserved: Y5 / Y10 / B28 /A27
These balls must be left unconnected.
NOTE
All unused power supply balls must be supplied with the voltages specified in the
Section 5.4, Recommended Operating Conditions, unless alternative tie-off options are
included in Section 4.3, Signal Descriptions.
Balls
Connection Requirements
AE14 / AE15 / AD17 / AC15 / AC16 / AC17 / AB16 / V27 / D20 /
AH25 / AE27 / AD27 / Y28 / G28 / H27 / K27 / M28
These balls must be connected to GND through an external pull
resistor if unused
V28 / F18 / E20 / E23 / D21 / C20 / C21 / AG25 / AE28 / AD28 / Y27
/ G27 / H28 / K28 / M27 / F17 / C25
These balls must be connect to the corresponding power supply
through an external pull resistor if unused
AF14 (rtc_iso)
This ball should be connected to the corresponding power supply
through an external pull resistor if unused; or can be connected to
F22 (porz) when RTC unused (level translation may be needed)
AB17 (rtc_porz)
This ball should be connected to VSS when RTC is unused; or can
be connected to F22 (porz) when RTC unused (level translation may
be needed)
K14 (vpp)
This ball must be left unconnected if unused
NOTE
All other unused signal balls with a Pad Configuration Register can be left unconnected with
their internal pullup or pulldown resistor enabled.
NOTE
All other unused signal balls without Pad Configuration Register can be left unconnected.
Terminal Configuration and Functions
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
155
ADVANCE INFORMATION
Table 4-34. Unused Balls Specific Connection Requirements
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5 Specifications
NOTE
For more information, see Power, Reset, and Clock Management / PRCM Subsystem
Environment / External Voltage Inputs or Initialization / Preinitialization / Power Requirements
section of the Device TRM.
NOTE
The index numbers 1 and 2 which is part of the EMIF1 and EMIF2 signal prefixes (ddr1_*
and ddr2_*) listed in Table 4-5, EMIF Signal Descriptions, column "SIGNAL NAME" not to be
confused with DDR1 and DDR2 types of SDRAM memories.
NOTE
Audio Back End (ABE) module is not supported for this family of devices, but “ABE” name is
still present in some clock or DPLL names.
ADVANCE INFORMATION
CAUTION
All IO Cells are NOT Fail-safe compliant and should not be externally driven in
absence of their IO supply.
156
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
5.1
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1)
VSUPPLY (Steady-State)
VIO (Steady-State)
Supply Voltage Ranges (SteadyState)
Input and Output Voltage Ranges
(Steady-State)
MIN
MAX
Core (vdd, vdd_mpu, vdd_gpu,
vdd_dspeve, vdd_iva, vdd_rtc)
–0.3
1.5
Analog (vdda_usb1, vdda_usb2,
vdda_abe_per, vdda_ddr,
vdda_debug, vdda_dsp_eve,
vdda_gmac_core, vdda_gpu,
vdda_hdmi, vdda_iva, vdda_pcie,
vdda_pcie0, vdda_pcie1,
vdda_sata, vdda_usb3, vdda_video,
vdda_mpu, vdda_osc, vdda_rtc)
–0.3
2.0
Analog 3.3V (vdda33v_usb1,
vdda33v_usb2)
-0.3
3.8
vdds18v, vdds18v_ddr1,
vdds18v_ddr2, vdds_mlbp,
vdds_ddr1, vdds_ddr2
–0.3
2.1
vddshv1-11 (1.8V mode)
–0.3
2.1
vddshv1-7 (3.3V mode), vddshv9-11
(3.3V mode)
–0.3
3.8
vddshv8 (3.3V mode)
–0.3
3.6
Core I/Os
–0.3
1.5
Analog I/Os (except HDMI)
–0.3
2.0
HDMI I/Os
–0.3
3.5
I/O 1.35 V
–0.3
1.65
I/O 1.5 V
–0.3
1.8
1.8 V I/Os
–0.3
2.1
3.3 V I/Os (except those powered
by vddshv8)
–0.3
3.8
3.3 V I/Os (powered by vddshv8)
–0.3
UNIT
V
ADVANCE INFORMATION
PARAMETER(1)
V
3.6
105
SR
Maximum slew rate, all supplies
V/s
VIO (Transient Overshoot /
Undershoot)
Input and Output Voltage Ranges (Transient Overshoot/Undershoot)
Note: valid for up to 20% of the signal period
TSTG
Storage temperature range after soldered onto PC Board
–55
+150
°C
Latch-up I-Test
I-test(4), All I/Os (if different levels then one line per level)
–100
100
mA
Latch-up OV-Test
Over-voltage Test(5), All supplies (if different levels then one line per level)
N/A
1.5 ×
VSUPPLY
0.2 ×
VDD (3)
V
V
MAX
(1) Stresses beyond those listed as absolute maximum ratings may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those listed under Section 5.4, Recommended Operating
Conditions, is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
(2) See I/Os supplied by this power pin in Table 4-1, Pin Attributes.
(3) VDD is the voltage on the corresponding power-supply pin(s) for the IO.
(4) Per JEDEC JESD78 at 125 °C with specified I/O pin injection current and clamp voltage of 1.5 times maximum recommended I/O
voltage and negative 0.5 times maximum recommended I/O voltage.
(5) Per JEDEC JESD78 at 125 °C.
5.2
ESD Ratings
VALUE
VESD Electrostatic discharge
Human-body model (HBM), per ANSI/ESDA/JEDEC
JS-001(1)
±1000
Charged-device model (CDM), per JEDEC
specification JESD22-C101 (2)
±250
UNIT
V
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
157
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
ESD Ratings (continued)
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
5.3
Power-On Hours (POH) Limits
The information in the section below is provided solely for your convenience and does not extend or
modify the warranty provided under TI’s standard terms and conditions for TI semiconductor products.
NOTE
POH is a function of voltage, temperature and time. Usage at higher voltages and
temperatures will result in a reduction in POH.
Table 5-1. Power-On Hours (POH) Limits(1)
OPERATING CONDITION
OPP
COMMERCIAL JUNCTION
TEMP RANGE 0°C ~ 90°C
EXTENDED JUNCTION TEMP RANGE -40°C ~ 105°C
ADVANCE INFORMATION
HDMI
JUNCTION
TEMP (Tj)
LIFETIME
(POH)
JUNCTION
TEMP (Tj)
LIFETIME
(POH)
JUNCTION
TEMP (Tj)
LIFETIME
(POH)
OPP_NOM or
OPP_OD
Not Used
90°C
100k
100°C
100k
105°C
100k (3)
90°C
100k
100°C
63k
105°C
45k
OPP_HIGH
Not Used
90°C
65k
100°C
55k
105°C
50k
Used(2)
90°C
65k
100°C
55k
105°C
45k
(2)
Used
(1) Unless specified in , all voltage domains and operating conditions are supported in the device at the noted temperatures.
(2) Power-On Hours (POH) assume HDMI is used at the maximum supported bit rate continuously and/or operating the device continuously
at the VD_MPU operating point (OPP) noted.
(3) 90k POH only if SuperSpeed USB 3.0 Dual-Role-Device (at 5 Gbps) or PCIe in Gen-II mode (at 5 Gbps) are used.
Recommended Operating Conditions (4)
5.4
over operating free-air temperature range (unless otherwise noted)
PARAMETER
DESCRIPTION
MIN (2)
NOM
MAX DC (3)
MAX (2)
UNIT
Input Power Supply Voltage Range
vdd
Core voltage domain supply
See Section 5.5
V
vdd_mpu
Supply voltage range for MPU domain
See Section 5.5
V
vdd_gpu
GPU voltage domain supply
See Section 5.5
V
vdd_dspeve
DSP voltage domain supply
See Section 5.5
V
vdd_iva
IVA voltage domain supply
See Section 5.5
V
vdd_rtc
RTC voltage domain supply
See Section 5.5
V
vdda_usb1
DPLL_USB and HS USB1 1.8V
analog power supply
1.71
1.80
1.71
1.80
Maximum noise (peak-peak)
vdda_usb2
vdda33v_usb1
HS USB2 1.8V analog power supply
1.836
1.89
V
mVPPmax
50
V
mVPPmax
V
3.135
Maximum noise (peak-peak)
158
1.89
50
Maximum noise (peak-peak)
HS USB1 3.3V analog power supply.If
USB1 is not used, this pin can
alternatively be connected to VSS if
the following requirements are met:
- The usb1_dm/usb1_dp pins are left
unconnected
- The USB1 PHY is kept powered
down
1.836
Specifications
3.3
50
3.366
3.465
mVPPmax
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Recommended Operating Conditions
(4)
(continued)
over operating free-air temperature range (unless otherwise noted)
vdda33v_usb2
DESCRIPTION
HS USB2 3.3V analog power supply. If
USB2 is not used, this pin can
alternatively be connected to VSS if
the following requirements are met:
- The usb2_dm/usb2_dp pins are left
unconnected
- The USB2 PHY is kept powered
down
MIN (2)
vdda_abe_per
3.135
vdda_ddr
1.71
vdda_debug
vdda_dsp_eve
vdda_gmac_core
1.80
1.71
1.80
vdda_gpu
vdda_hdmi
1.71
vdda_pcie
DPLL_IVA analog power supply
1.80
1.71
1.80
1.71
vdda_pcie0
vdda_pcie1
vdda_sata
1.71
vdda_usb3
1.80
1.71
1.80
vdda_video
vdda_mpu
vdda_osc
1.71
1.89
1.71
1.836
1.89
1.80
1.836
1.89
1.836
1.89
1.80
1.71
1.80
1.836
Maximum noise (peak-peak)
50
V
1.89
mVPPmax
1.836
1.89
V
mVPPmax
1.836
V
1.89
mVPPmax
1.89
V
mVPPmax
1.89
V
mVPPmax
1.836
V
1.89
mVPPmax
1.836
V
1.89
mVPPmax
1.836
1.89
1.836
1.89
V
mVPPmax
50
1.80
V
mVPPmax
50
1.71
V
mVPPmax
50
1.71
V
mVPPmax
50
1.71
V
mVPPmax
1.80
1.80
V
mVPPmax
50
Maximum noise (peak-peak)
HFOSC analog power supply
1.836
50
Maximum noise (peak-peak)
DPLL_MPU analog power supply
1.89
50
Maximum noise (peak-peak)
DPLL_VIDEO1 and DPLL_VIDEO2
analog power supply
1.80
1.71
Maximum noise (peak-peak)
DPLL_USB_OTG_SS and USB3.0
RX/TX analog power supply
1.836
50
Maximum noise (peak-peak)
DPLL_SATA and SATA RX/TX analog
power supply
mVPPmax
50
Maximum noise (peak-peak)
PCIe ch1 RX/TX analog power supply
1.80
V
1.89
50
Maximum noise (peak-peak)
PCIe ch0 RX/TX analog power supply
1.836
50
Maximum noise (peak-peak)
DPLL_PCIe_REF and PCIe analog
power supply
1.80
1.71
Maximum noise (peak-peak)
vdda_iva
mVPPmax
50
Maximum noise (peak-peak)
PLL_HDMI and HDMI analog power
supply
UNIT
3.465
50
Maximum noise (peak-peak)
DPLL_GPU analog power supply
3.366
50
Maximum noise (peak-peak)
DPLL_CORE and CORE HSDIVIDER
analog power supply
1.80
1.71
Maximum noise (peak-peak)
DPLL_DSP analog power supply
3.3
50
Maximum noise (peak-peak)
DPLL_DEBUG analog power supply
MAX (2)
50
Maximum noise (peak-peak)
DPLL_DDR and DDR HSDIVIDER
analog power supply
MAX DC (3)
V
Maximum noise (peak-peak)
DPLL_ABE, DPLL_PER, and PER
HSDIVIDER analog power supply
NOM
V
mVPPmax
1.89
V
mVPPmax
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
159
ADVANCE INFORMATION
PARAMETER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Recommended Operating Conditions
(4)
(continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
vdda_rtc
DESCRIPTION
RTC bias and RTC LFOSC analog
power supply
MIN (2)
NOM
1.71
1.80
1.71
1.80
Maximum noise (peak-peak)
vdds18v
vdds18v_ddr1
vdds18v_ddr2
vdds_ddr1
1.8V power supply
1.89
1.71
1.80
1.89
1.71
1.80
V
V
mVPPmax
1.836
1.89
50
Maximum noise (peak-peak)
UNIT
mVPPmax
1.836
50
Maximum noise (peak-peak)
EMIF2 bias power supply
MAX (2)
50
Maximum noise (peak-peak)
EMIF1 bias power supply
MAX DC (3)
V
mVPPmax
1.836
1.89
50
V
mVPPmax
EMIF1 power supply
(1.5V for DDR3 mode /
1.35V for DDR3L mode)
1.35-V
Mode
1.28
1.35
1.377
1.42
1.5-V Mode
1.43
1.50
1.53
1.57
Maximum noise (peakpeak)
1.35-V
Mode
V
mVPPmax
50
ADVANCE INFORMATION
1.5-V Mode
vdds_ddr2
EMIF2 power supply
(1.5V for DDR3 mode /
1.35V for DDR3L mode)
1.35-V
Mode
1.28
1.35
1.377
1.42
1.5-V Mode
1.43
1.50
1.53
1.57
Maximum noise (peakpeak)
1.35-V
Mode
V
mVPPmax
50
1.5-V Mode
vddshv5
vddshv1
vddshv10
vddshv11
vddshv2
160
Dual Voltage (1.8V or
3.3V) power supply for
the RTC Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the VIN2 Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the MMC2 Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the VOUT Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
Specifications
50
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
Dual Voltage (1.8V or
1.8-V Mode
3.3V) power supply for
3.3-V Mode
the GPMC Power Group
pins
mVPPmax
50
3.3-V Mode
V
V
mVPPmax
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Recommended Operating Conditions
(4)
(continued)
over operating free-air temperature range (unless otherwise noted)
vddshv3
vddshv4
vddshv6
vddshv7
vddshv8
vddshv9
DESCRIPTION
Dual Voltage (1.8V or
3.3V) power supply for
the GENERAL Power
Group pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the MMC4 Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the VIN1 Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the WIFI Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the MMC1 Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
Dual Voltage (1.8V or
3.3V) power supply for
the RGMII Power Group
pins
1.8-V Mode
Maximum noise (peakpeak)
1.8-V Mode
3.3-V Mode
MIN (2)
NOM
MAX DC (3)
MAX (2)
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
3.3-V Mode
1.71
1.80
1.836
1.89
3.135
3.30
3.366
3.465
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
V
mVPPmax
50
3.3-V Mode
UNIT
vss
Ground supply
0
V
vssa_osc0
OSC0 analog ground
0
V
vssa_osc1
OSC1 analog ground
TJ
Operating junction
temperature range
ddr1_vref0
Reference Power Supply EMIF1
0.5 × vdds_ddr1
V
ddr2_vref0
Reference Power Supply EMIF2
0.5 × vdds_ddr2
V
Commercial
Extended
0
-40
0
V
90
°C
105
(1) Refer to Section 5.3, Power-On Hours (POH) Limits for limitations.
(2) The voltage at the device ball should never be below the MIN voltage or above the MAX voltage for any amount of time. This
requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, etc.
(3) The DC voltage at the device ball should never be above the MAX DC voltage to avoid impact on device reliability and lifetime POH
(Power-On Hours). The MAX DC voltage is defined as the highest allowed DC regulated voltage, without transients, seen at the ball.
(4) Logic functions and parameter values are not assured out of the range specified in the recommended operating conditions.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
161
ADVANCE INFORMATION
PARAMETER
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.5
www.ti.com
Operating Performance Points
This section describes the operating conditions of the device. This section also contains the description of
each OPP (operating performance point) for processor clocks and device core clocks.
CAUTION
The OPP voltage and frequency values may change following the silicon
characterization result.
describes the maximum supported frequency per speed grade for AM574x devices.
Table 5-2. Speed Grade Maximum Frequency(1)
Device Speed
Maximum frequency (MHz)
MPU
DSP
IVA
GPU
IPU
L3
DDR3/DDR3L
AM5748
1500
750
532
532
212.8
266
667 (DDR3-1333)
AM5746
1500
750
N/A
N/A
212.8
266
667 (DDR3-1333)
ADVANCE INFORMATION
(1) N/A in this table stands for Not Applicable.
5.5.1
AVS and ABB Requirements
Adaptive Voltage Scaling (AVS) and Adaptive Body Biasing (ABB) are required on most of the vdd_*
supplies as defined in Table 5-3.
Table 5-3. AVS and ABB Requirements per vdd_* Supply
Supply
AVS Required?
ABB Required?
vdd_core
Yes, for all OPPs
No
vdd_mpu
Yes, for all OPPs
Yes, for all OPPs
vdd_ivahd
Yes, for all OPPs
Yes, for all OPPs
vdd_dspeve
Yes, for all OPPs
Yes, for all OPPs
vdd_gpu
Yes, for all OPPs
Yes, for all OPPs
vdd_rtc
No
No
5.5.2
Voltage And Core Clock Specifications
Table 5-4 shows the recommended OPP per voltage domain.
Table 5-4. Voltage Domains Operating Performance Points
DOMAIN
CONDITION
OPP_NOM
(2)
VD_CORE (V)
BOOT (Before AVS is
enabled) (4)
After AVS is enabled (4)
VD_MPU (V)
BOOT (Before AVS is
enabled)(4)
After AVS is enabled(4)
VD_RTC (V)
162
(8)
-
OPP_OD
NOM (1) MAX (2)
MIN
MIN (2)
OPP_HIGH
NOM (1) MAX (2)
MIN (2)
NOM (1) MAX DC MAX (2)
(3)
(6)
1.2
Not Applicable
Not Applicable
AVS
AVS
Voltag Voltage
(5)
e (5) –
3.5%
1.2
Not Applicable
Not Applicable
(7)
1.2
Not Applicable
Not Applicable
AVS
AVS
Voltag Voltage
(5)
e (5) –
3.5%
1.2
1.11
1.06
0.84
1.15
1.15
0.88 to
1.06
1.16
AVS
AVS
AVS
AVS
AVS
Voltage Voltage Voltage Voltage Voltage
(5)
(5)
(5)
(5)
(5)
–
+ 5%
–
3.5%
3.5%
Not Applicable
Specifications
AVS
Voltage
(5)
+2%
AVS
Voltage
(5)
+ 5%
Not Applicable
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-4. Voltage Domains Operating Performance Points (continued)
DOMAIN
CONDITION
OPP_NOM
(2)
Others (V)
BOOT (Before AVS is
enabled) (4)
After AVS is enabled(4)
OPP_OD
NOM (1) MAX (2)
MIN
1.02
1.06
AVS
AVS
Voltag Voltage
(5)
(5)
e
–
3.5%
1.16
1.16
MIN (2)
NOM (1) MAX (2)
OPP_HIGH
MIN (2)
Not Applicable
NOM (1) MAX DC MAX (2)
(3)
Not Applicable
AVS
AVS
AVS
AVS
AVS
Voltage Voltage Voltage Voltage Voltage
(5)
(5)
(5)
(5)
(5)
–
+ 5%
–
3.5%
3.5%
AVS
Voltage
(5)
+2%
AVS
Voltage
+ 5%
(5)
(1) In a typical implementation, the power supply should target the NOM voltage.
(2) The voltage at the device ball should never be below the MIN voltage or above the MAX voltage for any amount of time. This
requirement includes dynamic voltage events such as AC ripple, voltage transients, voltage dips, etc.
(3) The DC voltage at the device ball should never be above the MAX DC voltage to avoid impact on device reliability and lifetime POH
(Power-On Hours). The MAX DC voltage is defined as the highest allowed DC regulated voltage, without transients, seen at the ball.
(4) For all OPPs, AVS must be enabled to avoid impact on device reliability, lifetime POH (Power-On Hours), and device power.
ADVANCE INFORMATION
(5) The AVS voltages are device-dependent, voltage domain-dependent, and OPP-dependent. They must be read from the
STD_FUSE_OPP. For information about STD_FUSE_OPP Registers address, please refer to Control Module Section of the Device
TRM. The power supply should be adjustable over the following ranges for each required OPP:
– OPP_NOM for MPU: 0.85 V – 1.15 V
– OPP_NOM for CORE and Others: 0.85 V - 1.15 V
– OPP_OD: 0.885 V - 1.15 V
– OPP_HIGH: 0.95 V - 1.25 V
The AVS voltages will be within the above specified ranges.
(6) PMIC boot voltage can be set to either 1.06 V or 1.15 V
(7) PMIC boot voltage can be set to either 1.10 V or 1.15 V
(8) VD_RTC can optionally be tied to VD_CORE and operate at the VD_CORE AVS voltages.
(9) The power supply must be programmed with the AVS voltages for the MPU and the CORE voltage domain, either just after the ROM
boot or at the earliest possible time in the secondary boot loader before there is significant activity seen on these domains.
Table 5-5 describes the standard processor clocks speed characteristics vs OPP of the device.
Table 5-5. Supported OPP vs Max Frequency (1)(2)
DESCRIPTION
OPP_NOM
OPP_OD
OPP_HIGH
Max Freq. (MHz)
Max Freq. (MHz)
Max Freq. (MHz)
1000
1176
1500
DSP_CLK
600
700
750
IVA_GCLK
388.3
430
532
GPU_CLK
425.6
500
532
CORE_IPUx_CLK
212.8
N/A
N/A
L3_CLK
266
N/A
N/A
DDR3 / DDR3L
667 (DDR3-1333)
N/A
N/A
RTC_FCLK
0.034
N/A
N/A
VD_MPU
MPU_CLK
VD_DSPEVE
VD_IVA
VD_GPU
VD_CORE
VD_RTC
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
163
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) N/A in this table stands for Not Applicable.
(2) Maximum supported frequency is limited according to the Device Speed Grade (see ).
5.5.3
Maximum Supported Frequency
Device modules either receive their clock directly from an external clock input, directly from a PLL, or from
a PRCM. Table 5-6 lists the clock source options for each module on this device, along with the maximum
frequency that module can accept. To ensure proper module functionality, the device PLLs and dividers
must be programmed not to exceed the maximum frequencies listed in this table.
Table 5-6. Maximum Supported Frequency
Module
Clock Sources
ADVANCE INFORMATION
Instance Name
Input Clock Name
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
AES1
AES1_L3_CLK
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
AES2
AES2_L3_CLK
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
BB2D
BB2D_FCLK
Func
354.6
BB2D_GFCLK
BB2D_GFCLK
DPLL_CORE
BB2D_ICLK
Int
266
DSS_L3_GICLK
CORE_X2_CLK
DPLL_CORE
COUNTER_32K_F
CLK
Func
0.032
FUNC_32K_CLK
SYS_CLK1/610
OSC0
COUNTER_32K_IC
LK
Int
38.4
WKUPAON_GICLK
CTRL_MODULE_B
ANDGAP
L3INSTR_TS_GCL
K
Int
CTRL_MODULE_C
ORE
L4CFG_L4_GICLK
Int
133
L4CFG_L4_GICLK
CTRL_MODULE_
WKUP
WKUPAON_GICLK
Int
38.4
WKUPAON_GICLK
DCAN1
DCAN1_FCLK
Func
38.4
DCAN1_SYS_CLK
DCAN1_ICLK
Int
266
WKUPAON_GICLK
COUNTER_32K
DCAN2
4.8
L3INSTR_TS_GCLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
CORE_X2_CLK
DPLL_CORE
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
SYS_CLK1
OSC0
SYS_CLK2
OSC1
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
DCAN2_FCLK
Func
38.4
DCAN2_SYS_CLK
SYS_CLK1
OSC0
DCAN2_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
DES3DES
DES_CLK_L3
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
DLL
EMIF_DLL_FCLK
Func
EMIF_DLL_FC
LK
EMIF_DLL_GCLK
EMIF_DLL_GCLK
DPLL_DDR
DLL_AGING
FCLK
Int
38.4
L3INSTR_DLL_AGING
_GCLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
DPLL_CORE
DMM
DMM_CLK
Int
266
EMIF_L3_GICLK
CORE_X2_CLK
DPLL_DEBUG
SYSCLK
Int
38.4
EMU_SYS_CLK
SYS_CLK1
OSC0
DSP1
DSP1_FICLK
Int &
Func
DSP_CLK
DSP1_GFCLK
DSP_GFCLK
DPLL_DSP
DSP2
DSP2_FICLK
Int &
Func
DSP_CLK
DSP2_GFCLK
DSP_GFCLK
DPLL_DSP
164
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
Instance Name
Input Clock Name
DSS
DSS_HDMI_CEC_
CLK
Func
0.032
HDMI_CEC_GFCLK
SYS_CLK1/610
OSC0
DSS_HDMI_PHY_
CLK
Func
48
HDMI_PHY_GFCLK
FUNC_192M_CLK
DPLL_PER
DSS_CLK
Func
192
DSS_GFCLK
DSS_CLK
DPLL_PER
HDMI_CLKINP
Func
38.4
HDMI_DPLL_CLK
SYS_CLK1
OSC0
SYS_CLK2
OSC1
DSS_L3_ICLK
Int
266
DSS_L3_GICLK
CORE_X2_CLK
DPLL_CORE
VIDEO1_CLKINP
Func
38.4
VIDEO1_DPLL_CLK
SYS_CLK1
OSC0
SYS_CLK2
OSC1
VIDEO2_CLKINP
Func
38.4
VIDEO2_DPLL_CLK
SYS_CLK1
OSC0
DPLL_DSI1_A_CL
K1
Func
209.3
N/A
DPLL_DSI1_B_CL
K1
Func
209.3
N/A
DPLL_DSI1_C_CL
K1
DSS DISPC
Func
209.3
N/A
SYS_CLK2
OSC1
HDMI_CLK
DPLL_HDMI
VIDEO1_CLKOUT1
DPLL_VIDEO1
VIDEO1_CLKOUT3
DPLL_VIDEO1
VIDEO2_CLKOUT3
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_ABE_X2_CLK
DPLL_ABE
HDMI_CLK
DPLL_HDMI
VIDEO1_CLKOUT3
DPLL_VIDEO1
VIDEO2_CLKOUT1
DPLL_VIDEO2
DPLL_HDMI_CLK1
Func
185.6
N/A
HDMI_CLK
DPLL_HDMI
LCD1_CLK
Func
209.3
N/A
DPLL_DSI1_A_CLK1
See DSS data
in the rows
above
LCD2_CLK
Func
209.3
N/A
DPLL_DSI1_B_CLK1
DSS_CLK
DSS_CLK
LCD3_CLK
Func
209.3
N/A
DPLL_DSI1_C_CLK1
F_CLK
Func
209.3
N/A
DPLL_DSI1_A_CLK1
DSS_CLK
DPLL_DSI1_B_CLK1
DPLL_DSI1_C_CLK1
DSS_CLK
DPLL_HDMI_CLK1
EFUSE_CTRL_CU
ST
ocp_clk
Int
133
CUSTEFUSE_L4_GICL
K
CORE_X2_CLK
DPLL_CORE
sys_clk
Func
38.4
CUSTEFUSE_SYS_GF
CLK
SYS_CLK1
OSC0
ELM
ELM_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
EMIF_OCP_FW
L3_CLK
Int
266
EMIF_L3_GICLK
CORE_X2_CLK
DPLL_CORE
EMIF_PHY1
EMIF_PHY1_FCLK
Func
DDR
EMIF_PHY_GCLK
EMIF_PHY_GCLK
DPLL_DDR
EMIF_PHY2
EMIF_PHY2_FCLK
Func
DDR
EMIF_PHY_GCLK
EMIF_PHY_GCLK
DPLL_DDR
EMIF1
EMIF1_ICLK
Int
266
EMIF_L3_GICLK
CORE_X2_CLK
DPLL_CORE
EMIF2
EMIF2_ICLK
Int
266
EMIF_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
165
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Clock Sources
Instance Name
Input Clock Name
Clock
Type
GMAC_SW
CPTS_RFT_CLK
Func
ADVANCE INFORMATION
GPIO1
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
GPIO8
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
266
GMAC_RFT_CLK
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CORE_X2_CLK
DPLL_CORE
GMAC_250M_CLK
DPLL_GMAC
Int
125
GMAC_MAIN_CLK
MHZ_250_CLK
Func
250
GMII_250MHZ_CLK
GMII_250MHZ_CLK
DPLL_GMAC
MHZ_5_CLK
Func
5
RGMII_5MHZ_CLK
GMAC_RMII_HS_CLK
DPLL_GMAC
MHZ_50_CLK
Func
50
RMII_50MHZ_CLK
GMAC_RMII_HS_CLK
DPLL_GMAC
RMII1_MHZ_50_CL
K
Func
50
RMII_50MHZ_CLK
GMAC_RMII_HS_CLK
DPLL_GMAC
RMII2_MHZ_50_CL
K
Func
50
RMII_50MHZ_CLK
GMAC_RMII_HS_CLK
DPLL_GMAC
GPIO1_ICLK
Int
38.4
WKUPAON_GICLK
Func
0.032
WKUPAON_SYS_GFC
LK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
WKUPAON_32K_GFCL
K
OSC0(1)
GPIO2_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO2_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
GPIO3_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO3_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
GPIO4_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO4_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
PIDBCLK
Func
0.032
GPIO_GFCLK
GPIO5_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO5_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
PIDBCLK
Func
0.032
GPIO_GFCLK
GPIO6_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO6_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
PIDBCLK
Func
0.032
GPIO_GFCLK
GPIO7_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO7_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
PIDBCLK
Func
0.032
GPIO_GFCLK
GPIO8_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPIO8_DBCLK
Func
0.032
GPIO_GFCLK
FUNC_32K_CLK
OSC0(1)
PIDBCLK
Func
0.032
GPIO_GFCLK
GPMC
GPMC_FCLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
GPU
GPU_FCLK1
Func
GPU_CLK
GPU_CORE_GCLK
CORE_GPU_CLK
DPLL_CORE
PER_GPU_CLK
DPLL_PER
GPU_FCLK2
HDMI PHY
166
PRCM Clock Name
MAIN_CLK
GPIO1_DBCLK
GPIO2
Max. Clock
Allowed (MHz)
Func
GPU_CLK
GPU_HYD_GCLK
GPU_GCLK
DPLL_GPU
CORE_GPU_CLK
DPLL_CORE
PER_GPU_CLK
DPLL_PER
GPU_GCLK
DPLL_GPU
GPU_ICLK
Int
266
GPU_L3_GICLK
CORE_X2_CLK
DPLL_CORE
DSS_HDMI_PHY_
CLK
Func
38.4
HDMI_PHY_GFCLK
FUNC_192M_CLK
DPLL_PER
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Instance Name
Input Clock Name
HDQ1W
HDQ1W_ICLK
Int &
Func
HDQ1W_FCLK
Func
12
PER_12M_GFCLK
FUNC_192M_CLK
DPLL_PER
I2C1_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
I2C1_FCLK
Func
96
PER_96M_GFCLK
FUNC_192M_CLK
DPLL_PER
I2C2_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
I2C2_FCLK
Func
96
PER_96M_GFCLK
FUNC_192M_CLK
DPLL_PER
I2C3_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
I2C3_FCLK
Func
96
PER_96M_GFCLK
FUNC_192M_CLK
DPLL_PER
DPLL_CORE
I2C1
I2C2
I2C3
I2C4
I2C5
I2C4_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
I2C4_FCLK
Func
96
PER_96M_GFCLK
FUNC_192M_CLK
DPLL_PER
I2C5_ICLK
Int
266
IPU_L3_GICLK
CORE_X2_CLK
DPLL_CORE
I2C5_FCLK
Func
96
IPU_96M_GFCLK
FUNC_192M_CLK
DPLL_PER
IEEE1500_2_OCP
PI_L3CLK
Int &
Func
266
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
IPU1
IPU1_GFCLK
Int &
Func
425.6
IPU1_GFCLK
DPLL_ABE_X2_CLK
DPLL_ABE
CORE_IPU_ISS_BOOS
T_CLK
DPLL_CORE
Int &
Func
425.6
CORE_IPU_ISS_BOOS
T_CLK
DPLL_CORE
IPU2
IPU2_GFCLK
IPU2_GFCLK
IVA
IVA_GCLK
Int
IVA_GCLK
IVA_GCLK
IVA_GFCLK
DPLL_IVA
KBD
KBD_FCLK
Func
0.032
WKUPAON_SYS_GFC
LK
WKUPAON_32K_GFCL
K
OSC0(1)
PICLKKBD
Func
0.032
WKUPAON_SYS_GFC
LK
KBD_ICLK
Int
38.4
WKUPAON_GICLK
SYS_CLK1
OSC0
PICLKOCP
Int
38.4
WKUPAON_GICLK
DPLL_ABE_X2_CLK
DPLL_ABE
L3_INSTR
L3_CLK
Int
L3_CLK
L3INSTR_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L3_MAIN
L3_CLK1
Int
L3_CLK
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L3_CLK2
Int
L3_CLK
L3INSTR_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L4_CFG
L4_CFG_CLK
Int
133
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L4_PER1
L4_PER1_CLK
Int
133
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L4_PER2
L4_PER2_CLK
Int
133
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L4_PER3
L4_PER3_CLK
Int
133
L4PER3_L3_GICLK
CORE_X2_CLK
DPLL_CORE
L4_WKUP
L4_WKUP_CLK
Int
38.4
WKUPAON_GICLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
MAILBOX1
MAILBOX1_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX2
MAILBOX2_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX3
MAILBOX3_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX4
MAILBOX4_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX5
MAILBOX5_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX6
MAILBOX6_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX7
MAILBOX7_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX8
MAILBOX8_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX9
MAILBOX9_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX10
MAILBOX10_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX11
MAILBOX11_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
167
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Clock Sources
Instance Name
Input Clock Name
Clock
Type
MAILBOX12
MAILBOX12_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MAILBOX13
MAILBOX13_FLCK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
McASP1
MCASP1_AHCLKR
Func
100
MCASP1_AHCLKR
ABE_24M_GFCLK
DPLL_ABE
ADVANCE INFORMATION
MCASP1_AHCLKX
MCASP1_FCLK
MCASP1_ICLK
168
Func
Func
Int
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
100
192
266
MCASP1_AHCLKX
MCASP1_AUX_GFCLK
IPU_L3_GICLK
Specifications
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
ABE_24M_GFCLK
DPLL_ABE
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CORE_X2_CLK
DPLL_CORE
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Clock Sources
Instance Name
Input Clock Name
Clock
Type
McASP2
MCASP2_AHCLKR
Func
MCASP2_AHCLKX
MCASP2_FCLK
McASP3
Func
Func
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
100
MCASP2_AHCLKR
ABE_24M_GFCLK
DPLL_ABE
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
100
192
MCASP2_AHCLKX
MCASP2_AUX_GFCLK
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
ABE_24M_GFCLK
DPLL_ABE
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
MCASP2_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MCASP3_AHCLKX
Func
100
MCASP3_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
MCASP3_FCLK
MCASP3_ICLK
Func
Int
192
266
MCASP3_AUX_GFCLK
L4PER2_L3_GICLK
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CORE_X2_CLK
DPLL_CORE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
169
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Clock Sources
Instance Name
Input Clock Name
Clock
Type
McASP4
MCASP4_AHCLKX
Func
MCASP4_FCLK
ADVANCE INFORMATION
McASP5
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
100
MCASP4_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
192
MCASP4_AUX_GFCLK
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MCASP5_AHCLKX
Func
100
MCASP5_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
Func
192
MCASP5_AUX_GFCLK
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_CORE
MCASP5_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
MCASP6_AHCLKX
Func
100
MCASP6_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
FUNC_24M_GFCLK
DPLL_PER
MCASP6_FCLK
MCASP6_ICLK
170
PRCM Clock Name
MCASP4_ICLK
MCASP5_FCLK
McASP6
Func
Max. Clock
Allowed (MHz)
Func
Int
192
266
MCASP6_AUX_GFCLK
L4PER2_L3_GICLK
Specifications
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
ABE_SYS_CLK
OSC0
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CORE_X2_CLK
DPLL_CORE
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Clock Sources
Instance Name
Input Clock Name
Clock
Type
McASP7
MCASP7_AHCLKX
Func
MCASP7_FCLK
McASP8
McSPI2
McSPI3
McSPI4
MLB_SS
MMC1
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
100
MCASP7_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
192
MCASP7_AUX_GFCLK
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
MCASP7_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MCASP8_AHCLKX
Func
100
MCASP8_AHCLKX
ABE_24M_GFCLK
DPLL_ABE
MCASP8_FCLK
McSPI1
Func
Max. Clock
Allowed (MHz)
Func
192
MCASP8_AUX_GFCLK
ABE_SYS_CLK
OSC0
FUNC_24M_GFCLK
DPLL_PER
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
MLB_CLK
Module MLB
MLBP_CLK
Module MLB
PER_ABE_X1_GFCLK
DPLL_ABE
VIDEO1_CLK
DPLL_ABE
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
MCASP8_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SPI1_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SPI1_FCLK
Func
48
PER_48M_GFCLK
PER_48M_GFCLK
DPLL_PER
DPLL_CORE
SPI2_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
SPI2_FCLK
Func
48
PER_48M_GFCLK
PER_48M_GFCLK
DPLL_PER
SPI3_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SPI3_FCLK
Func
48
PER_48M_GFCLK
PER_48M_GFCLK
DPLL_PER
DPLL_CORE
SPI4_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
SPI4_FCLK
Func
48
PER_48M_GFCLK
PER_48M_GFCLK
DPLL_PER
MLB_L3_ICLK
Int
266
MLB_SHB_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MLB_L4_ICLK
Int
133
MLB_SPB_L4_GICLK
CORE_X2_CLK
DPLL_CORE
MLB_FCLK
Func
266
MLB_SYS_L3_GFCLK
CORE_X2_CLK
DPLL_CORE
MMC1_CLK_32K
Func
0.032
L3INIT_32K_GFCLK
FUNC_32K_CLK
OSC0
MMC1_FCLK
Func
192
MMC1_GFCLK
FUNC_192M_CLK
DPLL_PER
128
FUNC_256M_CLK
DPLL_PER
MMC1_ICLK1
Int
266
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MMC1_ICLK2
Int
133
L3INIT_L4_GICLK
CORE_X2_CLK
DPLL_CORE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
171
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Clock Sources
Instance Name
Input Clock Name
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
MMC2
MMC2_CLK_32K
Func
0.032
L3INIT_32K_GFCLK
FUNC_32K_CLK
OSC0
MMC2_FCLK
Func
192
MMC2_GFCLK
FUNC_192M_CLK
DPLL_PER
MMC2_ICLK1
Int
266
MMC2_ICLK2
Int
MMC3_ICLK
Int
MMC3_CLK_32K
MMC3_FCLK
128
MMC3
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
FUNC_256M_CLK
DPLL_PER
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
133
L3INIT_L4_GICLK
CORE_X2_CLK
DPLL_CORE
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Func
0.032
L4PER_32K_GFCLK
FUNC_32K_CLK
OSC0
Func
48
MMC3_GFCLK
FUNC_192M_CLK
DPLL_PER
DPLL_CORE
192
MMC4
ADVANCE INFORMATION
MMC4_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
MMC4_CLK_32K
Func
0.032
L4PER_32K_GFCLK
FUNC_32K_CLK
OSC0
MMC4_FCLK
Func
48
MMC4_GFCLK
FUNC_192M_CLK
DPLL_PER
MMU_EDMA
MMU1_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MMU_PCIESS
MMU2_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
MPU
MPU_CLK
Int &
Func
MPU_CLK
MPU_GCLK
MPU_GCLK
DPLL_MPU
MPU_EMU_DBG
FCLK
Int
38.4
EMU_SYS_CLK
192
SYS_CLK1
OSC0
MPU_GCLK
DPLL_MPU
OCMC_RAM1
OCMC1_L3_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
OCMC_RAM2
OCMC2_L3_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
OCMC_RAM3
OCMC3_L3_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
OCMC_ROM
OCMC_L3_CLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
OCP_WP_NOC
PICLKOCPL3
Int
266
L3INSTR_L3_GICLK
CORE_X2_CLK
DPLL_CORE
OCP2SCP1
L4CFG1_ADAPTE
R_CLKIN
Int
133
L3INIT_L4_GICLK
CORE_X2_CLK
DPLL_CORE
OCP2SCP2
L4CFG2_ADAPTE
R_CLKIN
Int
133
L4CFG_L4_GICLK
CORE_X2_CLK
DPLL_CORE
OCP2SCP3
L4CFG3_ADAPTE
R_CLKIN
Int
133
L3INIT_L4_GICLK
CORE_X2_CLK
DPLL_CORE
PCIe_SS1
PCIE1_PHY_WKU
P_CLK
Func
0.032
PCIE_32K_GFCLK
FUNC_32K_CLK
OSC0(1)
PCIe_SS1_FICLK
Int
266
PCIE_L3_GICLK
CORE_X2_CLK
DPLL_CORE
PCIe_SS2
172
PCIEPHY_CLK
Func
2500
PCIE_PHY_GCLK
PCIE_PHY_GCLK
APLL_PCIE
PCIEPHY_CLK_DI
V
Func
1250
PCIE_PHY_DIV_GCLK
PCIE_PHY_DIV_GCLK
APLL_PCIE
PCIE1_REF_CLKI
N
Func
34.3
PCIE_REF_GFCLK
CORE_USB_OTG_SS_
LFPS_TX_CLK
DPLL_CORE
PCIE1_PWR_CLK
Func
38.4
PCIE_SYS_GFCLK
SYS_CLK1
OSC0
PCIE2_PHY_WKU
P_CLK
Func
0.032
PCIE_32K_GFCLK
FUNC_32K_CLK
OSC0(1)
PCIe_SS2_FICLK
Func
266
PCIE_L3_GICLK
CORE_X2_CLK
DPLL_CORE
PCIEPHY_CLK
Func
2500
PCIE_PHY_GCLK
PCIE_PHY_GCLK
APLL_PCIE
PCIEPHY_CLK_DI
V
Func
1250
PCIE_PHY_DIV_GCLK
PCIE_PHY_DIV_GCLK
APLL_PCIE
PCIE2_REF_CLKI
N
Func
34.3
PCIE_REF_GFCLK
CORE_USB_OTG_SS_
LFPS_TX_CLK
DPLL_CORE
PCIE2_PWR_CLK
Func
38.4
PCIE_SYS_GFCLK
SYS_CLK1
OSC0
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Instance Name
PRCM_MPU
PRU-ICSS1
Clock Sources
Input Clock Name
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
32K_CLK
Func
0.032
FUNC_32K_CLK
SYS_CLK1/610
OSC0
SYS_CLK
Func
38.4
WKUPAON_ICLK
SYS_CLK1
OSC0
PRUSS1_IEP_CLK
Func
200
ICSS_IEP_CLK
DPLL_ABE_X2_CLK
DPLL_ABE
ICSS_IEP_CLK
DPLL_GMAC
PRUSS1_GICLK
Int
200
ICSS_CLK
ICSS_CLK
DPLL_GMAC
PRUSS1_UART_G
FCLK
Func
192
PER_192M_GFCLK
FUNC_192M_CLK
DPLL_PER
PRUSS2_IEP_CLK
Func
200
ICSS_IEP_CLK
ICSS_IEP_CLK
DPLL_GMAC
PRUSS2_GICLK
Int
200
ICSS_CLK
ICSS_CLK
DPLL_GMAC
PRUSS2_UART_G
FCLK
Func
192
PER_192M_GFCLK
FUNC_192M_CLK
DPLL_PER
PWMSS1
PWMSS1_GICLK
Int &
Func
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
PWMSS2
PWMSS2_GICLK
Int &
Func
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
PWMSS3
PWMSS3_GICLK
Int &
Func
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
QSPI_ICLK
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
QSPI_FCLK
Func
128
QSPI_GFCLK
FUNC_256M_CLK
DPLL_PER
PER_QSPI_CLK
DPLL_PER
PRU-ICSS2
QSPI
RNG
RNG_ICLK
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
RTC_SS
RTC_ICLK
Int
133
RTC_L4_GICLK
CORE_X2_CLK
DPLL_CORE
RTC_FCLK
Func
RTC_FCLK
RTC_AUX_CLK
SYS_32K
OSC0(1)
FUNC_32K_CLK
SYS_CLK1/610
SAR_ROM
PRCM_ROM_CLO
CK
Int
266
L4CFG_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SATA
SATA_FICLK
Int
266
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SATA_PMALIVE_F
CLK
Func
48
L3INIT_48M_GFCLK
FUNC_192M_CLK
DPLL_PER
REF_CLK
Func
38
SATA_REF_GFCLK
SYS_CLK1
OSC0
SDMA
SDMA_FCLK
Int &
Func
266
DMA_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SHA2MD51
SHAM_1_CLK
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SHA2MD52
SHAM_2_CLK
Int
266
L4SEC_L3_GICLK
CORE_X2_CLK
DPLL_CORE
SL2
IVA_GCLK
Int
IVA_GCLK
IVA_GCLK
IVA_GFCLK
DPLL_IVA
SMARTREFLEX_C
ORE
MCLK
Int
133
COREAON_L4_GICLK
CORE_X2_CLK
DPLL_CORE
SYSCLK
Func
38.4
WKUPAON_ICLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
MCLK
Int
133
COREAON_L4_GICLK
CORE_X2_CLK
DPLL_CORE
SYSCLK
Func
38.4
WKUPAON_ICLK
SYS_CLK1
OSC0
MCLK
Int
133
COREAON_L4_GICLK
SYSCLK
Func
38.4
WKUPAON_ICLK
SMARTREFLEX_D
SPEVE
SMARTREFLEX_G
PU
SMARTREFLEX_IV
AHD
DPLL_ABE_X2_CLK
DPLL_ABE
CORE_X2_CLK
DPLL_CORE
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
DPLL_CORE
MCLK
Int
133
COREAON_L4_GICLK
CORE_X2_CLK
SYSCLK
Func
38.4
WKUPAON_ICLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
173
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Instance Name
SMARTREFLEX_M
PU
Input Clock Name
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
MCLK
Int
133
COREAON_L4_GICLK
CORE_X2_CLK
DPLL_CORE
SYSCLK
Func
38.4
WKUPAON_ICLK
SYS_CLK1
OSC0
SPINLOCK
SPINLOCK_ICLK
Int
266
L4CFG_L3_GICLK
TIMER1
TIMER1_ICLK
Int
38.4
WKUPAON_GICLK
TIMER1_FCLK
ADVANCE INFORMATION
TIMER2
TIMER3
174
Clock Sources
Clock
Type
Func
100
TIMER1_GFCLK
DPLL_ABE_X2_CLK
DPLL_ABE
CORE_X2_CLK
DPLL_CORE
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
TIMER2_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER2_FCLK
Func
100
TIMER2_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_CORE
TIMER3_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
TIMER3_FCLK
Func
100
TIMER3_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
Specifications
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Instance Name
TIMER4
TIMER5
TIMER6
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
TIMER4_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER4_FCLK
Func
100
TIMER4_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
Input Clock Name
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_CORE
TIMER5_ICLK
Int
266
IPU_L3_GICLK
CORE_X2_CLK
TIMER5_FCLK
Func
100
TIMER5_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CLKOUTMUX[0]
CLKOUTMUX[
0]
DPLL_CORE
TIMER6_ICLK
Int
266
IPU_L3_GICLK
CORE_X2_CLK
TIMER6_FCLK
Func
100
TIMER6_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CLKOUTMUX[0]
CLKOUTMUX[
0]
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
175
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Instance Name
TIMER7
ADVANCE INFORMATION
TIMER8
TIMER9
176
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
TIMER7_ICLK
Int
TIMER7_FCLK
Func
Input Clock Name
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
266
IPU_L3_GICLK
CORE_X2_CLK
DPLL_CORE
100
TIMER7_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CLKOUTMUX[0]
CLKOUTMUX[
0]
TIMER8_ICLK
Int
266
IPU_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER8_FCLK
Func
100
TIMER8_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
TIMER9_ICLK
Int
266
L4PER_L3_GICLK
TIMER9_FCLK
Func
100
TIMER9_GFCLK
Specifications
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
CLKOUTMUX[0]
CLKOUTMUX[
0]
CORE_X2_CLK
DPLL_CORE
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Instance Name
TIMER10
TIMER11
TIMER12
TIMER13
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
TIMER10_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER10_FCLK
Func
100
TIMER10_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
Input Clock Name
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_CORE
TIMER11_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
TIMER11_FCLK
Func
100
TIMER11_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
TIMER12_ICLK
Int
38.4
WKUPAON_GICLK
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
TIMER12_FCLK
Func
0.032
OSC_32K_CLK
RC_CLK
RC oscillator
TIMER13_ICLK
Int
266
L4PER3_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER13_FCLK
Func
100
TIMER13_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
177
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-6. Maximum Supported Frequency (continued)
Module
Instance Name
TIMER14
ADVANCE INFORMATION
TIMER15
TIMER16
178
Clock Sources
Clock
Type
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
TIMER14_ICLK
Int
266
L4PER3_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER14_FCLK
Func
100
TIMER14_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
Input Clock Name
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
DPLL_CORE
TIMER15_ICLK
Int
266
L4PER3_L3_GICLK
CORE_X2_CLK
TIMER15_FCLK
Func
100
TIMER15_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
TIMER16_ICLK
Int
266
L4PER3_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TIMER16_FCLK
Func
100
TIMER16_GFCLK
SYS_CLK1
OSC0
FUNC_32K_CLK
OSC0(1)
SYS_CLK2
OSC1
XREF_CLK0
XREF_CLK0
XREF_CLK1
XREF_CLK1
XREF_CLK2
XREF_CLK2
XREF_CLK3
XREF_CLK3
DPLL_ABE_X2_CLK
DPLL_ABE
VIDEO1_CLK
DPLL_VIDEO1
VIDEO2_CLK
DPLL_VIDEO2
HDMI_CLK
DPLL_HDMI
TPCC
TPCC_GCLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TPTC1
TPTC0_GCLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
TPTC2
TPTC1_GCLK
Int
266
L3MAIN1_L3_GICLK
CORE_X2_CLK
DPLL_CORE
UART1
UART1_FCLK
Func
48
UART1_GFCLK
FUNC_192M_CLK
DPLL_PER
UART1_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
UART2
UART2_FCLK
Func
48
UART2_GFCLK
FUNC_192M_CLK
DPLL_PER
UART2_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
UART3
UART3_FCLK
Func
48
UART3_GFCLK
FUNC_192M_CLK
DPLL_PER
UART3_ICLK
Int
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-6. Maximum Supported Frequency (continued)
Clock Sources
Instance Name
Input Clock Name
Clock
Type
UART4
UART4_FCLK
Func
UART4_ICLK
Int
UART5_FCLK
Func
UART5_ICLK
Int
UART6_FCLK
Func
UART6_ICLK
Int
UART7_FCLK
Func
UART7_ICLK
Int
UART8
UART8_FCLK
Func
UART8_ICLK
UART9
UART9_FCLK
UART9_ICLK
Int
UART10_FCLK
Func
UART10_ICLK
Int
UART5
UART6
UART7
UART10
USB1
Max. Clock
Allowed (MHz)
PRCM Clock Name
PLL / OSC / Source
Clock Name
PLL / OSC /
Source Name
48
UART4_GFCLK
FUNC_192M_CLK
DPLL_PER
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
48
UART5_GFCLK
FUNC_192M_CLK
DPLL_PER
266
L4PER_L3_GICLK
CORE_X2_CLK
DPLL_CORE
48
UART6_GFCLK
FUNC_192M_CLK
DPLL_PER
266
IPU_L3_GICLK
CORE_X2_CLK
DPLL_CORE
48
UART7_GFCLK
FUNC_192M_CLK
DPLL_PER
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
48
UART8_GFCLK
FUNC_192M_CLK
DPLL_PER
Int
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
Func
48
UART9_GFCLK
FUNC_192M_CLK
DPLL_PER
266
L4PER2_L3_GICLK
CORE_X2_CLK
DPLL_CORE
48
UART10_GFCLK
FUNC_192M_CLK
DPLL_PER
38.4
WKUPAON_GICLK
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
USB1_MICLK
Int
266
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
USB3PHY_REF_C
LK
Func
34.3
USB_LFPS_TX_GFCL
K
CORE_USB_OTG_SS_
LFPS_TX_CLK
DPLL_CORE
USB2PHY1_TREF
_CLK
Func
38.4
USB_OTG_SS_REF_C
LK
SYS_CLK1
OSC0
USB2PHY1_REF_
CLK
Func
960
L3INIT_960M_GFCLK
L3INIT_960_GFCLK
DPLL_USB
USB2_MICLK
Int
266
L3INIT_L3_GICLK
CORE_X2_CLK
DPLL_CORE
USB2PHY2_TREF
_CLK
Func
38.4
USB_OTG_SS_REF_C
LK
SYS_CLK1
OSC0
USB2PHY2_REF_
CLK
Func
960
L3INIT_960M_GFCLK
L3INIT_960_GFCLK
DPLL_USB
USB_PHY1_CORE USB2PHY1_WKUP
_CLK
Func
0.032
COREAON_32K_GFCL
K
SYS_CLK1/610
OSC0
USB_PHY2_CORE USB2PHY2_WKUP
_CLK
Func
0.032
COREAON_32K_GFCL
K
SYS_CLK1/610
OSC0
USB_PHY3_CORE USB3PHY_WKUP_
CLK
Func
0.032
COREAON_32K_GFCL
K
SYS_CLK1/610
OSC0
CORE_X2_CLK
DPLL_CORE
CORE_ISS_MAIN_CLK
DPLL_CORE
CORE_X2_CLK
DPLL_CORE
CORE_ISS_MAIN_CLK
DPLL_CORE
USB2
VIP1
L3_CLK_PROC_CL
K
Int &
Func
266
VIP1_GCLK
VIP2
L3_CLK_PROC_CL
K
Int &
Func
266
VIP2_GCLK
L3_CLK_PROC_CL
K
Int &
Func
300
PIOCPCLK
Int
38.4
WKUPAON_GICLK
PITIMERCLK
Func
0.032
OSC_32K_CLK
WD_TIMER2_ICLK
Int
38.4
WKUPAON_GICLK
VPE
WD_TIMER1
WD_TIMER2
WD_TIMER2_FCL
K
Func
0.032
VPE_GCLK
WKUPAON_SYS_GFC
LK
CORE_ISS_MAIN_CLK
DPLL_CORE
VIDEO1_CLKOUT4
DPLL_VIDEO1
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
RC_CLK
RC oscillator
SYS_CLK1
OSC0
DPLL_ABE_X2_CLK
DPLL_ABE
WKUPAON_32K_GFCL
K
OSC0(1)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
179
ADVANCE INFORMATION
Module
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) RTC Oscillator can be used as an optional clock source instead of OSC1.
5.6
Power Consumption Summary
NOTE
Maximum power consumption for this SoC depends on the specific use conditions for the
end system. Contact your TI representative for assistance in estimating maximum power
consumption for the end system use case.
5.7
Electrical Characteristics
NOTE
The data specified in Section 5.7 through Section 5.7.4 are subject to change.
NOTE
ADVANCE INFORMATION
The interfaces or signals described in Section 5.7 through Section 5.7.4 correspond to the
interfaces or signals available in multiplexing mode 0 (Function 1).
All interfaces or signals multiplexed on the balls described in these tables have the same DC
electrical characteristics, unless multiplexing involves a PHY/GPIO combination in which
case different DC electrical characteristics are specified for the different multiplexing modes
(Functions).
Table 5-7. LVCMOS DDR DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0 (Single-Ended Signals): ddr1_d[31:0], ddr1_a[15:0], ddr1_dqm[3:0], ddr1_ba[2:0], ddr1_csn[0], ddr1_cke,
ddr1_odt[0], ddr1_casn, ddr1_rasn, ddr1_wen, ddr1_rst, ddr1_ecc_d[7:0], ddr1_dqm_ecc, ddr2_d[31:0], ddr2_a[15:0], ddr2_dqm[3:0],
ddr2_ba[2:0], ddr2_csn[0], ddr2_cke, ddr2_odt[0], ddr2_casn, ddr2_rasn, ddr2_wen, ddr2_rst;
Balls: AA28 / AA25 / AA26 / Y24 / AA24 / Y23 / Y22 / AA23 / Y20 / AB27 / Y19 / AC27 / AC28 / AB28 / W20 / V20 / AD25 / AC24 / AC25 /
AE26 / AF28 / AG27 / AF27 / AC23 / AE23 / AF23 / AE24 / AF24 / AH26 / AG26 / AF26 / AF25 / AD18 / AE17 / AF18 / AC21 / AD22 /
AD21 / AE22 / AF22 / AE21 / AE21 / AH22 / AF21 / AB19 / AC20 / AC19 / AD20 / AA27 / AC26 / AB23 / AD23 / AB18 / AE18 / AF17 /
AH23 / AG22 / AE20 / AC18 / AF20 / AH21 / AG21 / Y26 / V25 / V24 / Y25 / W23 / W19 / V23 / W22 / V26 / M26 / M25 / M24 / M23 / L28 /
L25 / L26 / L27 / J20 / K22 / J23 / L24 / L23 / K21 / K20 / L22 / J24 / J26 / J25 / G26 / H26 / H24 / H25 / H23 / E28 / E27 / F27 / F26 / F24 /
F25 / G25 / E26 / U22 / R22 / T22 / N28 / P26 / N23 / N27 / P27 / N20 / P25 / P22 / P23 / R27 / R28 / R26 / R25 / M22 / K23 / G24 / F28 /
U26 / U27 / U23 / P24 / U24 / R23 / U28 / T23 / U25 / R24;
Driver Mode
VOH
High-level output threshold (IOH = 0.1 mA)
VOL
Low-level output threshold (IOL = 0.1 mA)
CPAD
Pad capacitance (including package capacitance)
ZO
Output impedance (drive
strength)
0.9 × VDDS
V
l[2:0] = 000
(Imp80)
80
l[2:0] = 001
(Imp60)
60
l[2:0] = 010
(Imp48)
48
l[2:0] = 011
(Imp40)
40
l[2:0] = 100
(Imp34)
34
0.1 × VDDS
V
3
pF
Ω
Single-Ended Receiver Mode
180
VIH
High-level input threshold
DDR3/DDR3L
VREF + 0.1
VDDS + 0.2
V
VIL
Low-level input threshold
DDR3/DDR3L
-0.2
VREF - 0.1
V
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-7. LVCMOS DDR DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
VCM
Input common-mode voltage
CPAD
Pad capacitance (including package capacitance)
NOM
VREF 10%VDDS
MAX
UNIT
VREF +
10%VDDS
V
3
pF
Signal Names in MUXMODE 0 (Differential Signals): ddr1_dqs[3:0], ddr1_dqsn[3:0], ddr1_ck, ddr1_nck, ddr2_dqs[3:0], ddr2_dqsn[3:0],
ddr2_ck, ddr2_nck, ddr1_dqs_ecc, ddr1_dqsn_ecc;
Bottom Balls: Y28 / AD27 / AE27 / AH25 / Y27 / AD28 / AE28 / AG25 / AG24 / AH24 / M28 / K27 / H27 / G28 / M27 / K28 / H28 / G27 /
T28 / T27 / V27 / V28
Driver Mode
High-level output threshold (IOH = 0.1 mA)
VOL
Low-level output threshold (IOL = 0.1 mA)
CPAD
Pad capacitance (including package capacitance)
ZO
Output impedance (drive
strength)
0.9 × VDDS
V
l[2:0] = 000
(Imp80)
80
l[2:0] = 001
(Imp60)
60
l[2:0] = 010
(Imp48)
48
l[2:0] = 011
(Imp40)
40
l[2:0] = 100
(Imp34)
34
0.1 × VDDS
V
3
pF
Ω
ADVANCE INFORMATION
VOH
Single-Ended Receiver Mode
VIH
High-level input threshold
DDR3/DDR3L
DDR3/DDR3L
VIL
Low-level input threshold
VCM
Input common-mode voltage
CPAD
Pad capacitance (including package capacitance)
VREF + 0.1
VDDS + 0.2
V
-0.2
VREF - 0.1
V
VREF 10%VDDS
VREF +
10%VDDS
V
3
pF
0.2
VDDS + 0.4
V
VREF 10%VDDS
VREF +
10%VDDS
Differential Receiver Mode
VSWING
Input voltage swing
DDR3/DDR3L
VCM
Input common-mode voltage
CPAD
Pad capacitance (including package capacitance)
3
pF
(1) VDDS in this table stands for corresponding power supply (i.e. vdds_ddr1 or vdds_ddr2). For more information on the power supply
name and the corresponding ball, see Table 4-1, POWER [11] column.
(2) VREF in this table stands for corresponding Reference Power Supply (i.e. ddr1_vref0 or ddr2_vref0). For more information on the power
supply name and the corresponding ball, see Table 4-1, POWER [11] column.
(3) For more information on the I/O cell configurations (i[2:0], sr[1:0]), see chapter Control Module of the Device TRM.
Table 5-8. Dual Voltage LVCMOS I2C DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0: i2c1_sda, 2c1_scl, i2c2_sda, i2c2_scl;
Balls: F17 / C20 / C21 / C25
I2C Standard Mode – 1.8 V
VIH
Input high-level threshold
VIL
Input low-level threshold
Vhys
Hysteresis
IIN
0.7 × VDDS
V
0.3 × VDDS
0.1 × VDDS
Input current at each I/O pin with an input voltage
between 0.1 × VDDS to 0.9 × VDDS
V
V
12
µA
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
181
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-8. Dual Voltage LVCMOS I2C DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
IOZ
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
12
µA
CIN
Input capacitance
10
pF
0.2 × VDDS
V
VOL3
Output low-level threshold open-drain at 3-mA
sink current
IOLmin
Low-level output current @VOL = 0.2 × VDDS
tOF
3
Output fall time from VIHmin to VILmax with a bus
capacitance CB from 5 pF to 400 pF
mA
250
ns
I2C Fast Mode – 1.8 V
VIH
Input high-level threshold
VIL
Input low-level threshold
Vhys
Hysteresis
0.7 × VDDS
V
0.3 × VDDS
V
0.1 × VDDS
V
ADVANCE INFORMATION
IIN
Input current at each I/O pin with an input voltage
between 0.1 × VDDS to 0.9 × VDDS
12
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
12
µA
CIN
Input capacitance
10
pF
0.2 × VDDS
V
VOL3
Output low-level threshold open-drain at 3-mA
sink current
IOLmin
Low-level output current @VOL = 0.2 × VDDS
tOF
Output fall time from VIHmin to VILmax with a bus
capacitance CB from 10 pF to 400 pF
3
20 + 0.1 × Cb
mA
250
ns
I2C Standard Mode – 3.3 V
VIH
Input high-level threshold
VIL
Input low-level threshold
Vhys
Hysteresis
0.7 × VDDS
V
0.3 × VDDS
V
0.05 × VDDS
V
IIN
Input current at each I/O pin with an input voltage
between 0.1 × VDDS to 0.9 × VDDS
31
80
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
31
80
µA
CIN
Input capacitance
10
pF
VOL3
Output low-level threshold open-drain at 3-mA
sink current
0.4
V
IOLmin
Low-level output current @VOL = 0.4V
3
mA
IOLmin
Low-level output current @VOL = 0.6V for full drive
load (400pF/400KHz)
6
mA
tOF
Output fall time from VIHmin to VILmax with a bus
capacitance CB from 5 pF to 400 pF
250
ns
I2C Fast Mode – 3.3 V
VIH
Input high-level threshold
VIL
Input low-level threshold
Vhys
Hysteresis
IIN
182
0.7 × VDDS
V
0.3 × VDDS
V
80
µA
0.05 × VDDS
Input current at each I/O pin with an input voltage
between 0.1 × VDDS to 0.9 × VDDSS
31
Specifications
V
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-8. Dual Voltage LVCMOS I2C DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
MIN
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
CIN
NOM
MAX
UNIT
80
µA
Input capacitance
10
pF
VOL3
Output low-level threshold open-drain at 3-mA
sink current
0.4
V
IOLmin
Low-level output current @VOL = 0.4V
3
mA
IOLmin
Low-level output current @VOL = 0.6V for full drive
load (400pF/400KHz)
6
mA
tOF
31
Output fall time from VIHmin to VILmax with a bus
capacitance CB from 10 pF to 200 pF (Proper
External Resistor Value should be used as per
I2C spec)
20 + 0.1 × Cb
250
Output fall time from VIHmin to VILmax with a bus
capacitance CB from 300 pF to 400 pF (Proper
External Resistor Value should be used as per
I2C spec)
40
290
ns
ADVANCE INFORMATION
PARAMETER
IOZ
(1) VDDS in this table stands for corresponding power supply (i.e. vddshv3). For more information on the power supply name and the
corresponding ball, see Table 4-1, POWER [11] column.
(2) For more information on the I/O cell configurations, see the Control Module section of the Device TRM.
Table 5-9. IQ1833 Buffers DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0: tclk;
Balls: E20;
1.8-V Mode
VIH
Input high-level threshold (Does not meet JEDEC VIH)
VIL
Input low-level threshold (Does not meet JEDEC VIL)
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
CPAD
Pad capacitance (including package capacitance)
0.75 ×
VDDS
V
0.25 ×
VDDS
V
100
mV
2
11
µA
1
pF
3.3-V Mode
VIH
Input high-level threshold (Does not meet JEDEC VIH)
VIL
Input low-level threshold (Does not meet JEDEC VIL)
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
CPAD
Pad capacitance (including package capacitance)
2.0
V
0.6
V
400
mV
5
11
µA
1
pF
(1) VDDS in this table stands for corresponding power supply (i.e. vddshv3). For more information on the power supply name and the
corresponding ball, see Table 4-1, POWER [11] column.
Table 5-10. IHHV1833 Buffers DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0: porz / rtc_iso / rtc_porz / wakeup [3:0];
Balls: F22 / AF14 / AB17 / AD17 / AC17 / AB16 / AC16;
1.8-V Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
183
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-10. IHHV1833 Buffers DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
VIH
Input high-level threshold
1.2(1)
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
CPAD
Pad capacitance (including package capacitance)
NOM
MAX
UNIT
V
0.4
40
V
mV
0.02
1
µA
1
pF
3.3-V Mode
VIH
Input high-level threshold
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
CPAD
Pad capacitance (including package capacitance)
1.2(1)
V
0.4
40
V
mV
5
8
µA
1
pF
(1) The IHHV1833 buffer exists in the dual-voltage IO logic that can be powered by either 1.8V or 3.3V provided by vddshv3. However, the
vddshv3 supply is only used for input protection circuitry, not for logic functionality. The logic in this buffer operates entirely on the
vdds18v supply. Therefore, IHHV control is asserted whenever the input is low and vdds18v is valid.
ADVANCE INFORMATION
Table 5-11. LVCMOS OSC Buffers DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0: rtc_osc_xi_clkin32 / rtc_osc_xo;
Balls: AE14 / AD14;
1.8-V Mode
VIH
Input high-level threshold
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
CPAD
Pad capacitance (including package capacitance)
0.65 ×
VDDS
V
0.35 ×
VDDS
150
V
mV
3
pF
(1) VDDS in this table stands for corresponding power supply (i.e. vdda_rtc). For more information on the power supply name and the
corresponding ball, see Table 4-1, POWER [11] column.
Table 5-12. BC1833IHHV Buffers DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
Signal Names in MUXMODE 0: on_off;
Balls: Y11;
1.8-V Mode
VOH
Output high-level threshold (IOH = 2 mA)
VDDS 0.45
V
VOL
Output low-level threshold (IOL = 2 mA)
IDRIVE
Pin Drive strength at PAD Voltage = 0.45V or VDDS - 0.45V
6
IIN
Input current at each I/O pin
6
12
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is contributed by
the tristated driver leakage + input current of the Rx + weak
pullup/pulldown leakage. PAD is swept from 0 to VDDS and
the Max(I(PAD)) is measured and is reported as IOZ
6
µA
CPAD
Pad capacitance (including package capacitance)
4
pF
0.45
V
mA
3.3-V Mode
VOH
184
Output high-level threshold (IOH = 100µA)
Specifications
VDDS 0.2
V
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-12. BC1833IHHV Buffers DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
VOL
Output low-level threshold (IOL = 100µA)
0.2
IDRIVE
Pin Drive strength at PAD Voltage = 0.45V or VDDS - 0.45V
V
IIN
Input current at each I/O pin
60
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is contributed by
the tristated driver leakage + input current of the Rx + weak
pullup/pulldown leakage. PAD is swept from 0 to VDDS and
the Max(I(PAD)) is measured and is reported as IOZ
60
µA
CPAD
Pad capacitance (including package capacitance)
4
pF
6
mA
(1) VDDS in this table stands for corresponding power supply (i.e. vddshv5). For more information on the power supply name and the
corresponding ball, see Table 4-1, POWER [11] column.
Table 5-13. Dual Voltage SDIO1833 DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
ADVANCE INFORMATION
PARAMETER
Signal Names in Mode 0: mmc1_clk, mmc1_cmd, mmc1_data[3:0];
Bottom Balls: W6 / Y6 / AA6 / Y4 / AA5 / Y3
1.8-V Mode
VIH
Input high-level threshold
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
30
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is contributed by the
tristated driver leakage + input current of the Rx + weak
pullup/pulldown leakage. PAD is swept from 0 to VDDS and the
Max(I(PAD)) is measured and is reported as IOZ
30
µA
IIN with
Input current at each I/O pin with weak pulldown enabled
measured when PAD = VDDS
50
120
210
µA
Input current at each I/O pin with weak pullup enabled measured
when PAD = 0
60
120
200
µA
5
pF
pulldown
enabled
IIN with
pullup
enabled
1.27
V
0.58
50
CPAD
Pad capacitance (including package capacitance)
VOH
Output high-level threshold (IOH = 2 mA)
VOL
Output low-level threshold (IOL = 2 mA)
(2)
V
mV
1.4
V
0.45
V
3.3-V Mode
VIH
Input high-level threshold
VIL
Input low-level threshold
0.625 ×
VDDS
V
0.25 × VDDS
V
VHYS
Input hysteresis voltage
IIN
Input current at each I/O pin
110
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is contributed by the
tristated driver leakage + input current of the Rx + weak
pullup/pulldown leakage. PAD is swept from 0 to VDDS and the
Max(I(PAD)) is measured and is reported as IOZ
110
µA
IIN with
Input current at each I/O pin with weak pulldown enabled
measured when PAD = VDDS
40
100
290
µA
Input current at each I/O pin with weak pullup enabled measured
when PAD = 0
10
100
290
µA
5
pF
pulldown
enabled
IIN with
pullup
enabled
40
(2)
CPAD
Pad capacitance (including package capacitance)
VOH
Output high-level threshold (IOH = 2 mA)
0.75 × VDDS
mV
V
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
185
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-13. Dual Voltage SDIO1833 DC Electrical Characteristics (continued)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
VOL
MIN
NOM
Output low-level threshold (IOL = 2 mA)
MAX
0.125 ×
VDDS
UNIT
V
(1) VDDS in this table stands for corresponding power supply (i.e. vddshv8). For more information on the power supply name and the
corresponding ball, see Table 4-1, POWER [11] column.
(2) Hysteresis is enabled/disabled with CTRL_CORE_CONTROL_HYST_1.SDCARD_HYST register.
Table 5-14. Dual Voltage LVCMOS DC Electrical Characteristics
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
NOM
MAX
UNIT
1.8-V Mode
0.65 × VDDS(1)
ADVANCE INFORMATION
VIH
Input high-level threshold
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
VOH
Output high-level threshold (IOH = 2 mA)
VOL
Output low-level threshold (IOL = 2 mA)
IDRIVE
Pin Drive strength at PAD Voltage = 0.45V or
VDDS-0.45V
IIN
Input current at each I/O pin
16
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
16
µA
IIN with pulldown
Input current at each I/O pin with weak pulldown
enabled measured when PAD = VDDS
50
120
210
µA
Input current at each I/O pin with weak pullup
enabled measured when PAD = 0
60
120
200
µA
enabled
CPAD
Pad capacitance (including package capacitance)
4
pF
ZO
Output impedance (drive strength)
enabled
IIN with pullup
V
0.35 × VDDS(1)
100
V
mV
VDDS(1) - 0.45
V
0.45
6
V
mA
40
Ω
3.3-V Mode
VIH
Input high-level threshold
VIL
Input low-level threshold
VHYS
Input hysteresis voltage
VOH
Output high-level threshold (IOH = 100 µA)
VOL
Output low-level threshold (IOL = 100 µA)
IDRIVE
Pin Drive strength at PAD Voltage = 0.45 V or
VDDS-0.45 V
IIN
Input current at each I/O pin
65
µA
IOZ
IOZ(IPAD Current) for BIDI cell. This current is
contributed by the tristated driver leakage + input
current of the Rx + weak pullup/pulldown leakage.
PAD is swept from 0 to VDDS and the Max(I(PAD))
is measured and is reported as IOZ
65
µA
IIN with pulldown
Input current at each I/O pin with weak pulldown
enabled measured when PAD = VDDS
40
100
200
µA
Input current at each I/O pin with weak pullup
enabled measured when PAD = 0
10
100
290
µA
enabled
CPAD
Pad capacitance (including package capacitance)
4
pF
ZO
Output impedance (drive strength)
enabled
IIN with pullup
186
2
V
0.8
200
VDDS(1) - 0.2
V
0.2
6
Specifications
V
mV
V
mA
40
Ω
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) VDDS in this table stands for corresponding power supply. For more information on the power supply name and the corresponding ball,
see Table 4-1, POWER [11] column.
5.7.1
HDMIPHY DC Electrical Characteristics
NOTE
The HDMIPHY DC Electrical Characteristics are compliant with the HDMI 1.4a specification
and are not reproduced here.
5.7.2
USBPHY DC Electrical Characteristics
NOTE
USB1 instance is compliant with the USB3.0 SuperSpeed Transmitter and Receiver
Normative Electrical Parameters as defined in the USB3.0 Specification Rev 1.0 dated June
6, 2011.
ADVANCE INFORMATION
NOTE
USB1 and USB2 Electrical Characteristics are compliant with USB2.0 Specification Rev 2.0
dated April 27, 2000 including ECNs and Errata as applicable.
5.7.3
SATAPHY DC Electrical Characteristics
NOTE
The SATA module is compliant with the electrical parameters specified in the SATA-IO SATA
Specification, Revision 3.2, August 7, 2013.
5.7.4
PCIEPHY DC Electrical Characteristics
NOTE
The PCIe interfaces are compliant with the electrical parameters specified in PCI Express
Base Specification Revision 3.0.
5.8
VPP Specifications for One-Time Programmable (OTP) eFuses
This section specifies the operating conditions required for programming the OTP eFuses and is
applicable only for High-Security Devices.
Table 5-15. Recommended Operating Conditions for OTP eFuse Programming
over operating free-air temperature range (unless otherwise noted)
PARAMETER
DESCRIPTION
vdd_core
Supply voltage range for the core domain
during OTP operation; OPP NOM (BOOT)
vpp
Supply voltage range for the eFuse ROM
domain during normal operation
MIN
NOM
MAX
1.11
1.15
1.2
V
1.8
I(vpp)
Temperature (ambient)
V
NC
Supply voltage range for the eFuse ROM
domain during OTP programming(1)(2)
Tj
UNIT
0
25
V
TBD
mA
85
ºC
(1) Supply voltage range includes DC errors and peak-to-peak noise. TI power management solutions TLV70718 from the TLV707x family
meet the supply voltage range needed for vpp.
(2) During normal operation, no voltage should be applied to vpp. This can be typically achieved by disabling the regulator attached to the
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
187
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Recommended Operating Conditions for OTP eFuse Programming (continued)
over operating free-air temperature range (unless otherwise noted)
vpp terminal. For more details, see TLV707, TLV707P 200-mA, Low-IQ, Low-Noise, Low-Dropout Regulator for Portable Devices.
5.8.1
Hardware Requirements
The following hardware requirements must be met when programming keys in the OTP eFuses:
• The vpp power supply must be disabled when not programming OTP registers.
• The vpp power supply must be ramped up after the proper device power-up sequence (for more
details, see Section 5.10.3).
5.8.2
Programming Sequence
ADVANCE INFORMATION
Programming sequence for OTP eFuses:
• Power on the board per the power-up sequencing. No voltage should be applied on the vpp terminal
during power up and normal operation.
• Load the OTP write software required to program the eFuse (contact your local TI representative for
the OTP software package).
• Apply the voltage on the vpp terminal according to the specification in Table 5-15.
• Run the software that programs the OTP registers.
• After validating the content of the OTP registers, remove the voltage from the vpp terminal.
5.8.3
Impact to Your Hardware Warranty
You recognize and accept at your own risk that your use of eFuse permanently alters the TI device. You
acknowledge that eFuse can fail due to incorrect operating conditions or programming sequence. Such a
failure may render the TI device inoperable and TI will be unable to confirm the TI device conformed to TI
device specifications prior to the attempted eFuse. CONSEQUENTLY, TI WILL HAVE NO LIABILITY FOR
ANY TI DEVICES THAT HAVE BEEN eFUSED.
5.9
Thermal Characteristics
For reliability and operability concerns, the maximum junction temperature of the Device has to be at or
below the TJ value identified in Section 5.4, Recommended Operating Conditions.
It is recommended to perform thermal simulations at the system level with the worst case device power
consumption.
5.9.1
Package Thermal Characteristics
Table 5-16 provides the thermal resistance characteristics for the package used on this device.
NOTE
Power dissipation of 1.5 W and an ambient temperature of 85ºC is assumed for ABZ
package.
Table 5-16. Thermal Resistance Characteristics
PARAMET
ER
DESCRIPTION
°C/W(3) (1)
AIR FLOW (m/s)(2)
T1
RΘJC
Junction-to-case
0.16
N/A
T2
RΘJB
Junction-to-board
3.12
N/A
NO.
188
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-16. Thermal Resistance Characteristics (continued)
°C/W(3) (1)
AIR FLOW (m/s)(2)
13.02
0
7.71
1
6.76
2
T6
6.24
3
T7
0.09
0
T8
0.09
1
0.09
2
T10
0.09
3
T11
2.88
0
T12
2.74
1
2.67
2
2.61
3
NO.
PARAMET
ER
T3
T4
T5
T9
T13
DESCRIPTION
Junction-to-free air
RΘJA
ΨJT
ΨJB
Junction-to-moving air
Junction-to-package top
Junction-to-board
T14
ADVANCE INFORMATION
(1) These values are based on a JEDEC defined 2S2P system (with the exception of the Theta JC [RΘJC] value, which is based on a
JEDEC defined 1S0P system) and will change based on environment as well as application. For more information, see these
EIA/JEDEC standards:
– JESD51-2, Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)
– JESD51-3, Low Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
– JESD51-6, Integrated Circuit Thermal Test Method Environmental Conditions - Forced Convection (Moving Air)
– JESD51-7, High Effective Thermal Conductivity Test Board for Leaded Surface Mount Packages
– JESD51-9, Test Boards for Area Array Surface Mount Packages
(2) m/s = meters per second.
(3) °C/W = degrees Celsius per watt.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
189
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5.10 Timing Requirements and Switching Characteristics
5.10.1 Timing Parameters and Information
The timing parameter symbols used in the timing requirement and switching characteristic tables are
created in accordance with JEDEC Standard 100. To shorten the symbols, some of pin names and other
related terminologies have been abbreviated as follows:
Table 5-17. Timing Parameters
SUBSCRIPTS
SYMBOL
PARAMETER
c
Cycle time (period)
d
Delay time
dis
Disable time
en
Enable time
h
Hold time
su
Setup time
ADVANCE INFORMATION
START
Start bit
t
Transition time
v
Valid time
w
Pulse duration (width)
X
Unknown, changing, or don't care level
F
Fall time
H
High
L
Low
R
Rise time
V
Valid
IV
Invalid
AE
Active Edge
FE
First Edge
LE
Last Edge
Z
High impedance
5.10.1.1 Parameter Information
Tester Pin Electronics
42 Ω
3.5 nH
Transmission Line
Z0 = 50 Ω
(see Note)
4.0 pF
1.85 pF
Data Sheet Timing Reference Point
Output
Under
Test
Device Pin
(see Note)
pm_tstcirc_prs403
Figure 5-1. Test Load Circuit for AC Timing Measurements
The load capacitance value stated is only for characterization and measurement of AC timing signals.
This load capacitance value does not indicate the maximum load the device is capable of driving.
190
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.1.1.1 1.8V and 3.3V Signal Transition Levels
All input and output timing parameters are referenced to Vref for both "0" and "1" logic levels. Vref = (VDD
I/O)/2.
Vref
pm_io_volt_prs403
Figure 5-2. Input and Output Voltage Reference Levels for AC Timing Measurements
All rise and fall transition timing parameters are referenced to VIL MAX and VIH MIN for input clocks, VOL
MAX and VOH MIN for output clocks.
Vref = VIH MIN (or VOH MIN)
pm_transvolt_prs403
Figure 5-3. Rise and Fall Transition Time Voltage Reference Levels
5.10.1.1.2 1.8V and 3.3V Signal Transition Rates
The default SLEWCONTROL settings in each pad configuration register must be used to guarantee
timings, unless specific instructions otherwise are given in the individual timing sub-sections of the
datasheet.
All timings are tested with an input edge rate of 4 volts per nanosecond (4 V/ns).
5.10.1.1.3 Timing Parameters and Board Routing Analysis
The timing parameter values specified in this data manual do not include delays by board routes. As a
good board design practice, such delays must always be taken into account. Timing values may be
adjusted by increasing/decreasing such delays. TI recommends using the available I/O buffer information
specification (IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to
attain accurate timing analysis for a given system, see the Using IBIS Models for timing Analysis
application report (literature number SPRA839). If needed, external logic hardware such as buffers may be
used to compensate any timing differences.
5.10.2 Interface Clock Specifications
5.10.2.1 Interface Clock Terminology
The interface clock is used at the system level to sequence the data and/or to control transfers accordingly
with the interface protocol.
5.10.2.2 Interface Clock Frequency
The two interface clock characteristics are:
• The maximum clock frequency
• The maximum operating frequency
The interface clock frequency documented in this document is the maximum clock frequency, which
corresponds to the maximum frequency programmable on this output clock. This frequency defines the
maximum limit supported by the Device IC and does not take into account any system consideration
(PCB, peripherals).
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
191
ADVANCE INFORMATION
Vref = VIL MAX (or VOL MAX)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
The system designer will have to consider these system considerations and the Device IC timing
characteristics as well to define properly the maximum operating frequency that corresponds to the
maximum frequency supported to transfer the data on this interface.
5.10.3 Power Supply Sequences
This section describes the power-up and power-down sequence required to ensure proper device
operation. The power supply names described in this section comprise a superset of a family of
compatible devices. Some members of this family will not include a subset of these power supplies and
their associated device modules. Refer to the Section 4.2, Pin Attributes of the Section 4, Terminal
Configuration and Functions to determine which power supplies are applicable.
NOTE
RTC only mode is not supported feature.
ADVANCE INFORMATION
192
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Figure 5-4 and Figure 5-5 describe the device Power Sequencing when RTC-mode is NOT used.
Note 4
Note 5
vdds18v, vdds_mlbp, vdds18v_ddr1,
(3)
vdds18v_ddr2, vdda_rtc
vdda_abe_per, vdda_ddr, vdda_debug,
vdda_dsp_eve, vdda_gmac_core, vdda_gpu,
vdda_iva, vdda_video, vdda_mpu, vdda_osc
(16)
vdds_ddr2, vdds_ddr1, ddr1_vref0 ,
(16)
ddr2_vref0
VD_CORE BOOT voltage
vdd, vdd_rtc
(3)
VD_MPU BOOT voltage
vdd_mpu
VD_IVA BOOT voltage
ADVANCE INFORMATION
vdd_iva
VD_GPU BOOT voltage
vdd_gpu
VD_DSPEVE BOOT voltage
vdd_dspeve
vdda_usb1, vdda_usb2, vdda_hdmi,
vdda_pcie, vdda_pcie0, vdda_pcie1,
vdda_sata, vdda_usb3
vddshv1, vddshv2, vddshv3, vddshv4,
(3)
vddshv5 , vddshv6, vddshv7, vddshv9,
vddshv10, vddshv11
Note 6
vdda33v_usb1, vdda33v_usb2
Note 7
vddshv8
xi_osc0
Note 9
rtc_porz
Note 11
resetn/porz
Note 12
sysboot[15:0]
Note 13
Valid Config
Note 14
rstoutn
SPRS85v_ELCH_04
Figure 5-4. Power-Up Sequencing
(2)
(1) Grey shaded areas are windows where it is valid to ramp the voltage rail.
(2) Blue dashed lines are not valid windows but show alternate ramp possibilities based on the associated note.
(3) If RTC-only mode is not used then the following combinations are approved:
- vdda_rtc can be combined with vdds18v
- vdd_rtc can be combined with vdd
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
193
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
- vddshv5 can be combined with other 1.8 V or 3.3 V vddshvn rails.
If combinations listed above are not followed then sequencing for these 3 voltage rails should follow the RTC mode timing requirements.
When using RTC mode timing:
- vdda_rtc rises coincident with, or before, the 1.8 V interface supplies (such as vdds18v).
- vdd_rtc rises coincident with vdd, or it may rise earlier. If rising earlier, it must rise after the 1.8 V interface supplies.
- vddshv5 rises coincident with the other vddshvn rails (of the same voltage) or it can rise about the same time as the 1.8 V PHY
supplies (such as vdd_usb1).
(4) vdd must ramp before or at the same time as vdd_mpu, vdd_gpu, vdd_dspeve and vdd_iva.
(5) vdd_mpu, vdd_gpu, vdd_dspeve, vdd_iva can be ramped at the same time or can be staggered.
(6) If any of the vddshv[1-7,9-11] rails (not including vddshv8) are used as 1.8 V only, then these rails can be combined with vdds18v.
(7) vddshv8 is separated out to show support for dual voltage. If single voltage is used then vddshv8 can be combined with other vddshvn
rails but vddshv8 must ramp after vdd.
(8) vdds and vdda rails must not be combined together, with the one exception of vdda_rtc when RTC-mode is not supported.
(9) Pulse duration: rtc_porz must remain low 1 ms after vdda_rtc, vddshv5, and vdd_rtc are ramped and stable.
(10) The SYS_32K source must be stable and at a valid frequency 1ms prior to deasserting rtc_porz high.
(11) Pulse duration: resetn/porz must remain low a minimum of 12P(15) after xi_osc0 is stable and at a valid frequency. resetn/porz must
also remain low until all supply rails are valid and stable.
(12) Setup time: sysboot[15:0] pins must be valid 2P(15) before porz is de-asserted high.
(13) Hold time: sysboot[15:0] pins must be valid 15P(15) after porz is de-asserted high.
ADVANCE INFORMATION
(14) resetn to rstoutn delay is 2ms.
(15) P = 1 / (SYS_CLK1 / 610) µs, where SYS_CLK1 is in MHz.
(16) ddr1_vref0 / ddr2_vref0 may rise coincident with vdds_ddr1 / vdds_ddr2, respectively or at a later time. However, it must be valid
before porz rising.
194
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Note 5
Note 6
porz
Note 8
vddshv8
vdda33v_usb1, vdda33v_usb2
Note 7
Note 9
vdda_usb1, vdda_usb2, vdda_hdmi,
vdda_pcie, vdda_pcie0, vdda_pcie1,
vdda_sata, vdda_usb3
ADVANCE INFORMATION
vdd_dspeve
vdd_gpu
vdd_iva
vdd_mpu
vdd, vdd_rtc
(4)
vdds_ddr2, vdds_ddr1,
(11)
(11)
ddr1_vref0 , ddr2_vref0
vdda_abe_per, vdda_ddr, vdda_debug,
vdda_dsp_eve, vdda_gmac_core,
vdda_gpu, vdda_iva, vdda_video,
vdda_mpu, vdda_osc
xi_osc0
SPRS85v_ELCH_05
Figure 5-5. Power-Down Sequencing(10)(12)
(1) Grey shaded areas are windows where it is valid to ramp the voltage rail.
(2) Blue dashed lines are not valid windows but show alternate ramp possibilities based on the associated note.
(3) xi_osc0 can be turned off anytime after porz assertion and must be turned off before vdda_osc voltage rail is shutdown.
(4) If RTC-mode is not used then the following combinations are approved:
- vdda_rtc can be combined with vdds18v
- vdd_rtc can be combined with vdd
- vddshv5 can be combined with other 1.8 V or 3.3 V vddshv* rails
If combinations listed above are not followed then sequencing for these 3 voltage rails should follow the RTC mode timing requirements.
When using RTC mode timing:
- vdda_rtc falls coincident with, or later than, the 1.8 V interface supplies (such as vdds18v).
- vdd_rtc falls coincident with vdd, or it may fall later. If falling later, it must fall before, or coincident with, the 1.8 V interface supplies.
- vddshv5 falls coincident with the other vddshvn rails (of the same voltage) or it can fall about the same time as the 1.8 V PHY supplies
(such as vdd_usb1).
(5) vdd_mpu, vdd_gpu, vdd_dspeve, vdd_iva can be ramped at the same time or can be staggered.
(6) vdd must ramp after or at the same time as vdd_mpu, vdd_gpu, vdd_dspeve and vdd_iva.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
195
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(7) If any of the vddshv[1-7,9-11] rails (not including vddshv8) are used as 1.8 V only, then these rails can be combined with vdds18v.
vddshv[1-7,9-11] is allowed to ramp down at either of the two points shown in the timing diagram in either 1.8 V mode or in 3.3 V mode.
If vddshv[1-7,9-11] ramps down at the later time in the diagram then the board design must guarantee that the vddshv[1-7,9-11] rail is
never higher than 2.0 V above the vdds18v rail.
(8) vddshv8 is separated out to show support for dual voltage. If a dedicated LDO/supply source is used for vddshv8, then vddshv8 ramp
down should occur at one of the two earliest points in the timing diagram. If vddshv8 is powered by the same supply source as the other
vddshv[1-7,9-11] rails, then it is allowed to ramp down at either of the last two points in the timing diagram.
(9) The 1.8 V vdda_* supplies can either ramp down at the earlier time period shown or can be delayed to ramp down after the core
supplies coincident with the vdds18v supply as long as porz is asserted (low) during the power down sequence.
(10) The power down sequence shown is the most general case and is always valid. An accelerated power down sequence is also available
but is only valid when porz is asserted (low). This accelerated power down sequence has been implemented in the companion PMIC
that is recommended for use with this SoC. The accelerated sequence has porz go low first, then all 3.3 V supplies simultaneously
second, core supplies, DDR supplies and DDR references simultaneously third and all 1.8 V supplies simultaneously last.
(11) ddr1_vref0 / ddr2_vref0 may fall coincident with vdds_ddr1 / vdds_ddr2, respectively or at a prior time but after porz is asserted low.
(12) Ramped Down is defined as reaching a voltage level of no more than 0.6 V.
Figure 5-6 describes vddshv[1-7,9-11] Supplies Falling Before vdds18v Supplies Delta.
vddshv1, vddshv2, vddshv3,
vddshv4, vddshv6, vddshv7,
vddshv9, vddshv10, vddshv11,
(Note 2)
vddshv8
ADVANCE INFORMATION
vdds18v
Vdelta
(Note1)
SPRS85v_ELCH_06
Figure 5-6. vddshv* Supplies Falling After vdds18v Supplies Delta
(1) Vdelta MAX = 2 V
(2) If vddshv8 is powered by the same supply source as the other vddshv[1-7,9-11] rails.
5.10.4 Clock Specifications
NOTE
For more information, see Power, Reset, and Clock Management / PRCM Subsystem
Environment / External Clock Signals and External Reset Signals, and Clock Management
Functional Description sections of the Device TRM.
NOTE
Audio Back End (ABE) module is not supported for this family of devices, but “ABE” name is
still present in some clock or DPLL names.
The device operation requires the following clocks:
• The 32 kHz frequency is used for low frequency operation. It supplies the wake-up domain for
operation in lowest power mode. This is an optional clock and will be supplied by on chip divider + mux
(FUNC_32K_CLK) incase it is not available on external pin.
• The system clocks, SYS_CLKIN1 (Mandatory) and SYS_CLKIN2 (Optional) are the main clock sources
of the device. They supply the reference clock to the DPLLs as well as functional clock to several
modules.
The Device also embeds an internal free-running 32-kHz oscillator that is always active as long as the
wake-up (WKUP) domain is supplied.
196
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Figure 5-7 shows the external input clock sources and the output clocks to peripherals.
Device
rtc_osc_xo
From quartz (32 kHz) or from CMOS square clock source (32 kHz).
To quartz (from oscillator output).
rstoutn
Warm reset output.
resetn
Device reset input.
porz
xi_osc0
xo_osc0
xi_osc1
xo_osc1
Power ON Reset.
From quartz (19.2, 20 or 27 MHz)
or from CMOS square clock source (19.2, 20 or 27 MHz).
To quartz (from oscillator output).
From quartz (range from 19.2 to 32 MHz)
or from CMOS square clock source (range from 12 to 38.4 MHz).
ADVANCE INFORMATION
rtc_osc_xi_clkin32
To quartz (from oscillator output).
clkout1
clkout2
Output clkout[3:1] clocks come from:
• Either the input system clock and alternate clock (xi_osc0 or xi_osc1)
• Or a CORE clock (from CORE output)
• Or a 192-MHz clock (from PER DPLL output).
clkout3
xref_clk0
xref_clk1
External Reference Clock [3:0].
For Audio and other Peripherals
xref_clk2
xref_clk3
sysboot[15:0]
Boot Mode Configuration
clock_adas_abc_001
Figure 5-7. Clock Interface
5.10.4.1 Input Clocks / Oscillators
•
•
The source of the internal system clock (SYS_CLK1) could be either:
– A CMOS clock that enters on the xi_osc0 ball (with xo_osc0 left unconnected on the CMOS clock
case).
– A crystal oscillator clock managed by xi_osc0 and xo_osc0.
The source of the internal system clock (SYS_CLK2) could be either:
– A CMOS clock that enters on the xi_osc1 ball (with xo_osc1 left unconnected on the CMOS clock
case).
– A crystal oscillator clock managed by xi_osc1 and xo_osc1.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
197
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
www.ti.com
The source of the internal system clock (SYS_32K) could be either:
– A CMOS clock that enters on the rtc_osc_xi_clkin32 ball and supports external LVCMOS clock
generators
– A crystal oscillator clock managed by rtc_osc_xi_clkin32 and rtc_osc_xo.
SYS_CLKIN1 is received directly from oscillator OSC0. For more information about SYS_CLKIN1, see the
Power, Reset, and Clock Management chapter of the Device TRM.
5.10.4.1.1 OSC0 External Crystal
An external crystal is connected to the device pins. Figure 5-8 describes the crystal implementation.
Device
xo_osc0
xi_osc0
vssa_osc0
ADVANCE INFORMATION
Rd
(Optional)
Crystal
Rd
(Optional)
Cf2
Cf1
Figure 5-8. Crystal Implementation
NOTE
The load capacitors, Cf1 and Cf2 in Figure 5-8, should be chosen such that the below
equation is satisfied. CL in the equation is the load specified by the crystal manufacturer. All
discrete components used to implement the oscillator circuit should be placed as close as
possible to the associated oscillator xi_osc0, xo_osc0, and vssa_osc0 pins.
CL=
Cf1Cf2
(Cf1+Cf2)
Figure 5-9. Load Capacitance Equation
The crystal must be in the fundamental mode of operation and parallel resonant. Table 5-18 summarizes
the required electrical constraints.
Table 5-18. OSC0 Crystal Electrical Characteristics
NAME
fp
MIN
Parallel resonance crystal frequency
TYP
MAX
UNIT
19.2, 20, 27
MHz
Cf1
Cf1 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
pF
Cf2
Cf2 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
pF
100
Ω
ESR(Cf1,Cf2)
198
DESCRIPTION
Crystal ESR
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-18. OSC0 Crystal Electrical Characteristics (continued)
DESCRIPTION
ESR = 30 Ω
ESR = 40 Ω
ESR = 50 Ω
CO
ESR = 60 Ω
Crystal shunt capacitance
ESR = 80 Ω
ESR = 100 Ω
LM
Crystal motional inductance for fp = 20 MHz
CM
Crystal motional capacitance
MIN
TYP
MAX
19.2 MHz, 20 MHz, 27 MHz
7
pF
19.2 MHz, 20 MHz
7
pF
27 MHz
5
pF
7
pF
19.2 MHz, 20 MHz
27 MHz
Not Supported
19.2 MHz, 20 MHz
Frequency accuracy
-
5
27 MHz
pF
Not Supported
19.2 MHz, 20 MHz
-
3
27 MHz
pF
Not Supported
-
10.16
mH
3.42
fF
Ethernet not used
tj(xiosc0)
UNIT
(1)
, xi_osc0
±200
Ethernet RGMII and RMII
using derived clock
±50
Ethernet MII using derived
clock
±100
ppm
(1) Crystal characteristics should account for tolerance+stability+aging.
When selecting a crystal, the system design must consider the temperature and aging characteristics of a
based on the worst case environment and expected life expectancy of the system.
Table 5-19 details the switching characteristics of the oscillator and the requirements of the input clock.
Table 5-19. Oscillator Switching Characteristics—Crystal Mode
NAME
DESCRIPTION
fp
Oscillation frequency
tsX
Start-up time
MIN
TYP
MAX
UNIT
19.2, 20, 27
MHz
4
ms
5.10.4.1.2 OSC0 Input Clock
A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillator to provide the
SYS_CLKIN1 clock input to the system. The external connections to support this are shown in Figure 510. The xi_osc0 pin is connected to the 1.8-V LVCMOS-Compatible clock source. The xi_osc0 pin is left
unconnected. The vssa_osc0 pin is connected to board ground (VSS).
Device
xi_osc0
xo_osc0
vssa_osc0
NC
SPRS85v_CLK_09
Figure 5-10. 1.8-V LVCMOS-Compatible Clock Input
Table 5-20 summarizes the OSC0 input clock electrical characteristics.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
199
ADVANCE INFORMATION
NAME
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-20. OSC0 Input Clock Electrical Characteristics—Bypass Mode
NAME
DESCRIPTION
f
MIN
TYP
Frequency
CIn
Input capacitance
IIn
Input current (3.3 V mode)
MAX
UNIT
19.2, 20, or 27
MHz
2.184
2.384
2.584
pF
4
6
10
µA
Table 5-21 details the OSC0 input clock timing requirements.
Table 5-21. OSC0 Input Clock Timing Requirements
NAME
CK0
CK1
DESCRIPTION
1/
tc(xiosc0)
MIN
Frequency, xi_osc0
TYP
MAX
UNIT
19.2, 20, 27
MHz
ADVANCE INFORMATION
0.55 ×
tc(xiosc0)
ns
0.01 ×
tc(xiosc0)
ns
Rise time, xi_osc0
5
ns
Fall time, xi_osc0
5
ns
tw(xiosc0)
Pulse duration, xi_osc0 low or high
tj(xiosc0)
Period jitter(1), xi_osc0
tR(xiosc0)
tF(xiosc0)
0.45 ×
tc(xiosc0)
Ethernet not used
tj(xiosc0)
Frequency accuracy(2), xi_osc0
±200
Ethernet RGMII and RMII
using derived clock
±50
Ethernet MII using derived
clock
±100
ppm
(1) Period jitter is meant here as follows:
– The maximum value is the difference between the longest measured clock period and the expected clock period
– The minimum value is the difference between the shortest measured clock period and the expected clock period
(2) Crystal characteristics should account for tolerance+stability+aging.
CK0
CK1
CK1
xi_osc0
Figure 5-11. xi_osc0 Input Clock
5.10.4.1.3 Auxiliary Oscillator OSC1 Input Clock
SYS_CLKIN2 is received directly from oscillator OSC1. For more information about SYS_CLKIN2, see the
Power, Reset, and Clock Management chapter of the Device TRM.
5.10.4.1.3.1 OSC1 External Crystal
An external crystal is connected to the device pins. Figure 5-12 describes the crystal implementation.
200
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Device
xo_osc1
xi_osc1
vssa_osc1
Rd
(Optional)
Crystal
Rd
(Optional)
Cf2
Cf1
Figure 5-12. Crystal Implementation
CL=
Cf1Cf2
(Cf1+Cf2)
Figure 5-13. Load Capacitance Equation
The crystal must be in the fundamental mode of operation and parallel resonant. Table 5-22 summarizes
the required electrical constraints.
Table 5-22. OSC1 Crystal Electrical Characteristics
NAME
fp
DESCRIPTION
MIN
Parallel resonance crystal frequency
MAX
UNIT
Range from 19.2 to 32
TYP
MHz
Cf1
Cf1 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
pF
Cf2
Cf2 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
pF
ESR(Cf1,Cf2) Crystal ESR
Crystal shunt capacitance
Ω
ESR = 30 Ω
19.2 MHz ≤ fp ≤ 32 MHz
7
pF
ESR = 40 Ω
19.2 MHz ≤ fp ≤ 32 MHz
5
pF
19.2 MHz ≤ fp ≤ 25 MHz
7
pF
25 MHz < fp ≤ 27 MHz
5
pF
27 MHz < fp ≤ 32 MHz
Not Supported
ESR = 50 Ω
CO
100
ESR = 60 Ω
7
pF
23 MHz < fp ≤ 25 MHz
5
pF
25 MHz < fp ≤ 32 MHz
Not Supported
19.2 MHz ≤ fp ≤ 23 MHz
ESR = 80 Ω
ESR = 100 Ω
LM
Crystal motional inductance for fp = 20 MHz
CM
Crystal motional capacitance
-
19.2 MHz ≤ fp ≤ 23 MHz
-
5
pF
23 MHz ≤ fp ≤ 25 MHz
3
pF
25 MHz < fp ≤ 32 MHz
Not Supported
19.2 MHz ≤ fp ≤ 20 MHz
20 MHz < fp ≤ 32 MHz
3
Not Supported
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
pF
-
10.16
mH
3.42
fF
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
-
201
ADVANCE INFORMATION
NOTE
The load capacitors, Cf1 and Cf2 in Figure 5-12, should be chosen such that the below
equation is satisfied. CL in the equation is the load specified by the crystal manufacturer. All
discrete components used to implement the oscillator circuit should be placed as close as
possible to the associated oscillator xi_osc1, xo_osc1, and vssa_osc1 pins.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-22. OSC1 Crystal Electrical Characteristics (continued)
NAME
DESCRIPTION
MIN
TYP
Ethernet not used
tj(xiosc1)
Frequency accuracy(1), xi_osc1
MAX
UNIT
±200
Ethernet RGMII and RMII
using derived clock
±50
Ethernet MII using derived
clock
±100
ppm
(1) Crystal characteristics should account for tolerance+stability+aging.
When selecting a crystal, the system design must take into account the temperature and aging
characteristics of a crystal versus the user environment and expected lifetime of the system.
Table 5-23 details the switching characteristics of the oscillator and the requirements of the input clock.
Table 5-23. Oscillator Switching Characteristics—Crystal Mode
NAME
DESCRIPTION
fp
Oscillation frequency
tsX
Start-up time
MIN
MAX
UNIT
Range from 19.2 to 32
TYP
MHz
4
ms
ADVANCE INFORMATION
5.10.4.1.3.2 OSC1 Input Clock
A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillator to provide the
SYS_CLKIN2 clock input to the system. The external connections to support this are shown in, Figure 514. The xi_osc1 pin is connected to the 1.8-V LVCMOS-Compatible clock sources. The xo_osc1 pin is left
unconnected. The vssa_osc1 pin is connected to board ground (VSS).
Device
xi_osc1
xo_osc1
vssa_osc1
NC
SPRS85v_CLK_10
Figure 5-14. 1.8-V LVCMOS-Compatible Clock Input
Table 5-24 summarizes the OSC1 input clock electrical characteristics.
Table 5-24. OSC1 Input Clock Electrical Characteristics—Bypass Mode
NAME
f
CI
Input capacitance
II
Input current (3.3V mode)
tsX
202
DESCRIPTION
MIN
Frequency
MAX
UNIT
Range from 12 to 38.4
TYP
MHz
2.819
3.019
3.219
pF
4
6
10
µA
See(2)
ms
Start-up time(1)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) To switch from bypass mode to crystal or from crystal mode to bypass mode, there is a waiting time about 100 μs; however, if the chip
comes from bypass mode to crystal mode the crystal will start-up after time mentioned in Table 5-23, tsX parameter.
(2) Before the processor boots up and the oscillator is set to bypass mode, there is a waiting time when the internal oscillator is in
application mode and receives a wave. The switching time in this case is about 100 μs.
Table 5-25 details the OSC1 input clock timing requirements.
Table 5-25. OSC1 Input Clock Timing Requirements
CK0
CK1
DESCRIPTION
MIN
1 / tc(xiosc1) Frequency, xi_osc1
tw(xiosc1)
Pulse duration, xi_osc1 low or high
tj(xiosc1)
Period jitter(1), xi_osc1
tR(xiosc1)
Rise time, xi_osc1
tF(xiosc1)
Fall time, xi_osc1
TYP
MAX
UNIT
Range from 12 to 38.4
MHz
0.45 ×
0.55 ×
tc(xiosc1)
tc(xiosc1)
0.01 ×
tc(xiosc1)
ns
5
ns
5
ns
(3)
Ethernet not used
tj(xiosc1)
ns
Frequency accuracy(2), xi_osc1
±200
Ethernet RGMII and RMII
using derived clock
±50
Ethernet MII using derived
clock
±100
ppm
(1) Period jitter is meant here as follows:
– The maximum value is the difference between the longest measured clock period and the expected clock period
– The minimum value is the difference between the shortest measured clock period and the expected clock period
(2) Crystal characteristics should account for tolerance+stability+aging.
(3) The Period jitter requirement for OSC1 can be relaxed to 0.02 × tc(xiosc1) under the following constraints:
a.The OSC1/SYS_CLK2 clock bypasses all device PLLs
b.The OSC1/SYS_CLK2 clock is only used to source the DSS pixel clock outputs
CK0
CK1
CK1
xi_osc1
Figure 5-15. xi_osc1 Input Clock
5.10.4.1.4 RTC Oscillator Input Clock
SYS_32K is received directly from RTC Oscillator. For more information about SYS_32K, see the Power,
Reset, and Clock Management chapter of the Device TRM.
NOTE
RTC only mode is not supported feature.
5.10.4.1.4.1 RTC Oscillator External Crystal
An external crystal is connected to the device pins. Figure 5-16 describes the crystal implementation.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
203
ADVANCE INFORMATION
NAME
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Device
rtc_osc_xo
rtc_osc_xi_clkin32
Rd
(Optional)
Crystal
Cf1
Cf2
Figure 5-16. Crystal Implementation
ADVANCE INFORMATION
NOTE
The load capacitors, Cf1 and Cf2 in Figure 5-16, should be chosen such that the below
equation is satisfied. CL in the equation is the load specified by the crystal manufacturer. All
discrete components used to implement the oscillator circuit should be placed as close as
possible to the associated oscillator rtc_osc_xi_clkin32 and rtc_osc_xo pins.
CL=
Cf1Cf2
(Cf1+Cf2)
Figure 5-17. Load Capacitance Equation
The crystal must be in the fundamental mode of operation and parallel resonant. Table 5-26 summarizes
the required electrical constraints.
Table 5-26. RTC Crystal Electrical Characteristics
NAME
DESCRIPTION
fp
MIN
TYP
Parallel resonance crystal frequency
MAX
UNIT
32.768
kHz
pF
Cf1
Cf1 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
Cf2
Cf2 load capacitance for crystal parallel resonance with Cf1 = Cf2
12
24
pF
80
kΩ
5
pF
ESR(Cf1,Cf2)
Crystal ESR
CO
Crystal shunt capacitance
LM
Crystal motional inductance for fp = 32.768 kHz
CM
Crystal motional capacitance
tj(rtc_osc_xi_clkin32)
10.7
mH
2.2
Frequency accuracy, rtc_osc_xi_clkin32
fF
±200
ppm
When selecting a crystal, the system design must take into account the temperature and aging
characteristics of a crystal versus the user environment and expected lifetime of the system.
Table 5-27 details the switching characteristics of the oscillator and the requirements of the input clock.
Table 5-27. Oscillator Switching Characteristics—Crystal Mode
NAME
204
DESCRIPTION
fp
Oscillation frequency
tsX
Start-up time
MIN
Specifications
TYP
MAX
UNIT
32.768
kHz
4
ms
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.4.1.4.2 RTC Oscillator Input Clock
A 1.8-V LVCMOS-Compatible Clock Input can be used instead of the internal oscillator to provide the
SYS_32K clock input to the system. The external connections to support this are shown in Figure 5-18.
The rtc_osc_xi_clkin32 pin is connected to the 1.8-V LVCMOS-Compatible clock sources. The rtc_osc_xo
pin is left unconnected.
Device
rtc_osc_xo
rtc_osc_xi_clkin32
SPRS85v_CLK_11
Figure 5-18. LVCMOS-Compatible Clock Input
Table 5-28 summarizes the RTC Oscillator input clock electrical characteristics.
Table 5-28. RTC Oscillator Input Clock Electrical Characteristics—Bypass Mode
NAME
CK0
CK1
DESCRIPTION
1/
tc(rtc_osc_xi_clkin32)
tw(rtc_osc_xi_clkin32)
MIN
TYP
MAX
Frequency, rtc_osc_xi_clkin32
32.768
Pulse duration, rtc_osc_xi_clkin32 low or
high
CIN
Input capacitance
IIN
Input current (3.3V mode)
tsX
Start-up time
0.45 ×
tc(rtc_osc_xi_clkin32)
0.55 ×
tc(rtc_osc_xi_clkin32)
UNIT
kHz
ns
2.178
2.378
2.578
pF
4
6
10
µA
See (1)
ms
(1) Before the processor boots up and the oscillator is set to bypass mode, there is a waiting time when the internal oscillator is
inapplication mode and receives a wave. The switching time in this case is about 100 μs.
CK0
CK1
CK1
rtc_osc_xi_clkin32
Figure 5-19. rtc_osc_xi_clkin32 Input Clock
5.10.4.2 RC On-die Oscillator Clock
NOTE
The OSC_32K_CLK clock, provided by the On-die 32K RC oscillator, inside of the SoC, is
not accurate 32 kHz clock.
The frequency may significantly vary with temperature and silicon characteristics.
For more information about OSC_32K_CLK, see the Power, Reset, and Clock Management chapter of the
Device TRM.
5.10.4.3 Output Clocks
The device provides three output clocks. Summary of these output clocks are as follows:
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
205
ADVANCE INFORMATION
NC
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
www.ti.com
clkout1 - Device Clock output 1. Can be used as a system clock for other devices. The source of the
clkout1 could be either:
– The input system clock and alternate clock (xi_osc0 or xi_osc1)
– CORE clock (from CORE output)
– 192-MHz clock (from PER DPLL output)
clkout2 - Device Clock output 2. Can be used as a system clock for other devices. The source of the
clkout2 could be either:
– The input system clock and alternate clock (xi_osc0 or xi_osc1)
– CORE clock (from CORE output)
– 192-MHz clock (from PER DPLL output)
clkout3 - Device Clock output 3. Can be used as a system clock for other devices. The source of the
clkout3 could be either:
– The input system clock and alternate clock (xi_osc0 or xi_osc1)
– CORE clock (from CORE output)
– 192-MHz clock (from PER DPLL output)
ADVANCE INFORMATION
For more information about Output Clocks, see the Power, Reset, and Clock Management chapter of the
Device TRM.
5.10.4.4 DPLLs, DLLs
NOTE
For more information, see:
• Power, Reset, and Clock Management / Clock Management Functional / Internal Clock
Sources and Generators / Generic DPLL Overview section
and
• Display Subsystem / Display Subsystem Overview section of the Device TRM.
To generate high-frequency clocks, the device supports multiple on-chip DPLLs controlled directly by the
PRCM module. They are of two types: type A and type B DPLLs.
•
They have their own independent power domain (each one embeds its own switch and can be
controlled as an independent functional power domain)
• They are fed with ALWAYS ON system clock, with independent control per DPLL.
The different DPLLs managed by the PRCM are listed below:
• DPLL_MPU: It supplies the MPU subsystem clocking internally.
• DPLL_IVA: It feeds the IVA subsystem clocking.
• DPLL_CORE: It supplies all interface clocks and also few module functional clocks.
• DPLL_PER: It supplies several clock sources: a 192-MHz clock for the display functional clock, a
96-MHz functional clock to subsystems and peripherals.
• DPLL_ABE: It provides clocks to various modules within the device.
• DPLL_USB: It provides 960M clock for USB modules (USB1/2/3/4).
• DPLL_GMAC: It supplies several clocks for the Gigabit Ethernet Switch (GMAC_SW).
• DPLL_DSP: It feeds the DSP Subsystem clocking.
• DPLL_GPU: It supplies clock for the GPU Subsystem.
• DPLL_DDR: It generates clocks for the two External Memory Interface (EMIF) controllers and their
associated EMIF PHYs.
• DPLL_PCIE_REF: It provides reference clock for the APLL_PCIE in PCIE Subsystem.
• APLL_PCIE: It feeds clocks for the device Peripheral Component Interconnect Express (PCIe)
controllers.
206
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
NOTE
The following DPLLs are controlled by the clock manager located in the always-on Core
power domain (CM_CORE_AON):
• DPLL_MPU, DPLL_IVA, DPLL_CORE, DPLL_ABE, DPLL_DDR, DPLL_GMAC,
DPLL_PCIE_REF, DPLL_PER, DPLL_USB, DPLL_DSP, DPLL_GPU, APLL_PCIE_REF.
For more information on CM_CORE_AON and CM_CORE or PRCM DPLLs, see the Power, Reset, and
Clock Management chapter of the Device TRM.
The following DPLLs are not managed by the PRCM:
DPLL_VIDEO1; (It is controlled from DSS)
DPLL_VIDEO2; (It is controlled from DSS)
DPLL_HDMI; (It is controlled from DSS)
DPLL_SATA; (It is controlled from SATA)
DPLL_DEBUG; (It is controlled from DEBUGSS)
DPLL_USB_OTG_SS; (It is controlled from OCP2SCP1)
NOTE
For more information for not controlled from PRCM DPLL’s see the related chapters in the
Device TRM.
5.10.4.4.1 DPLL Characteristics
The DPLL has three relevant input clocks. One of them is the reference clock (CLKINP) used to generated
the synthesized clock but can also be used as the bypass clock whenever the DPLL enters a bypass
mode. It is therefore mandatory. The second one is a fast bypass clock (CLKINPULOW) used when
selected as the bypass clock and is optional. The third clock (CLKINPHIF) is explained in the next
paragraph.
The DPLL has three output clocks (namely CLKOUT, CLKOUTX2, and CLKOUTHIF). CLKOUT and
CLKOUTX2 run at the bypass frequency whenever the DPLL enters a bypass mode. Both of them are
generated from the lock frequency divided by a post-divider (namely M2 post-divider). The third clock,
CLKOUTHIF, has no automatic bypass capability. It is an output of a post-divider (M3 post-divider) with
the input clock selectable between the internal lock clock (Fdpll) and CLKINPHIF input of the PLL through
an asynchronous multplexing.
For more information, see the Power, Reset, and Clock Management chapter of the Device TRM.
Table 5-29 summarizes DPLL type described in Section 5.10.4.4, DPLLs, DLLs Specifications
introduction.
Table 5-29. DPLL Control Type
DPLL NAME
TYPE
CONTROLLED BY PRCM
DPLL_ABE
Table 5-30 (Type A)
Yes(1)
DPLL_CORE
Table 5-30 (Type A)
Yes(1)
DPLL_DEBUGSS
Table 5-30 (Type A)
No(2)
DPLL_DSP
Table 5-30 (Type A)
Yes(1)
DPLL_GMAC
Table 5-30 (Type A)
Yes(1)
DPLL_HDMI
Table 5-31 (Type B)
No(2)
DPLL_IVA
Table 5-30 (Type A)
Yes(1)
DPLL_MPU
Table 5-30 (Type A)
Yes(1)
DPLL_PER
Table 5-30 (Type A)
Yes(1)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
207
ADVANCE INFORMATION
•
•
•
•
•
•
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-29. DPLL Control Type (continued)
DPLL NAME
TYPE
CONTROLLED BY PRCM
APLL_PCIE
Table 5-30 (Type A)
Yes(1)
DPLL_PCIE_REF
Table 5-31 (Type B)
Yes(1)
DPLL_SATA
Table 5-31 (Type B)
No(2)
DPLL_USB
Table 5-31 (Type B)
Yes(1)
DPLL_USB_OTG_SS
Table 5-31 (Type B)
No(2)
DPLL_VIDEO1
Table 5-30 (Type A)
No(2)
DPLL_VIDEO2
Table 5-30 (Type A)
No(2)
DPLL_DDR
Table 5-30 (Type A)
Yes(1)
DPLL_GPU
Table 5-30 (Type A)
Yes(1)
(1) DPLL is in the always-on domain.
(2) DPLL is not controlled by the PRCM.
Table 5-30 and Table 5-31 summarize the DPLL characteristics and assume testing over recommended
operating conditions.
ADVANCE INFORMATION
Table 5-30. DPLL Type A Characteristics
NAME
finput
DESCRIPTION
MIN
CLKINP input frequency
TYP
MAX
UNIT
52
MHz
FINP
0.032
COMMENTS
finternal
Internal reference frequency
0.15
52
MHz
REFCLK
fCLKINPHIF
CLKINPHIF input frequency
10
1400
MHz
FINPHIF
0.001
600
MHz
Bypass mode: fCLKOUT =
fCLKINPULOW / (M1 + 1) if
ulowclken = 1(6)
CLKOUT output frequency
20(1)
1800(2)
MHz
[M / (N + 1)] × FINP × [1 / M2]
(in locked condition)
CLKOUTx2 output frequency
40(1)
2200(2)
MHz
2 × [M / (N + 1)] × FINP × [1 /
M2] (in locked condition)
20(3)
1400(4)
MHz
FINPHIF / M3 if clkinphifsel = 1
40(3)
2200(4)
MHz
2 × [M / (N + 1)] × FINP × [1 /
M3] if clkinphifsel = 0
2800
MHz
2 × [M / (N + 1)] × FINP (in
locked condition)
fCLKINPULOW
fCLKOUT
fCLKOUTx2
CLKINPULOW input frequency
fCLKOUTHIF
CLKOUTHIF output frequency
fCLKDCOLDO
DCOCLKLDO output
frequency
tlock
Frequency lock time
6 + 350 ×
REFCLK
µs
plock
Phase lock time
6 + 500 ×
REFCLK
µs
trelock-L
Relock time—Frequency
lock(5) (LP relock time from
bypass)
6 + 70 ×
REFCLK
µs
DPLL in LP relock time:
lowcurrstdby = 1
prelock-L
Relock time—Phase lock(5)
(LP relock time from bypass)
6 + 120 ×
REFCLK
µs
DPLL in LP relock time:
lowcurrstdby = 1
trelock-F
Relock time—Frequency
lock(5) (fast relock time from
bypass)
3.55 + 70 ×
REFCLK
µs
DPLL in fast relock time:
lowcurrstdby = 0
prelock-F
Relock time—Phase lock(5)
(fast relock time from bypass)
3.55 + 120 ×
REFCLK
µs
DPLL in fast relock time:
lowcurrstdby = 0
40
(1) The minimum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.
For M2 > 1, the minimum frequency on these clocks will further scale down by factor of M2.
(2) The maximum frequencies on CLKOUT and CLKOUTX2 are assuming M2 = 1.
(3) The minimum frequency on CLKOUTHIF is assuming M3 = 1. For M3 > 1, the minimum frequency on this clock will further scale down
by factor of M3.
(4) The maximum frequency on CLKOUTHIF is assuming M3 = 1.
(5) Relock time assumes typical operating conditions, 10 °C maximum temperature drift.
208
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(6) Bypass mode: fCLKOUT = FINP if ULOWCLKEN = 0. For more information, see the Device TRM.
Table 5-31. DPLL Type B Characteristics
NAME
MAX
UNIT
CLKINP input clock frequency
DESCRIPTION
0.62
60
MHz
FINP
finternal
REFCLK internal reference
clock frequency
0.62
2.5
MHz
[1 / (N + 1)] × FINP
fCLKINPULOW
CLKINPULOW bypass input
clock frequency
0.001
600
MHz
Bypass mode: fCLKOUT =
fCLKINPULOW / (M1 + 1) If
ulowclken = 1(4)
fCLKLDOOUT
CLKOUTLDO output clock
frequency
20(1)(5)
2500(2)(5)
MHz
M / (N + 1)] × FINP × [1 / M2]
(in locked condition)
CLKOUT output clock
frequency
20(1)(5)
1450(2)(5)
MHz
[M / (N + 1)] × FINP × [1 / M2]
(in locked condition)
750(5)
1500(5)
MHz
1250(5)
2500(5)
MHz
–2.5%
2.5%
finput
fCLKOUT
fCLKDCOLDO
MIN
Internal oscillator (DCO) output
clock frequency
TYP
COMMENTS
[M / (N + 1)] × FINP (in locked
condition)
CLKOUT period jitter
The period jitter at the output
clocks is ± 2.5% peak to peak
CLKDCOLDO period jitter
tlock
Frequency lock time
350 ×
REFCLKs
µs
plock
Phase lock time
500 ×
REFCLKs
µs
Relock time—Frequency lock(3)
(LP relock time from bypass)
9 + 30 ×
REFCLKs
µs
9 + 125 ×
REFCLKs
µs
trelock-L
(3)
prelock-L
Relock time—Phase lock
relock time from bypass)
(LP
(1) The minimum frequency on CLKOUT is assuming M2 = 1.
For M2 > 1, the minimum frequency on this clock will further scale down by factor of M2.
(2) The maximum frequency on CLKOUT is assuming M2 = 1.
(3) Relock time assumes typical operating conditions, 10 °C maximum temperature drift.
(4) Bypass mode: fCLKOUT = FINP if ULOWCLKEN = 0. For more information, see the Device TRM.
(5) For output clocks, there are two frequency ranges according to the SELFREQDCO setting. For more information, see the Device TRM.
5.10.4.4.2 DLL Characteristics
Table 5-32 summarizes the DLL characteristics and assumes testing over recommended operating
conditions.
Table 5-32. DLL Characteristics
NAME
DESCRIPTION
MIN
TYP
MAX
UNIT
finput
Input clock frequency (EMIF_DLL_FCLK)
266
MHz
tlock
Lock time
50k
cycles
Relock time (a change of the DLL frequency implies that DLL must relock)
50k
cycles
trelock
5.10.5 Recommended Clock and Control Signal Transition Behavior
All clocks and control signals must transition between VIH and VIL (or between VIL and VIH) in a monotonic
manner. Monotonic transitions are more easily guaranteed with faster switching signals. Slower input
transitions are more susceptible to glitches due to noise and special care should be taken for slow input
clocks.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
209
ADVANCE INFORMATION
CLKOUTLDO period jitter
tJ
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5.10.6 Peripherals
5.10.6.1 Timing Test Conditions
All timing requirements and switching characteristics are valid over the recommended operating conditions
unless otherwise specified.
5.10.6.2 Virtual and Manual I/O Timing Modes
Some of the timings described in the following sections require the use of Virtual or Manual I/O Timing
Modes. Table 5-33 provides a summary of the Virtual and Manual I/O Timing Modes across all device
interfaces. The individual interface timing sections found later in this document provide the full description
of each applicable Virtual and Manual I/O Timing Mode. Refer to the "Pad Configuration" section of the
TRM for the procedure on implementing the Virtual and Manual Timing Modes in a system.
Table 5-33. Modes Summary
Virtual or Manual IO Mode Name
Datasheet Timing Mode
VIP
ADVANCE INFORMATION
VIP1_MANUAL1
VIN1A/1B/2A Rise-Edge Capture Mode Timings
VIP1_2B_MANUAL1
VIN2B Rise-Edge Capture Mode Timings
VIP1_MANUAL2
VIN1A/1B/2A Fall-Edge Capture Mode Timings
VIP1_2B_MANUAL2
VIN2B Fall-Edge Capture Mode Timings
VIP2_MANUAL1
VIN3A and VIN3B IOSET1 Rise-Edge Capture Mode Timings
VIP2_4A_MANUAL1
VIN4A IOSET1/2 Rise-Edge Capture Mode Timings
VIP2_4A_IOSET3_MANUAL1
VIN4A IOSET3 Rise-Edge Capture Mode Timings
VIP2_4B_MANUAL1
VIN4B Rise-Edge Capture Mode Timings
VIP2_3B_IOSET2_MANUAL1
VIN3B IOSET2 Rise-Edge Capture Mode Timings
VIP2_3B_IOSET2_MANUAL2
VIN3B IOSET2 Fall-Edge Capture Mode Timings
VIP2_MANUAL2
VIN3A, VIN3B IOSET1 Fall-Edge Capture Mode Timings
VIP2_4A_MANUAL2
VIN4A IOSET1/2 Fall-Edge Capture Mode Timings
VIP2_4A_IOSET3_MANUAL2
VIN4A IOSET3 Fall-Edge Capture Mode Timings
VIP2_4B_MANUAL2
VIN4B Fall-Edge Capture Mode Timings
DPI Video Output
VOUT1_MANUAL1
DPI1 Video Output Alternate Timings
VOUT1_MANUAL2
DPI1 Video Output Default Timings
VOUT1_MANUAL3
DPI1 Video Output MANUAL3 Timings
VOUT1_MANUAL4
DPI1 Video Output MANUAL4 Timings
VOUT2_IOSET1_MANUAL1
DPI2 Video Output IOSET1 Alternate Timings
VOUT2_IOSET1_MANUAL2
DPI2 Video Output IOSET1 Default Timings
VOUT2_IOSET1_MANUAL3
DPI2 Video Output IOSET1 MANUAL3 Timings
VOUT2_IOSET1_MANUAL4
DPI2 Video Output IOSET1 MANUAL4 Timings
VOUT2_IOSET2_MANUAL1
DPI2 Video Output IOSET2 Alternate Timings
VOUT2_IOSET2_MANUAL2
DPI2 Video Output IOSET2 Default Timings
VOUT2_IOSET2_MANUAL3
DPI2 Video Output IOSET2 MANUAL3 Timings
VOUT2_IOSET2_MANUAL4
DPI2 Video Output IOSET2 MANUAL4 Timings
VOUT3_MANUAL1
DPI3 Video Output Alternate Timings
VOUT3_MANUAL2
DPI3 Video Output Default Timings
VOUT3_MANUAL3
DPI3 Video Output MANUAL3 Timings
VOUT3_MANUAL4
DPI3 Video Output MANUAL4 Timings
GPMC
No Virtual or Manual IO Timing Mode Required
210
GPMC Asyncronous Mode Timings and Synchronous Mode - Default Timings
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-33. Modes Summary (continued)
Virtual or Manual IO Mode Name
Datasheet Timing Mode
GPMC_VIRTUAL1
GPMC Synchronous Mode - Alternate Timings
No Virtual or Manual IO Timing Mode Required
McASP1 Synchronous Transmit Timings
MCASP1_VIRTUAL1_ASYNC_TX
See Table 5-85
MCASP1_VIRTUAL2_SYNC_RX
See Table 5-85
MCASP1_VIRTUAL3_ASYNC_RX
See Table 5-85
No Virtual or Manual IO Timing Mode Required
McASP2 Synchronous Transmit Timings
MCASP2_VIRTUAL1_ASYNC_RX_80M
See Table 5-86
MCASP2_VIRTUAL2_ASYNC_RX
See Table 5-86
MCASP2_VIRTUAL3_ASYNC_TX
See Table 5-86
MCASP2_VIRTUAL4_SYNC_RX
See Table 5-86
MCASP2_VIRTUAL5_SYNC_RX_80M
See Table 5-86
No Virtual or Manual IO Timing Mode Required
McASP3 Synchronous Transmit Timings
MCASP3_VIRTUAL2_SYNC_RX
See Table 5-87
No Virtual or Manual IO Timing Mode Required
McASP4 Synchronous Transmit Timings
MCASP4_VIRTUAL1_SYNC_RX
See Table 5-88
No Virtual or Manual IO Timing Mode Required
McASP5 Synchronous Transmit Timings
MCASP5_VIRTUAL1_SYNC_RX
See Table 5-89
No Virtual or Manual IO Timing Mode Required
McASP6 Synchronous Transmit Timings
MCASP6_VIRTUAL1_SYNC_RX
See Table 5-90
No Virtual or Manual IO Timing Mode Required
McASP7 Synchronous Transmit Timings
MCASP7_VIRTUAL2_SYNC_RX
See Table 5-91
No Virtual or Manual IO Timing Mode Required
McASP8 Synchronous Transmit Timings
MCASP8_VIRTUAL1_SYNC_RX
See Table 5-92
ADVANCE INFORMATION
McASP
eMMC/SD/SDIO
No Virtual or Manual IO Timing Mode Required
MMC1 DS (Pad Loopback) and SDR12 (Pad Loopback) Timings
MMC1_VIRTUAL1
MMC1 HS (Internal Loopback and Pad Loopback), SDR12 (Internal Loopback),
SDR25 Timings (Internal Loopback and Pad Loopback)
MMC1_VIRTUAL2
SDR50 (Pad Loopback) Timings
MMC1_VIRTUAL5
MMC1 DS (Internal Loopback) Timings
MMC1_VIRTUAL6
MMC1 SDR50 (Internal Loopback) Timings
MMC1_VIRTUAL7
MMC1 DDR50 (Internal Loopback) Timings
MMC1_DDR_MANUAL1
MMC1 DDR50 (Pad Loopback) Timings
MMC1_SDR104_MANUAL1
MMC1 SDR104 Timings
No Virtual or Manual IO Timing Mode Required
MMC2 Standard (Pad Loopback), High Speed (Pad Loopback), and DDR (Pad
Loopback) Timings
MMC2_DDR_LB_MANUAL1
MMC2 DDR (Internal Loopback) Timings
MMC2_HS200_MANUAL1
MMC2 HS200 Timings
MMC2_STD_HS_LB_MANUAL1
MMC2 Standard (Internal Loopback), High Speed (Internal Loopback) Timings
MMC3_MANUAL1
MMC3 DS, SDR12, HS, SDR25 Timings
MMC3_MANUAL2
MMC3 SDR50 Timings
MMC4_MANUAL1
MMC4 SDR12, HS, SDR25 Timings
MMC4_DS_MANUAL1
MMC4 DS Timings
QSPI
No Virtual or Manual IO Timing Mode Required
QSPI Mode 3 Boot Timing Mode
QSPI_MODE3_MANUAL1
QSPI Mode 3 Default Timing Mode
QSPI_MODE0_MANUAL1
QSPI Mode 0 Default Timing Mode
GMAC
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
211
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-33. Modes Summary (continued)
Virtual or Manual IO Mode Name
Datasheet Timing Mode
No Virtual or Manual IO Timing Mode Required
GMAC MII0/1 Timings
GMAC_RMII0_MANUAL1
GMAC RMII0 Timings
GMAC_RMII1_MANUAL1
GMAC RMII1 Timings
GMAC_RGMII0_MANUAL1
GMAC RGMII0 Internal Delay Enabled Timings
GMAC_RGMII1_MANUAL1
GMAC RGMII1 Internal Delay Enabled Timings
HDMI, EMIF, Timers, I2C, HDQ/1-Wire, UART, McSPI, USB, SATA, PCIe, DCAN, GPIO, KBD, PWM, JTAG, TPIU, RTC, SDMA, INTC
No Virtual or Manual IO Timing Mode Required
All Modes
PRU-ICSS
ADVANCE INFORMATION
PR1_PRU0_DIR_OUT_MANUAL
PRU-ICSS1 PRU0 Direct Output Mode Timings
PR1_PRU1_DIR_OUT_MANUAL
PRU-ICSS1 PRU1 Direct Output Mode Timings
PR1_PRU0_DIR_IN_MANUAL
PRU-ICSS1 PRU0 Direct Input Mode Timings
PR1_PRU1_DIR_IN_MANUAL
PRU-ICSS1 PRU1 Direct Input Mode Timings
PR1_PRU0_PAR_CAP_MANUAL
PRU-ICSS1 PRU0 Parallel Capture Mode Timings
PR1_PRU1_PAR_CAP_MANUAL
PRU-ICSS1 PRU1 Parallel Capture Mode Timings
PR2_PRU0_DIR_IN_MANUAL1
PRU-ICSS2 PRU0 IOSET1 Direct Input Mode Timings
PR2_PRU0_DIR_IN_MANUAL2
PRU-ICSS2 PRU0 IOSET2 Direct Input Mode Timings
PR2_PRU0_DIR_OUT_MANUAL1
PRU-ICSS2 PRU0 IOSET1 Direct Output Mode Timings
PR2_PRU0_DIR_OUT_MANUAL2
PRU-ICSS2 PRU0 IOSET2 Direct Output Mode Timings
PR2_PRU1_DIR_IN_MANUAL1
PRU-ICSS2 PRU1 IOSET1 Direct Input Mode Timings
PR2_PRU1_DIR_IN_MANUAL2
PRU-ICSS2 PRU1 IOSET2 Direct Input Mode Timings
PR2_PRU1_DIR_OUT_MANUAL1
PRU-ICSS2 PRU1 IOSET1 Direct Output Mode Timings
PR2_PRU1_DIR_OUT_MANUAL2
PRU-ICSS2 PRU1 IOSET2 Direct Output Mode Timings
PR2_PRU0_PAR_CAP_MANUAL1
PRU-ICSS2 PRU0 IOSET1 Parallel Capture Mode Timings
PR2_PRU0_PAR_CAP_MANUAL2
PRU-ICSS2 PRU0 IOSET2 Parallel Capture Mode Timings
PR2_PRU1_PAR_CAP_MANUAL1
PRU-ICSS2 PRU1 IOSET1 Parallel Capture Mode Timings
PR2_PRU1_PAR_CAP_MANUAL2
PRU-ICSS2 PRU1 IOSET2 Parallel Capture Mode Timings
212
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.3 VIP
The Device includes 2 Video Input Ports (VIP).
Table 5-34, Figure 5-20 and Figure 5-21 present timings and switching characteristics of the VIPs.
CAUTION
The IO timings provided in this section are applicable for all combinations of
signals for vin1. However, the timings are only valid for vin2, vin3, and vin4 if
signals within a single IOSET are used. The IOSETs are defined in the Table 535, Table 5-36 and Table 5-37.
Table 5-34. Timing Requirements for VIP (3)(4)(5)
PARAMETER
DESCRIPTION
MODE
(3) (5)
MIN
MAX
UNIT
V1
tc(CLK)
Cycle time, vinx_clki
6.06
ns
V2
tw(CLKH)
Pulse duration, vinx_clki high (3) (5)
0.45P
(2)
ns
V3
tw(CLKL)
Pulse duration, vinx_clki low (3) (5)
0.45P
(2)
ns
V4
tsu(CTL/DATA-CLK)
Input setup time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
vinx_hsynci) and Data (vinx_dn) valid to vinx_clki transition (3)
vin1x,
vin2x
2.93
ns
vin3x,
vin4x
3.11
ns
-0.05
ns
(4) (5)
V5
th(CLK-CTL/DATA)
Input hold time, Control (vinx_dei, vinx_vsynci, vinx_fldi,
vinx_hsynci) and Data (vinx_dn) valid from vinx_clki transition
ADVANCE INFORMATION
NO.
(3) (4) (5)
(1) For maximum frequency of 165 MHz.
(2) P = vinx_clki period.
(3) x in vinx = 1a, 1b, 2a, 2b, 3a, 3b, 4a, 4b.
(4) n in dn = 0 to 7 when x = 1b, 2b, 3b and 4b;
n = 0 to 23 when x = 1a, 2a, 3a and 4a;
(5) i in clki, dei, vsynci, hsynci and fldi = 0 or 1.
V3
V2
V1
vinx_clki
SPRS8xx_VIP_01
Figure 5-20. Video Input Ports Clock Signal
vinx_clki
(positive-edge clocking)
vinx_clki
(negative-edge clocking)
V5
V4
vinx_d[23:0]/sig
SPRS8xx_VIP_02
Figure 5-21. Video Input Ports Timings
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
213
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
In Table 5-35, Table 5-36 and Table 5-37 are presented the specific groupings of signals (IOSET) for use
with vin2, vin3, and vin4.
Table 5-35. VIN2 IOSETs
Signals
IOSET1
BALL
IOSET2
MUX
IOSET3
BALL
MUX
BALL
MUX
F2
0
U4
4
vin2a
vin2a_d0
ADVANCE INFORMATION
F2
0
vin2a_d1
F3
0
F3
0
V2
4
vin2a_d2
D1
0
D1
0
Y1
4
vin2a_d3
E2
0
E2
0
W9
4
vin2a_d4
D2
0
D2
0
V9
4
vin2a_d5
F4
0
F4
0
U5
4
vin2a_d6
C1
0
C1
0
V5
4
vin2a_d7
E4
0
E4
0
V4
4
vin2a_d8
F5
0
F5
0
V3
4
vin2a_d9
E6
0
E6
0
Y2
4
vin2a_d10
D3
0
D3
0
U6
4
vin2a_d11
F6
0
F6
0
U3
4
vin2a_d12
D5
0
D5
0
-
-
vin2a_d13
C2
0
C2
0
-
-
vin2a_d14
C3
0
C3
0
-
-
vin2a_d15
C4
0
C4
0
-
-
vin2a_d16
B2
0
B2
0
-
-
vin2a_d17
D6
0
D6
0
-
-
vin2a_d18
C5
0
C5
0
-
-
vin2a_d19
A3
0
A3
0
-
-
vin2a_d20
B3
0
B3
0
-
-
vin2a_d21
B4
0
B4
0
-
-
vin2a_d22
B5
0
B5
0
-
-
vin2a_d23
A4
0
A4
0
-
-
vin2a_hsync0
G1
0
G1
0
U7
4
vin2a_vsync0
G6
0
G6
0
V6
4
vin2a_de0
G2
0
-
-
V7
4
vin2a_fld0
H7
0
G2
1
W2
4
vin2a_clk0
E1
0
E1
0
V1
4
2
H7
2
AB5
4
4
vin2b
vin2b_clk1
214
H7
vin2b_de1
-
-
G2
3
AB8
vin2b_fld1
G2
2
-
-
-
-
vin2b_d0
A4
2
A4
2
AD6
4
vin2b_d1
B5
2
B5
2
AC8
4
vin2b_d2
B4
2
B4
2
AC3
4
vin2b_d3
B3
2
B3
2
AC9
4
vin2b_d4
A3
2
A3
2
AC6
4
vin2b_d5
C5
2
C5
2
AC7
4
vin2b_d6
D6
2
D6
2
AC4
4
vin2b_d7
B2
2
B2
2
AD4
4
vin2b_hsync1
G1
3
G1
3
AC5
4
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-35. VIN2 IOSETs (continued)
Signals
IOSET1
vin2b_vsync1
IOSET2
IOSET3
BALL
MUX
BALL
MUX
BALL
MUX
G6
3
G6
3
AB4
4
Table 5-36. VIN3 IOSETs
Signals
IOSET1
BALL
IOSET2
MUX
BALL
IOSET3
MUX
IOSET4
BALL
MUX
BALL
MUX
vin3a_d0
M6
2
AF1
6
AF1
6
B7
4
vin3a_d1
M2
2
AE3
6
AE3
6
B8
4
vin3a_d2
L5
2
AE5
6
AE5
6
A7
4
vin3a_d3
M1
2
AE1
6
AE1
6
A8
4
vin3a_d4
L6
2
AE2
6
AE2
6
C9
4
vin3a_d5
L4
2
AE6
6
AE6
6
A9
4
vin3a_d6
L3
2
AD2
6
AD2
6
B9
4
vin3a_d7
L2
2
AD3
6
AD3
6
A10
4
vin3a_d8
L1
2
B2
6
B2
6
E8
4
vin3a_d9
K2
2
D6
6
D6
6
D9
4
vin3a_d10
J1
2
C5
6
C5
6
D7
4
vin3a_d11
J2
2
A3
6
A3
6
D8
4
vin3a_d12
H1
2
B3
6
-
-
A5
4
vin3a_d13
J3
2
B4
6
-
-
C6
4
vin3a_d14
H2
2
B5
6
-
-
C8
4
vin3a_d15
H3
2
A4
6
-
-
C7
4
vin3a_d16
R6
2
-
-
-
-
F11
4
vin3a_d17
T9
2
-
-
-
-
G10
4
vin3a_d18
T6
2
-
-
-
-
F10
4
vin3a_d19
T7
2
-
-
-
-
G11
4
vin3a_d20
P6
2
-
-
-
-
E9
4
vin3a_d21
R9
2
-
-
-
-
F9
4
vin3a_d22
R5
2
-
-
-
-
F8
4
vin3a_d23
P5
2
-
-
-
-
E7
4
vin3a_hsync0
N7
2
N7
2
B5
5
C11
4
vin3a_vsync0
R4
2
R4
2
A4
5
E11
4
vin3a_de0
N9
2
N9
2
B3
5
B10
4
vin3a_fld0
P9
2
P9
2
B4
5
D11
4
vin3a_clk0
P1
2
AH7
6
AH7
6
B11
4
ADVANCE INFORMATION
vin3a
vin3b
vin3b_clk1
P7
6
M4
4
-
-
-
-
vin3b_de1
N6
6
N6
6
-
-
-
-
vin3b_fld1
M4
6
-
-
-
-
-
-
vin3b_d0
K7
6
K7
6
-
-
-
-
vin3b_d1
M7
6
M7
6
-
-
-
-
vin3b_d2
J5
6
J5
6
-
-
-
-
vin3b_d3
K6
6
K6
6
-
-
-
-
vin3b_d4
J7
6
J7
6
-
-
-
-
vin3b_d5
J4
6
J4
6
-
-
-
-
vin3b_d6
J6
6
J6
6
-
-
-
-
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
215
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-36. VIN3 IOSETs (continued)
Signals
IOSET1
IOSET2
IOSET3
IOSET4
BALL
MUX
BALL
MUX
BALL
MUX
BALL
MUX
vin3b_d7
H4
6
H4
6
-
-
-
-
vin3b_hsync1
H5
6
H5
6
-
-
-
-
vin3b_vsync1
H6
6
H6
6
-
-
-
-
Table 5-37. VIN4 IOSETs
Signals
IOSET1
BALL
IOSET2
MUX
IOSET3
BALL
MUX
BALL
MUX
vin4a
ADVANCE INFORMATION
vin4a_d0
R6
4
B7
3
B14
8
vin4a_d1
T9
4
B8
3
J14
8
vin4a_d2
T6
4
A7
3
G13
8
vin4a_d3
T7
4
A8
3
J11
8
vin4a_d4
P6
4
C9
3
E12
8
vin4a_d5
R9
4
A9
3
F13
8
vin4a_d6
R5
4
B9
3
C12
8
vin4a_d7
P5
4
A10
3
D12
8
vin4a_d8
U2
4
E8
3
E15
8
vin4a_d9
U1
4
D9
3
A20
8
vin4a_d10
P3
4
D7
3
B15
8
vin4a_d11
R2
4
D8
3
A15
8
vin4a_d12
K7
4
A5
3
D15
8
vin4a_d13
M7
4
C6
3
B16
8
vin4a_d14
J5
4
C8
3
B17
8
vin4a_d15
K6
4
C7
3
A17
8
vin4a_d16
-
-
F11
3
C18
8
vin4a_d17
-
-
G10
3
A21
8
vin4a_d18
-
-
F10
3
G16
8
vin4a_d19
-
-
G11
3
D17
8
vin4a_d20
-
-
E9
3
AA3
8
vin4a_d21
-
-
F9
3
AB9
8
vin4a_d22
-
-
F8
3
AB3
8
vin4a_d23
-
-
E7
3
AA4
8
vin4a_hsync0
R3/ P7
4/4
C11
3
E21
8
vin4a_vsync0
T2/ N1
4/4
E11
3
F20
8
vin4a_de0
H6/ P7
4/5
B10
3
C23
8
vin4a_fld0
P9/ J7
4/4
D11
3
F21
8
vin4a_clk0
P4
4
B11
3
B26
8
vin4b
216
vin4b_clk1
N9
6
V1
5
-
-
vin4b_de1
P9
6
V7
5
-
-
vin4b_fld1
P4
6
W2
5
-
-
vin4b_d0
R6
6
U4
5
-
-
vin4b_d1
T9
6
V2
5
-
-
vin4b_d2
T6
6
Y1
5
-
-
vin4b_d3
T7
6
W9
5
-
-
vin4b_d4
P6
6
V9
5
-
-
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-37. VIN4 IOSETs (continued)
Signals
IOSET1
IOSET2
IOSET3
BALL
MUX
BALL
MUX
BALL
MUX
vin4b_d5
R9
6
U5
5
-
-
vin4b_d6
R5
6
V5
5
-
-
vin4b_d7
P5
6
V4
5
-
-
vin4b_hsync1
N7
6
U7
5
-
-
vin4b_vsync1
R4
6
V6
5
-
-
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for VIP1. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-38, Manual
Functions Mapping for VIP1 for a definition of the Manual modes.
Table 5-38 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
217
ADVANCE INFORMATION
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-38. Manual Functions Mapping for VIP1
BAL
L
BALL NAME
U3
VIP1_MANUAL1
VIP1_MANUAL2
ADVANCE INFORMATION
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
RMII_MHZ_50
_CLK
1973
184
2257
0
N6
gpmc_ben0
2133
486
2582
M4
gpmc_ben1
2034
577
U4
mdio_d
1897
35
V1
mdio_mclk
0
U5
rgmii0_rxc
1945
CFG REGISTER
MUXMODE
0
1
2
3
4
CFG_RMII_MHZ_50_CLK_IN
-
-
-
-
vin2a_d11
77
CFG_GPMC_BEN0_IN
-
-
-
vin1b_hsync1
-
2545
109
CFG_GPMC_BEN1_IN
-
-
-
vin1b_de1
-
1999
0
CFG_MDIO_D_IN
-
-
-
-
vin2a_d0
0
0
0
CFG_MDIO_MCLK_IN
-
-
-
-
vin2a_clk0
97
2072
0
CFG_RGMII0_RXC_IN
-
-
-
-
vin2a_d5
V5
rgmii0_rxctl
1939
440
2326
93
CFG_RGMII0_RXCTL_IN
-
-
-
-
vin2a_d6
W2
rgmii0_rxd0
1990
141
2147
0
CFG_RGMII0_RXD0_IN
-
-
-
-
vin2a_fld0
Y2
rgmii0_rxd1
1928
527
2298
246
CFG_RGMII0_RXD1_IN
-
-
-
-
vin2a_d9
V3
rgmii0_rxd2
1901
425
2280
134
CFG_RGMII0_RXD2_IN
-
-
-
-
vin2a_d8
V4
rgmii0_rxd3
1972
637
2331
362
CFG_RGMII0_RXD3_IN
-
-
-
-
vin2a_d7
W9
rgmii0_txc
1933
382
2347
28
CFG_RGMII0_TXC_IN
-
-
-
-
vin2a_d3
V9
rgmii0_txctl
2019
479
2372
217
CFG_RGMII0_TXCTL_IN
-
-
-
-
vin2a_d4
U6
rgmii0_txd0
1934
203
2205
0
CFG_RGMII0_TXD0_IN
-
-
-
-
vin2a_d10
V6
rgmii0_txd1
2015
604
2360
362
CFG_RGMII0_TXD1_IN
-
-
-
-
vin2a_vsync0
U7
rgmii0_txd2
1839
496
2249
158
CFG_RGMII0_TXD2_IN
-
-
-
-
vin2a_hsync0
V7
rgmii0_txd3
2087
423
2426
108
CFG_RGMII0_TXD3_IN
-
-
-
-
vin2a_de0
V2
uart3_rxd
1578
0
1530
0
CFG_UART3_RXD_IN
-
-
-
-
vin2a_d1
Y1
uart3_txd
1869
99
1967
0
CFG_UART3_TXD_IN
-
-
-
-
vin2a_d2
AG8
vin1a_clk0
0
0
0
0
CFG_VIN1A_CLK0_IN
vin1a_clk0
-
-
-
-
AE8
vin1a_d0
2051
708
2439
275
CFG_VIN1A_D0_IN
vin1a_d0
-
-
-
-
AD8
vin1a_d1
1931
812
2337
447
CFG_VIN1A_D1_IN
vin1a_d1
-
-
-
-
AG3
vin1a_d10
2049
804
2420
448
CFG_VIN1A_D10_IN
vin1a_d10
vin1b_d5
-
-
-
AG5
vin1a_d11
1921
766
2331
438
CFG_VIN1A_D11_IN
vin1a_d11
vin1b_d4
-
-
-
AF2
vin1a_d12
2078
1220
2397
915
CFG_VIN1A_D12_IN
vin1a_d12
vin1b_d3
-
-
-
AF6
vin1a_d13
1986
1138
2366
788
CFG_VIN1A_D13_IN
vin1a_d13
vin1b_d2
-
-
-
AF3
vin1a_d14
2077
1242
2403
947
CFG_VIN1A_D14_IN
vin1a_d14
vin1b_d1
-
-
-
AF4
vin1a_d15
2070
1581
2337
1407
CFG_VIN1A_D15_IN
vin1a_d15
vin1b_d0
-
-
-
AF1
vin1a_d16
2008
1432
2321
1202
CFG_VIN1A_D16_IN
vin1a_d16
vin1b_d7
-
-
-
AE3
vin1a_d17
2077
1571
2370
1351
CFG_VIN1A_D17_IN
vin1a_d17
vin1b_d6
-
-
-
AE5
vin1a_d18
2075
1527
2357
1292
CFG_VIN1A_D18_IN
vin1a_d18
vin1b_d5
-
-
-
218
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-38. Manual Functions Mapping for VIP1 (continued)
BALL NAME
AE1
VIP1_MANUAL1
VIP1_MANUAL2
CFG REGISTER
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
vin1a_d19
2055
1636
2358
1422
AG7
vin1a_d2
1871
1037
2301
620
CFG_VIN1A_D2_IN
AE2
vin1a_d20
2046
1452
2351
1163
CFG_VIN1A_D20_IN
AE6
vin1a_d21
2135
1292
2405
1024
CFG_VIN1A_D21_IN
AD2
vin1a_d22
2034
1430
2348
1206
AD3
vin1a_d23
2191
813
2502
AH6
vin1a_d3
1938
984
2299
AH3
vin1a_d4
2034
597
MUXMODE
0
1
2
3
4
vin1a_d19
vin1b_d4
-
-
-
vin1a_d2
-
-
-
-
vin1a_d20
vin1b_d3
-
-
-
vin1a_d21
vin1b_d2
-
-
-
CFG_VIN1A_D22_IN
vin1a_d22
vin1b_d1
-
-
-
447
CFG_VIN1A_D23_IN
vin1a_d23
vin1b_d0
-
-
-
658
CFG_VIN1A_D3_IN
vin1a_d3
-
-
-
-
2424
178
CFG_VIN1A_D4_IN
vin1a_d4
-
-
-
-
CFG_VIN1A_D19_IN
AH5
vin1a_d5
1961
927
2359
554
CFG_VIN1A_D5_IN
vin1a_d5
-
-
-
-
AG6
vin1a_d6
1909
930
2323
549
CFG_VIN1A_D6_IN
vin1a_d6
-
-
-
-
AH4
vin1a_d7
1999
901
2383
557
CFG_VIN1A_D7_IN
vin1a_d7
-
-
-
-
AG4
vin1a_d8
2040
856
2426
448
CFG_VIN1A_D8_IN
vin1a_d8
vin1b_d7
-
-
-
AG2
vin1a_d9
2133
799
2472
388
CFG_VIN1A_D9_IN
vin1a_d9
vin1b_d6
-
-
-
AD9
vin1a_de0
1842
861
2258
352
CFG_VIN1A_DE0_IN
vin1a_de0
vin1b_hsync1
-
-
-
AF9
vin1a_fld0
1968
1029
2347
622
CFG_VIN1A_FLD0_IN
vin1a_fld0
vin1b_vsync1
-
-
-
AE9
vin1a_hsync0
1871
1264
2257
881
CFG_VIN1A_HSYNC0_IN
vin1a_hsync0
vin1b_fld1
-
-
-
AF8
vin1a_vsync0
1798
1000
2243
649
CFG_VIN1A_VSYNC0_IN
vin1a_vsync0
vin1b_de1
-
-
-
AH7
vin1b_clk1
160
0
227
0
CFG_VIN1B_CLK1_IN
vin1b_clk1
-
-
-
-
E1
vin2a_clk0
0
0
0
0
CFG_VIN2A_CLK0_IN
vin2a_clk0
-
-
-
-
F2
vin2a_d0
1920
227
2180
0
CFG_VIN2A_D0_IN
vin2a_d0
-
-
-
-
F3
vin2a_d1
1957
476
2326
309
CFG_VIN2A_D1_IN
vin2a_d1
-
-
-
-
D3
vin2a_d10
1865
337
2297
110
CFG_VIN2A_D10_IN
vin2a_d10
-
-
-
-
F6
vin2a_d11
1753
19
1938
0
CFG_VIN2A_D11_IN
vin2a_d11
-
-
-
-
D5
vin2a_d12
1654
487
2135
182
CFG_VIN2A_D12_IN
vin2a_d12
-
-
-
-
C2
vin2a_d13
1927
132
2134
0
CFG_VIN2A_D13_IN
vin2a_d13
-
-
-
-
C3
vin2a_d14
1715
0
1753
0
CFG_VIN2A_D14_IN
vin2a_d14
-
-
-
-
C4
vin2a_d15
1745
381
2222
63
CFG_VIN2A_D15_IN
vin2a_d15
-
-
-
-
B2
vin2a_d16
1670
319
2137
58
CFG_VIN2A_D16_IN
vin2a_d16
-
vin2b_d7
-
-
D6
vin2a_d17
1709
409
2192
79
CFG_VIN2A_D17_IN
vin2a_d17
-
vin2b_d6
-
-
C5
vin2a_d18
2033
334
2378
21
CFG_VIN2A_D18_IN
vin2a_d18
-
vin2b_d5
-
-
A3
vin2a_d19
1957
193
2207
0
CFG_VIN2A_D19_IN
vin2a_d19
-
vin2b_d4
-
-
D1
vin2a_d2
1912
5
2057
0
CFG_VIN2A_D2_IN
vin2a_d2
-
-
-
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BAL
L
219
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-38. Manual Functions Mapping for VIP1 (continued)
BAL
L
BALL NAME
B3
VIP1_MANUAL1
VIP1_MANUAL2
CFG REGISTER
ADVANCE INFORMATION
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
vin2a_d20
1938
619
2325
388
B4
vin2a_d21
1899
546
2320
B5
vin2a_d22
1800
272
2219
A4
vin2a_d23
1807
476
E2
vin2a_d3
2095
D2
vin2a_d4
F4
vin2a_d5
C1
MUXMODE
0
1
2
3
4
CFG_VIN2A_D20_IN
vin2a_d20
-
vin2b_d3
-
-
221
CFG_VIN2A_D21_IN
vin2a_d21
-
vin2b_d2
-
-
30
CFG_VIN2A_D22_IN
vin2a_d22
-
vin2b_d1
-
-
2225
200
CFG_VIN2A_D23_IN
vin2a_d23
-
vin2b_d0
-
-
421
2440
257
CFG_VIN2A_D3_IN
vin2a_d3
-
-
-
-
2008
0
2142
0
CFG_VIN2A_D4_IN
vin2a_d4
-
-
-
-
2137
406
2455
252
CFG_VIN2A_D5_IN
vin2a_d5
-
-
-
-
vin2a_d6
1717
0
1883
0
CFG_VIN2A_D6_IN
vin2a_d6
-
-
-
-
E4
vin2a_d7
1850
171
2229
0
CFG_VIN2A_D7_IN
vin2a_d7
-
-
-
-
F5
vin2a_d8
1841
340
2250
151
CFG_VIN2A_D8_IN
vin2a_d8
-
-
-
-
E6
vin2a_d9
1836
289
2279
27
CFG_VIN2A_D9_IN
vin2a_d9
-
-
-
-
G2
vin2a_de0
1772
316
2202
0
CFG_VIN2A_DE0_IN
vin2a_de0
vin2a_fld0
vin2b_fld1
vin2b_de1
-
H7
vin2a_fld0
2117
507
2453
357
CFG_VIN2A_FLD0_IN
vin2a_fld0
-
vin2b_clk1
-
-
G1
vin2a_hsync0
1969
231
2233
0
CFG_VIN2A_HSYNC0_IN
vin2a_hsync0
-
-
vin2b_hsync1
-
G6
vin2a_vsync0
1793
110
1936
0
CFG_VIN2A_VSYNC0_IN
vin2a_vsync0
-
-
vin2b_vsync1
-
Manual IO Timings Modes must be used to guarantee some IO timings for VIP1. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-39, Manual Functions Mapping for VIP1 2B for a definition of the Manual modes.
Table 5-39 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-39. Manual Functions Mapping for VIP1 2B
BALL
BALL NAME
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
2
3
4
AC5
gpio6_10
2207
0
2288
0
CFG_GPIO6_10_IN
-
-
vin2b_hsync1
AB4
gpio6_11
2183
225
2486
77
CFG_GPIO6_11_IN
-
-
vin2b_vsync1
AD4
mmc3_clk
2262
114
2452
0
CFG_MMC3_CLK_IN
-
-
vin2b_d7
AC4
mmc3_cmd
2228
108
2425
0
CFG_MMC3_CMD_IN
-
-
vin2b_d6
AC7
mmc3_dat0
2137
170
2463
0
CFG_MMC3_DAT0_IN
-
-
vin2b_d5
AC6
mmc3_dat1
2116
154
2393
0
CFG_MMC3_DAT1_IN
-
-
vin2b_d4
AC9
mmc3_dat2
1891
0
1945
0
CFG_MMC3_DAT2_IN
-
-
vin2b_d3
AC3
mmc3_dat3
2202
197
2516
22
CFG_MMC3_DAT3_IN
-
-
vin2b_d2
AC8
mmc3_dat4
1966
0
1991
0
CFG_MMC3_DAT4_IN
-
-
vin2b_d1
220
VIP1_2B_MANUAL1
VIP1_2B_MANUAL2
CFG REGISTER
Specifications
MUXMODE
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-39. Manual Functions Mapping for VIP1 2B (continued)
BALL NAME
VIP1_2B_MANUAL1
VIP1_2B_MANUAL2
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
2
3
4
AD6
mmc3_dat5
2163
15
2361
0
CFG_MMC3_DAT5_IN
-
-
vin2b_d0
AB8
mmc3_dat6
2162
51
2319
0
CFG_MMC3_DAT6_IN
-
-
vin2b_de1
AB5
mmc3_dat7
0
0
0
0
CFG_MMC3_DAT7_IN
-
-
vin2b_clk1
B2
vin2a_d16
1175
0
1413
0
CFG_VIN2A_D16_IN
vin2b_d7
-
-
D6
vin2a_d17
1323
0
1522
0
CFG_VIN2A_D17_IN
vin2b_d6
-
-
C5
vin2a_d18
1513
0
1580
0
CFG_VIN2A_D18_IN
vin2b_d5
-
-
A3
vin2a_d19
1278
0
1396
0
CFG_VIN2A_D19_IN
vin2b_d4
-
-
B3
vin2a_d20
1676
0
1895
0
CFG_VIN2A_D20_IN
vin2b_d3
-
-
B4
vin2a_d21
1610
0
1774
0
CFG_VIN2A_D21_IN
vin2b_d2
-
-
B5
vin2a_d22
1250
0
1497
0
CFG_VIN2A_D22_IN
vin2b_d1
-
-
A4
vin2a_d23
1434
0
1643
0
CFG_VIN2A_D23_IN
vin2b_d0
-
-
G2
vin2a_de0
1539
147
1793
0
CFG_VIN2A_DE0_IN
vin2b_fld1
vin2b_de1
-
H7
vin2a_fld0
0
0
0
0
CFG_VIN2A_FLD0_IN
vin2b_clk1
-
-
G1
vin2a_hsync0
1475
0
1542
0
CFG_VIN2A_HSYNC0_IN
-
vin2b_hsync1
-
G6
vin2a_vsync0
1163
0
1218
0
CFG_VIN2A_VSYNC0_IN
-
vin2b_vsync1
-
(1) The CFG_MMC3_CLK_IN register should remain at its Default value, which is programmed automatically by hardware during the recalibration process.
Manual IO Timings Modes must be used to guarantee some IO timings for VIP2. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-40, Manual Functions Mapping for VIP2 for a definition of the Manual modes.
Table 5-40 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-40. Manual Functions Mapping for VIP2
BAL
L
BALL NAME
R6
T9
VIP2_MANUAL 1
VIP2_MANUAL2
CFG REGISTER
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
gpmc_a0
2558
565
2920
260
gpmc_a1
2421
648
2782
349
N9
gpmc_a10
2378
477
2765
P9
gpmc_a11
2409
579
2783
K7
gpmc_a19
1887
0
1735
T6
gpmc_a2
2624
893
M7
gpmc_a20
1670
J5
gpmc_a21
1925
MUXMODE
2
3
4
5
6
CFG_GPMC_A0_IN
vin3a_d16
-
vin4a_d0
-
-
CFG_GPMC_A1_IN
vin3a_d17
-
vin4a_d1
-
-
0
CFG_GPMC_A10_IN
vin3a_de0
-
-
-
-
295
CFG_GPMC_A11_IN
vin3a_fld0
-
vin4a_fld0
-
-
0
CFG_GPMC_A19_IN
-
-
vin4a_d12
-
vin3b_d0
2882
682
CFG_GPMC_A2_IN
vin3a_d18
-
vin4a_d2
-
-
0
1508
0
CFG_GPMC_A20_IN
-
-
vin4a_d13
-
vin3b_d1
0
1763
0
CFG_GPMC_A21_IN
-
-
vin4a_d14
-
vin3b_d2
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
221
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-40. Manual Functions Mapping for VIP2 (continued)
BAL
L
BALL NAME
K6
VIP2_MANUAL 1
VIP2_MANUAL2
CFG REGISTER
ADVANCE INFORMATION
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
gpmc_a22
1777
0
1631
0
J7
gpmc_a23
1716
0
1717
J4
gpmc_a24
1758
111
1756
J6
gpmc_a25
1805
0
H4
gpmc_a26
1800
H5
gpmc_a27
T7
gpmc_a3
P6
MUXMODE
2
3
4
5
6
CFG_GPMC_A22_IN
-
-
vin4a_d15
-
vin3b_d3
0
CFG_GPMC_A23_IN
-
-
vin4a_fld0
-
vin3b_d4
0
CFG_GPMC_A24_IN
-
-
-
-
vin3b_d5
1667
0
CFG_GPMC_A25_IN
-
-
-
-
vin3b_d6
54
1699
0
CFG_GPMC_A26_IN
-
-
-
-
vin3b_d7
1661
0
1540
0
CFG_GPMC_A27_IN
-
-
-
-
vin3b_hsync1
2589
902
2855
715
CFG_GPMC_A3_IN
vin3a_d19
-
vin4a_d3
-
-
gpmc_a4
2616
808
2874
597
CFG_GPMC_A4_IN
vin3a_d20
-
vin4a_d4
-
-
R9
gpmc_a5
2514
733
2842
491
CFG_GPMC_A5_IN
vin3a_d21
-
vin4a_d5
-
-
R5
gpmc_a6
2511
417
2837
146
CFG_GPMC_A6_IN
vin3a_d22
-
vin4a_d6
-
-
P5
gpmc_a7
2752
618
3035
325
CFG_GPMC_A7_IN
vin3a_d23
-
vin4a_d7
-
-
N7
gpmc_a8
2457
603
2812
203
CFG_GPMC_A8_IN
vin3a_hsync0
-
-
-
-
R4
gpmc_a9
2536
749
2857
409
CFG_GPMC_A9_IN
vin3a_vsync0
-
-
-
-
M6
gpmc_ad0
2139
232
2444
0
CFG_GPMC_AD0_IN
vin3a_d0
-
-
-
-
M2
gpmc_ad1
2429
212
2711
0
CFG_GPMC_AD1_IN
vin3a_d1
-
-
-
-
J1
gpmc_ad10
2294
337
2703
16
CFG_GPMC_AD10_IN
vin3a_d10
-
-
-
-
J2
gpmc_ad11
2184
327
2600
0
CFG_GPMC_AD11_IN
vin3a_d11
-
-
-
-
H1
gpmc_ad12
2222
182
2471
0
CFG_GPMC_AD12_IN
vin3a_d12
-
-
-
-
J3
gpmc_ad13
2179
152
2421
0
CFG_GPMC_AD13_IN
vin3a_d13
-
-
-
-
H2
gpmc_ad14
2166
16
2263
0
CFG_GPMC_AD14_IN
vin3a_d14
-
-
-
-
H3
gpmc_ad15
2191
254
2535
0
CFG_GPMC_AD15_IN
vin3a_d15
-
-
-
-
L5
gpmc_ad2
2412
314
2776
41
CFG_GPMC_AD2_IN
vin3a_d2
-
-
-
-
M1
gpmc_ad3
2249
227
2503
0
CFG_GPMC_AD3_IN
vin3a_d3
-
-
-
-
L6
gpmc_ad4
2317
256
2613
0
CFG_GPMC_AD4_IN
vin3a_d4
-
-
-
-
L4
gpmc_ad5
2254
108
2441
0
CFG_GPMC_AD5_IN
vin3a_d5
-
-
-
-
L3
gpmc_ad6
2164
279
2533
0
CFG_GPMC_AD6_IN
vin3a_d6
-
-
-
-
L2
gpmc_ad7
2278
230
2597
0
CFG_GPMC_AD7_IN
vin3a_d7
-
-
-
-
L1
gpmc_ad8
2246
449
2701
84
CFG_GPMC_AD8_IN
vin3a_d8
-
-
-
-
K2
gpmc_ad9
2222
298
2607
0
CFG_GPMC_AD9_IN
vin3a_d9
-
-
-
-
N6
gpmc_ben0
1767
0
1686
0
CFG_GPMC_BEN0_IN
-
-
-
-
vin3b_de1
M4
gpmc_ben1
1838
0
1766
0
CFG_GPMC_BEN1_IN
-
-
vin3b_clk1
-
vin3b_fld1
P7
gpmc_clk
0
0
0
0
CFG_GPMC_CLK_IN
-
-
vin4a_hsync0
vin4a_de0
vin3b_clk1
222
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-40. Manual Functions Mapping for VIP2 (continued)
BALL NAME
H6
gpmc_cs1
VIP2_MANUAL 1
VIP2_MANUAL2
CFG REGISTER
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
1611
0
1450
0
MUXMODE
2
3
4
5
6
CFG_GPMC_CS1_IN
-
-
vin4a_de0
-
vin3b_vsync1
P1
gpmc_cs3
0
0
0
0
CFG_GPMC_CS3_IN
vin3a_clk0
-
-
-
-
AF1
vin1a_d16
2152
1311
2633
790
CFG_VIN1A_D16_IN
-
-
-
-
vin3a_d0
AE3
vin1a_d17
2211
1381
2690
849
CFG_VIN1A_D17_IN
-
-
-
-
vin3a_d1
AE5
vin1a_d18
2220
1393
2669
879
CFG_VIN1A_D18_IN
-
-
-
-
vin3a_d2
AE1
vin1a_d19
2186
1418
2680
870
CFG_VIN1A_D19_IN
-
-
-
-
vin3a_d3
AE2
vin1a_d20
2183
1292
2666
707
CFG_VIN1A_D20_IN
-
-
-
-
vin3a_d4
AE6
vin1a_d21
2280
1155
2721
601
CFG_VIN1A_D21_IN
-
-
-
-
vin3a_d5
AD2
vin1a_d22
2144
1098
2664
517
CFG_VIN1A_D22_IN
-
-
-
-
vin3a_d6
AD3
vin1a_d23
2355
643
2816
0
CFG_VIN1A_D23_IN
-
-
-
-
vin3a_d7
AH7
vin1b_clk1
0
0
0
0
CFG_VIN1B_CLK1_IN
-
-
-
-
vin3a_clk0
vin3a_d8
B2
vin2a_d16
1624
239
1772
0
CFG_VIN2A_D16_IN
-
-
-
-
D6
vin2a_d17
1541
406
1838
0
CFG_VIN2A_D17_IN
-
-
-
-
vin3a_d9
C5
vin2a_d18
1942
313
2047
0
CFG_VIN2A_D18_IN
-
-
-
-
vin3a_d10
A3
vin2a_d19
1851
0
1667
0
CFG_VIN2A_D19_IN
-
-
-
-
vin3a_d11
B3
vin2a_d20
1837
430
2187
0
CFG_VIN2A_D20_IN
-
-
-
vin3a_de0
vin3a_d12
B4
vin2a_d21
1805
400
2042
0
CFG_VIN2A_D21_IN
-
-
-
vin3a_fld0
vin3a_d13
B5
vin2a_d22
1667
213
1786
0
CFG_VIN2A_D22_IN
-
-
-
vin3a_hsync0
vin3a_d14
A4
vin2a_d23
1700
408
2010
0
CFG_VIN2A_D23_IN
-
-
-
vin3a_vsync0
vin3a_d15
D11
vout1_clk
2405
379
2780
257
CFG_VOUT1_CLK_IN
-
vin4a_fld0
vin3a_fld0
-
-
F11
vout1_d0
2475
548
2806
469
CFG_VOUT1_D0_IN
-
vin4a_d16
vin3a_d16
-
-
G10
vout1_d1
2382
554
2771
418
CFG_VOUT1_D1_IN
-
vin4a_d17
vin3a_d17
-
-
D7
vout1_d10
2379
420
2784
267
CFG_VOUT1_D10_IN
-
vin4a_d10
vin3a_d10
-
-
D8
vout1_d11
2472
453
2810
367
CFG_VOUT1_D11_IN
-
vin4a_d11
vin3a_d11
-
-
A5
vout1_d12
2370
401
2777
247
CFG_VOUT1_D12_IN
-
vin4a_d12
vin3a_d12
-
-
C6
vout1_d13
2437
375
2819
229
CFG_VOUT1_D13_IN
-
vin4a_d13
vin3a_d13
-
-
C8
vout1_d14
2466
433
2785
342
CFG_VOUT1_D14_IN
-
vin4a_d14
vin3a_d14
-
-
C7
vout1_d15
2465
383
2846
255
CFG_VOUT1_D15_IN
-
vin4a_d15
vin3a_d15
-
-
B7
vout1_d16
2411
236
2733
167
CFG_VOUT1_D16_IN
-
vin4a_d0
vin3a_d0
-
-
B8
vout1_d17
2541
435
2840
379
CFG_VOUT1_D17_IN
-
vin4a_d1
vin3a_d1
-
-
A7
vout1_d18
2451
244
2761
186
CFG_VOUT1_D18_IN
-
vin4a_d2
vin3a_d2
-
-
A8
vout1_d19
2366
0
2564
0
CFG_VOUT1_D19_IN
-
vin4a_d3
vin3a_d3
-
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
223
ADVANCE INFORMATION
BAL
L
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-40. Manual Functions Mapping for VIP2 (continued)
BAL
L
BALL NAME
F10
VIP2_MANUAL 1
VIP2_MANUAL2
CFG REGISTER
ADVANCE INFORMATION
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
vout1_d2
2373
639
2740
526
C9
vout1_d20
2381
578
2758
A9
vout1_d21
2349
104
2706
B9
vout1_d22
2372
248
A10
vout1_d23
2088
G11
vout1_d3
E9
vout1_d4
F9
MUXMODE
2
3
4
5
6
CFG_VOUT1_D2_IN
-
vin4a_d18
vin3a_d18
-
-
454
CFG_VOUT1_D20_IN
-
vin4a_d4
vin3a_d4
-
-
0
CFG_VOUT1_D21_IN
-
vin4a_d5
vin3a_d5
-
-
2745
127
CFG_VOUT1_D22_IN
-
vin4a_d6
vin3a_d6
-
-
392
2608
124
CFG_VOUT1_D23_IN
-
vin4a_d7
vin3a_d7
-
-
2475
523
2771
475
CFG_VOUT1_D3_IN
-
vin4a_d19
vin3a_d19
-
-
2481
458
2772
410
CFG_VOUT1_D4_IN
-
vin4a_d20
vin3a_d20
-
-
vout1_d5
2335
451
2711
328
CFG_VOUT1_D5_IN
-
vin4a_d21
vin3a_d21
-
-
F8
vout1_d6
2485
461
2739
459
CFG_VOUT1_D6_IN
-
vin4a_d22
vin3a_d22
-
-
E7
vout1_d7
2496
514
2767
495
CFG_VOUT1_D7_IN
-
vin4a_d23
vin3a_d23
-
-
E8
vout1_d8
2459
492
2789
414
CFG_VOUT1_D8_IN
-
vin4a_d8
vin3a_d8
-
-
D9
vout1_d9
2463
532
2790
441
CFG_VOUT1_D9_IN
-
vin4a_d9
vin3a_d9
-
-
B10
vout1_de
2326
134
2713
0
CFG_VOUT1_DE_IN
-
vin4a_de0
vin3a_de0
-
-
B11
vout1_fld
0
0
0
0
CFG_VOUT1_FLD_IN
-
vin4a_clk0
vin3a_clk0
-
-
C11
vout1_hsync
2058
180
2456
0
CFG_VOUT1_HSYNC_IN
-
vin4a_hsync0
vin3a_hsync0
-
-
E11
vout1_vsync
2226
18
2332
0
CFG_VOUT1_VSYNC_IN
-
vin4a_vsync0
vin3a_vsync0
-
-
Manual IO Timings Modes must be used to guarantee some IO timings for VIP2. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-41, Manual Functions Mapping for VIP2 4A for a definition of the Manual modes.
Table 5-41 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-41. Manual Functions Mapping for VIP2 4A
BALL
BALL NAME
VIP2_4A_MANUAL1
VIP2_4A_MANUAL2
CFG REGISTER
A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps)
R6
gpmc_a0
2108
183
2229
0
MUXMODE
3
4
5
CFG_GPMC_A0_IN
-
vin4a_d0
-
T9
gpmc_a1
1977
152
2082
0
CFG_GPMC_A1_IN
-
vin4a_d1
-
P9
gpmc_a11
1973
0
1964
0
CFG_GPMC_A11_IN
-
vin4a_fld0
-
P4
gpmc_a12
0
0
0
0
CFG_GPMC_A12_IN
-
vin4a_clk0
-
R3
gpmc_a13
2042
263
2251
0
CFG_GPMC_A13_IN
-
vin4a_hsync0
-
T2
gpmc_a14
2124
726
2678
158
CFG_GPMC_A14_IN
-
vin4a_vsync0
-
U2
gpmc_a15
1922
307
2226
0
CFG_GPMC_A15_IN
-
vin4a_d8
-
U1
gpmc_a16
2082
318
2340
0
CFG_GPMC_A16_IN
-
vin4a_d9
-
224
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-41. Manual Functions Mapping for VIP2 4A (continued)
BALL NAME
VIP2_4A_MANUAL1
VIP2_4A_MANUAL2
CFG REGISTER
3
4
5
P3
gpmc_a17
1987
328
2216
0
CFG_GPMC_A17_IN
-
vin4a_d10
-
R2
gpmc_a18
1428
0
1323
0
CFG_GPMC_A18_IN
-
vin4a_d11
-
K7
gpmc_a19
1755
0
1599
0
CFG_GPMC_A19_IN
-
vin4a_d12
-
T6
gpmc_a2
2202
359
2518
0
CFG_GPMC_A2_IN
-
vin4a_d2
-
M7
gpmc_a20
1561
0
1394
0
CFG_GPMC_A20_IN
-
vin4a_d13
-
A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps)
MUXMODE
J5
gpmc_a21
1795
41
1665
0
CFG_GPMC_A21_IN
-
vin4a_d14
-
K6
gpmc_a22
1637
0
1454
0
CFG_GPMC_A22_IN
-
vin4a_d15
-
J7
gpmc_a23
1489
0
1492
0
CFG_GPMC_A23_IN
-
vin4a_fld0
-
T7
gpmc_a3
2131
389
2502
0
CFG_GPMC_A3_IN
-
vin4a_d3
-
P6
gpmc_a4
2179
275
2403
0
CFG_GPMC_A4_IN
-
vin4a_d4
-
R9
gpmc_a5
2013
281
2248
0
CFG_GPMC_A5_IN
-
vin4a_d5
-
R5
gpmc_a6
1989
0
1920
0
CFG_GPMC_A6_IN
-
vin4a_d6
-
P5
gpmc_a7
2338
106
2348
0
CFG_GPMC_A7_IN
-
vin4a_d7
N1
gpmc_advn_ale
1960
0
1927
0
CFG_GPMC_ADVN_ALE_IN
-
vin4a_vsync0
-
P7
gpmc_clk
1941
0
1901
0
CFG_GPMC_CLK_IN
-
vin4a_hsync0
vin4a_de0
H6
gpmc_cs1
1412
0
1282
0
CFG_GPMC_CS1_IN
-
vin4a_de0
-
D11
vout1_clk
2425
88
2765
20
CFG_VOUT1_CLK_IN
vin4a_fld0
-
-
F11
vout1_d0
2460
555
2772
515
CFG_VOUT1_D0_IN
vin4a_d16
-
-
G10
vout1_d1
2307
500
2725
354
CFG_VOUT1_D1_IN
vin4a_d17
-
-
D7
vout1_d10
2367
275
2755
160
CFG_VOUT1_D10_IN
vin4a_d10
-
-
D8
vout1_d11
2480
337
2788
301
CFG_VOUT1_D11_IN
vin4a_d11
-
-
A5
vout1_d12
2344
290
2744
162
CFG_VOUT1_D12_IN
vin4a_d12
-
-
C6
vout1_d13
2381
184
2779
56
CFG_VOUT1_D13_IN
vin4a_d13
-
-
C8
vout1_d14
2459
533
2752
512
CFG_VOUT1_D14_IN
vin4a_d14
-
-
C7
vout1_d15
2386
263
2811
111
CFG_VOUT1_D15_IN
vin4a_d15
-
-
B7
vout1_d16
2378
197
2705
142
CFG_VOUT1_D16_IN
vin4a_d0
-
-
B8
vout1_d17
2538
171
2837
133
CFG_VOUT1_D17_IN
vin4a_d1
-
-
A7
vout1_d18
2433
69
2749
25
CFG_VOUT1_D18_IN
vin4a_d2
-
-
A8
vout1_d19
2158
0
2412
0
CFG_VOUT1_D19_IN
vin4a_d3
-
-
F10
vout1_d2
2401
291
2753
211
CFG_VOUT1_D2_IN
vin4a_d18
-
-
C9
vout1_d20
2361
401
2741
295
CFG_VOUT1_D20_IN
vin4a_d4
-
-
A9
vout1_d21
2181
0
2454
0
CFG_VOUT1_D21_IN
vin4a_d5
-
-
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
BALL
225
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-41. Manual Functions Mapping for VIP2 4A (continued)
BALL
BALL NAME
VIP2_4A_MANUAL1
VIP2_4A_MANUAL2
CFG REGISTER
MUXMODE
3
4
5
B9
vout1_d22
2276
0
2548
0
CFG_VOUT1_D22_IN
vin4a_d6
-
-
A10
vout1_d23
2070
274
2591
26
CFG_VOUT1_D23_IN
vin4a_d7
-
-
G11
vout1_d3
2419
403
2749
341
CFG_VOUT1_D3_IN
vin4a_d19
-
-
E9
vout1_d4
2465
311
2754
294
CFG_VOUT1_D4_IN
vin4a_d20
-
-
F9
vout1_d5
2306
319
2696
201
CFG_VOUT1_D5_IN
vin4a_d21
-
-
A_DELAY (ps) G_DELAY (ps) A_DELAY (ps) G_DELAY (ps)
ADVANCE INFORMATION
F8
vout1_d6
2450
312
2716
318
CFG_VOUT1_D6_IN
vin4a_d22
-
-
E7
vout1_d7
2477
403
2747
405
CFG_VOUT1_D7_IN
vin4a_d23
-
-
E8
vout1_d8
2407
425
2744
360
CFG_VOUT1_D8_IN
vin4a_d8
-
-
D9
vout1_d9
2512
277
2783
278
CFG_VOUT1_D9_IN
vin4a_d9
-
-
B10
vout1_de
2266
36
2576
0
CFG_VOUT1_DE_IN
vin4a_de0
-
-
B11
vout1_fld
0
0
0
0
CFG_VOUT1_FLD_IN
vin4a_clk0
-
-
C11
vout1_hsync
2016
50
2300
0
CFG_VOUT1_HSYNC_IN
vin4a_hsync0
-
-
E11
vout1_vsync
1953
0
2088
0
CFG_VOUT1_VSYNC_IN
vin4a_vsync0
-
-
Manual IO Timings Modes must be used to guarantee some IO timings for VIP2. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-42, Manual Functions Mapping for VIP2 4A IOSET3 for a definition of the Manual modes.
Table 5-42 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-42. Manual Functions Mapping for VIP2 4A IOSET3
BALL
BALL NAME
VIP2_4A_IOSET3_MANUAL1
VIP2_4A_IOSET3_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
8
E21
gpio6_14
599
0
901
0
CFG_GPIO6_14_IN
vin4a_hsync0
F20
gpio6_15
1291
0
1593
0
CFG_GPIO6_15_IN
vin4a_vsync0
F21
gpio6_16
926
0
1228
0
CFG_GPIO6_16_IN
vin4a_fld0
B14
mcasp1_aclkr
1768
0
2071
0
CFG_MCASP1_ACLKR_IN
vin4a_d0
G13
mcasp1_axr2
2326
851
2737
792
CFG_MCASP1_AXR2_IN
vin4a_d2
J11
mcasp1_axr3
2406
562
2858
434
CFG_MCASP1_AXR3_IN
vin4a_d3
E12
mcasp1_axr4
2219
678
2742
464
CFG_MCASP1_AXR4_IN
vin4a_d4
F13
mcasp1_axr5
2226
676
2728
517
CFG_MCASP1_AXR5_IN
vin4a_d5
C12
mcasp1_axr6
2265
510
2806
271
CFG_MCASP1_AXR6_IN
vin4a_d6
D12
mcasp1_axr7
2302
781
2708
726
CFG_MCASP1_AXR7_IN
vin4a_d7
J14
mcasp1_fsr
1901
184
2386
0
CFG_MCASP1_FSR_IN
vin4a_d1
226
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-42. Manual Functions Mapping for VIP2 4A IOSET3 (continued)
BALL NAME
VIP2_4A_IOSET3_MANUAL1
VIP2_4A_IOSET3_MANUAL2
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
E15
mcasp2_aclkr
1555
0
1857
0
CFG_MCASP2_ACLKR_IN
vin4a_d8
B15
mcasp2_axr0
1790
658
2407
343
CFG_MCASP2_AXR0_IN
vin4a_d10
8
A15
mcasp2_axr1
1939
279
2527
0
CFG_MCASP2_AXR1_IN
vin4a_d11
D15
mcasp2_axr4
1924
369
2541
53
CFG_MCASP2_AXR4_IN
vin4a_d12
B16
mcasp2_axr5
1719
400
2337
84
CFG_MCASP2_AXR5_IN
vin4a_d13
B17
mcasp2_axr6
1116
0
1418
0
CFG_MCASP2_AXR6_IN
vin4a_d14
A17
mcasp2_axr7
1477
362
2094
47
CFG_MCASP2_AXR7_IN
vin4a_d15
A20
mcasp2_fsr
1521
8
1830
0
CFG_MCASP2_FSR_IN
vin4a_d9
C18
mcasp4_aclkx
1258
0
1418
0
CFG_MCASP4_ACLKX_IN
vin4a_d16
G16
mcasp4_axr0
2334
227
2813
26
CFG_MCASP4_AXR0_IN
vin4a_d18
D17
mcasp4_axr1
2334
529
2777
437
CFG_MCASP4_AXR1_IN
vin4a_d19
A21
mcasp4_fsx
2293
0
2570
0
CFG_MCASP4_FSX_IN
vin4a_d17
AA3
mcasp5_aclkx
3053
2527
3352
2409
CFG_MCASP5_ACLKX_IN
vin4a_d20
AB3
mcasp5_axr0
3058
3254
3315
3285
CFG_MCASP5_AXR0_IN
vin4a_d22
AA4
mcasp5_axr1
3090
3358
3331
3446
CFG_MCASP5_AXR1_IN
vin4a_d23
AB9
mcasp5_fsx
3060
2699
3329
2686
CFG_MCASP5_FSX_IN
vin4a_d21
B26
xref_clk2
0
0
0
0
CFG_XREF_CLK2_IN
vin4a_clk0
C23
xref_clk3
962
0
1265
0
CFG_XREF_CLK3_IN
vin4a_de0
Manual IO Timings Modes must be used to guarantee some IO timings for VIP2. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-43, Manual Functions Mapping for VIP2 4B for a definition of the Manual modes.
Table 5-43 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-43. Manual Functions Mapping for VIP2 4B
BALL
BALL NAME
VIP2_4B_MANUAL1
VIP2_4B_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
5
6
vin4b_d0
R6
gpmc_a0
2199
621
2416
398
CFG_GPMC_A0_IN
-
T9
gpmc_a1
1989
612
2267
323
CFG_GPMC_A1_IN
-
vin4b_d1
N9
gpmc_a10
0
0
0
0
CFG_GPMC_A10_IN
-
vin4b_clk1
P9
gpmc_a11
2133
859
2303
720
CFG_GPMC_A11_IN
-
vin4b_de1
P4
gpmc_a12
2258
562
2399
393
CFG_GPMC_A12_IN
-
vin4b_fld1
T6
gpmc_a2
2218
912
2365
720
CFG_GPMC_A2_IN
-
vin4b_d2
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
227
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-43. Manual Functions Mapping for VIP2 4B (continued)
ADVANCE INFORMATION
BALL
BALL NAME
VIP2_4B_MANUAL1
VIP2_4B_MANUAL2
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
5
6
T7
gpmc_a3
2168
963
2341
781
CFG_GPMC_A3_IN
-
vin4b_d3
P6
gpmc_a4
2196
813
2362
594
CFG_GPMC_A4_IN
-
vin4b_d4
R9
gpmc_a5
2082
782
2329
525
CFG_GPMC_A5_IN
-
vin4b_d5
R5
gpmc_a6
2098
407
2320
171
CFG_GPMC_A6_IN
-
vin4b_d6
P5
gpmc_a7
2343
585
2522
305
CFG_GPMC_A7_IN
-
vin4b_d7
N7
gpmc_a8
2030
685
2290
284
CFG_GPMC_A8_IN
-
vin4b_hsync1
R4
gpmc_a9
2116
832
2335
548
CFG_GPMC_A9_IN
-
vin4b_vsync1
U4
mdio_d
1860
189
2164
0
CFG_MDIO_D_IN
vin4b_d0
-
V1
mdio_mclk
0
0
0
0
CFG_MDIO_MCLK_IN
vin4b_clk1
-
U5
rgmii0_rxc
1965
550
2306
279
CFG_RGMII0_RXC_IN
vin4b_d5
-
V5
rgmii0_rxctl
1911
605
2235
369
CFG_RGMII0_RXCTL_IN
vin4b_d6
-
W2
rgmii0_rxd0
1954
304
2294
26
CFG_RGMII0_RXD0_IN
vin4b_fld1
-
V4
rgmii0_rxd3
1925
835
2252
613
CFG_RGMII0_RXD3_IN
vin4b_d7
-
W9
rgmii0_txc
1937
849
2291
633
CFG_RGMII0_TXC_IN
vin4b_d3
-
V9
rgmii0_txctl
1997
872
2272
744
CFG_RGMII0_TXCTL_IN
vin4b_d4
-
V6
rgmii0_txd1
1989
771
2264
643
CFG_RGMII0_TXD1_IN
vin4b_vsync1
-
U7
rgmii0_txd2
1788
682
2193
334
CFG_RGMII0_TXD2_IN
vin4b_hsync1
-
V7
rgmii0_txd3
2091
591
2345
411
CFG_RGMII0_TXD3_IN
vin4b_de1
-
V2
uart3_rxd
1711
0
1699
0
CFG_UART3_RXD_IN
vin4b_d1
-
Y1
uart3_txd
1830
318
2176
0
CFG_UART3_TXD_IN
vin4b_d2
-
Manual IO Timings Modes must be used to guarantee some IO timings for VIP2. See Table 5-33, Modes Summary for a list of IO timings requiring
the use of Manual IO Timings Modes. See Table 5-44, Manual Functions Mapping for VIP2 3B IOSET2 for a definition of the Manual modes.
Table 5-44 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-44. Manual Functions Mapping for VIP2 3B IOSET2
BALL
BALL NAME
VIP2_3B_IOSET2_MANUAL1
VIP2_3B_IOSET2_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
4
6
K7
gpmc_a19
1801
826
2145
501
CFG_GPMC_A19_IN
-
vin3b_d0
M7
gpmc_a20
1706
697
2037
373
CFG_GPMC_A20_IN
-
vin3b_d1
J5
gpmc_a21
1767
937
2101
612
CFG_GPMC_A21_IN
-
vin3b_d2
K6
gpmc_a22
1678
895
1998
584
CFG_GPMC_A22_IN
-
vin3b_d3
228
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-44. Manual Functions Mapping for VIP2 3B IOSET2 (continued)
BALL NAME
VIP2_3B_IOSET2_MANUAL1
VIP2_3B_IOSET2_MANUAL2
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
4
6
J7
gpmc_a23
1680
769
2016
619
CFG_GPMC_A23_IN
-
vin3b_d4
J4
gpmc_a24
1585
1015
1931
690
CFG_GPMC_A24_IN
-
vin3b_d5
vin3b_d6
J6
gpmc_a25
1643
893
2001
531
CFG_GPMC_A25_IN
-
H4
gpmc_a26
1627
958
1978
586
CFG_GPMC_A26_IN
-
vin3b_d7
H5
gpmc_a27
1709
686
2036
412
CFG_GPMC_A27_IN
-
vin3b_hsync1
vin3b_de1
N6
gpmc_ben0
1993
579
2297
340
CFG_GPMC_BEN0_IN
-
M4
gpmc_ben1
0
0
0
0
CFG_GPMC_BEN1_IN
vin3b_clk1
vin3b_fld1
H6
gpmc_cs1
1492
850
1829
486
CFG_GPMC_CS1_IN
-
vin3b_vsync1
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
229
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5.10.6.4 DSS
Three Display Parallel Interfaces (DPI) channels are available in DSS named DPI Video Output 1, DPI
Video Output 2 and DPI Video Output 3.
NOTE
The DPI Video Output i (i = 1 to 3) interface is also referred to as VOUTi.
Every VOUT interface consists of:
• 24-bit data bus (data[23:0])
• Horizontal synchronization signal (HSYNC)
• Vertical synchronization signal (VSYNC)
• Data enable (DE)
• Field ID (FID)
• Pixel clock (CLK)
ADVANCE INFORMATION
NOTE
For more information, see chapter Display Subsystem of the Device TRM.
CAUTION
The IO timings provided in this section are only valid if signals within a single
IOSET are used. The IOSETs are defined in the Table 5-49 and Table 5-50.
CAUTION
The IO Timings provided in this section are only valid for some DSS usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
CAUTION
All pads/balls configured as vouti_* signals are recommended to use slow slew
rate by setting the corresponding CTRL_CORE_PAD_*[SLEWCONTROL]
register field to SLOW (0b1). FAST slew setting is allowed, but results in faster
edge rates on the VOUTn bus, higher power/ground noise, and higher EMI
emissions compared to SLOW slew rate.
Table 5-45, Table 5-46 and Figure 5-22 assume testing over the recommended operating conditions and
electrical characteristic conditions.
Table 5-45. DPI Video Output i (i = 1..3) Default Switching Characteristics
NO.
PARAMETER
DESCRIPTION
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
D2
tw(clkL)
D3
tw(clkH)
230
MODE
MIN
MAX
UNIT
(2)
ns
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
ns
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
ns
Specifications
11.76
(1)
(1)
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-45. DPI Video Output i (i = 1..3) Default Switching Characteristics (continued)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
D5
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to output
data vouti_d[23:0] valid
MODE
-2.5
2.5
UNIT
ns
D6
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to output
control signals vouti_vsync, vouti_hsync, vouti_de, and
vouti_fld valid
-2.5
2.5
ns
(1) P = output vouti_clk period in ns.
(2) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. See Application Note SPRAC62 for additional guidance.
Table 5-46. DPI Video Output i (i = 1..3) Alternate Switching Characteristics
PARAMETER
DESCRIPTION
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
MODE
6.06
MIN
(2)
MAX
ns
D2
tw(clkL)
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
ns
D3
tw(clkH)
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
ns
D5
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to output
data vouti_d[23:0] valid
1.51
4.55
ns
D6
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to output
control signals vouti_vsync, vouti_hsync, vouti_de, and
vouti_fld valid
1.51
4.55
ns
(1)
(1)
UNIT
(1) P = output vouti_clk period in ns.
(2) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. See Application Note SPRAC62 for additional guidance.
Table 5-47. DPI Video Output i (i = 1..3) MANUAL3 Switching Characteristics
NO.
PARAMETER
DESCRIPTION
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
MODE
6.06
MIN
(2)
MAX
ns
D2
tw(clkL)
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
ns
D3
tw(clkH)
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
ns
D5
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to output
data vouti_d[23:0] valid
2.85
5.56
ns
D6
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to output
control signals vouti_vsync, vouti_hsync, vouti_de, and
vouti_fld valid
2.85
5.56
ns
(1)
(1)
UNIT
(1) P = output vouti_clk period in ns.
(2) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. See Application Note SPRAC62 for additional guidance.
Table 5-48. DPI Video Output i (i = 1..3) MANUAL4 Switching Characteristics
NO.
PARAMETER
DESCRIPTION
D1
tc(clk)
Cycle time, output pixel clock vouti_clk
MODE
6.06
MIN
(2)
MAX
ns
D2
tw(clkL)
Pulse duration, output pixel clock vouti_clk low
P*0.5-1
ns
D3
tw(clkH)
Pulse duration, output pixel clock vouti_clk high
P*0.5-1
ns
D5
td(clk-ctlV)
Delay time, output pixel clock vouti_clk transition to output
data vouti_d[23:0] valid
3.55
6.61
ns
D6
td(clk-dV)
Delay time, output pixel clock vouti_clk transition to output
control signals vouti_vsync, vouti_hsync, vouti_de, and
vouti_fld valid
3.55
6.61
ns
(1)
(1)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
231
ADVANCE INFORMATION
NO.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) P = output vouti_clk period in ns.
(2) SERDES transceivers may be sensitive to the jitter profile of vouti_clk. See Application Note SPRAC62 for additional guidance.
D2
D1
D3
D4
Falling-edge Clock Reference
vouti_clk
D6
Rising-edge Clock Reference
vouti_clk
vouti_vsync
D6
vouti_hsync
D5
ADVANCE INFORMATION
vouti_d[23:0]
data_1 data_2
data_n
D6
vouti_de
D6
vouti_fld
even
odd
SWPS049-018
(1)(2)(3)
Figure 5-22. DPI Video Output
(1) The configuration of assertion of the data can be programmed on the falling or rising edge of the pixel clock.
(2) The polarity and the pulse width of vouti_hsync and vouti_vsync are programmable, refer to section DSS of the Device TRM.
(3) The vouti_clk frequency can be configured, refer to section DSS of the Device TRM.
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-33 and described in chapter Control
Module of the Device TRM.
In Table 5-49 are presented the specific groupings of signals (IOSET) for use with VOUT2.
Table 5-49. VOUT2 IOSETs
SIGNALS
232
IOSET1
IOSET2
BALL
MUX
BALL
MUX
vout2_d23
F2
4
AA4
6
vout2_d22
F3
4
AB3
6
vout2_d21
D1
4
AB9
6
vout2_d20
E2
4
AA3
6
vout2_d19
D2
4
D17
6
vout2_d18
F4
4
G16
6
vout2_d17
C1
4
A21
6
vout2_d16
E4
4
C18
6
vout2_d15
F5
4
A17
6
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-49. VOUT2 IOSETs (continued)
IOSET1
IOSET2
BALL
MUX
BALL
MUX
vout2_d14
E6
4
B17
6
vout2_d13
D3
4
B16
6
vout2_d12
F6
4
D15
6
vout2_d11
D5
4
A15
6
vout2_d10
C2
4
B15
6
vout2_d9
C3
4
A20
6
vout2_d8
C4
4
E15
6
vout2_d7
B2
4
D12
6
vout2_d6
D6
4
C12
6
vout2_d5
C5
4
F13
6
vout2_d4
A3
4
E12
6
vout2_d3
B3
4
J11
6
vout2_d2
B4
4
G13
6
vout2_d1
B5
4
J14
6
vout2_d0
A4
4
B14
6
vout2_vsync
G6
4
F20
6
vout2_hsync
G1
4
E21
6
vout2_clk
H7
4
B26
6
vout2_fld
E1
4
F21
6
vout2_de
G2
4
C23
6
ADVANCE INFORMATION
SIGNALS
In Table 5-50 are presented the specific groupings of signals (IOSET) for use with VOUT3.
Table 5-50. VOUT3 IOSETs
SIGNALS
IOSET1
IOSET2
IOSET3
BALL
MUX
BALL
MUX
BALL
vout3_d23
P5
3
AE8
4
MUX
vout3_d22
R5
3
AD8
4
vout3_d21
R9
3
AG7
4
vout3_d20
P6
3
AH6
4
vout3_d19
T7
3
AH3
4
vout3_d18
T6
3
AH5
4
vout3_d17
T9
3
AG6
4
AD9
3
vout3_d16
R6
3
vout3_d15
H3
3
AH4
4
AG8
3
AG4
4
AG4
vout3_d14
H2
3
4
AG2
4
AG2
vout3_d13
J3
4
3
AG3
4
AG3
4
vout3_d12
vout3_d11
H1
3
AG5
4
AG5
4
J2
3
AF2
4
AF2
4
vout3_d10
J1
3
AF6
4
AF6
4
vout3_d9
K2
3
AF3
4
AF3
4
vout3_d8
L1
3
AF4
4
AF4
4
vout3_d7
L2
3
AF1
4
AE8
3
vout3_d6
L3
3
AE3
4
AD8
3
vout3_d5
L4
3
AE5
4
AG7
3
vout3_d4
L6
3
AE1
4
AH6
3
vout3_d3
M1
3
AE2
4
AH3
3
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
233
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-50. VOUT3 IOSETs (continued)
SIGNALS
IOSET1
IOSET2
BALL
MUX
vout3_d2
L5
vout3_d1
M2
vout3_d0
IOSET3
BALL
MUX
BALL
MUX
3
AE6
3
AD2
4
AH5
3
4
AG6
M6
3
3
AD3
4
AH4
3
vout3_de
N9
3
AD9
4
vout3_vsync
R4
3
AF8
4
AF8
4
vout3_clk
P1
3
AF9
4
AF9
4
vout3_hsync
N7
3
AE9
4
AE9
4
vout3_fld
P9
3
AG8
4
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
ADVANCE INFORMATION
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for VOUT1. See Table 5-33,
Modes Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-51,
Manual Functions Mapping for DSS VOUT1 for a definition of the Manual modes.
Table 5-51 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
234
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-51. Manual Functions Mapping for DSS VOUT1
BALL NAME
VOUT1_MANUAL1
VOUT1_MANUAL2
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
VOUT1_MANUAL3
A_DELAY
(ps)
G_DELAY
(ps)
VOUT1_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
0
D11
vout1_clk
0
29
1281
497
0
0
0
0
CFG_VOUT1_CLK_OUT
vout1_clk
F11
vout1_d0
1878
0
379
0
3126
0
4185
0
CFG_VOUT1_D0_OUT
vout1_d0
G10
vout1_d1
1978
0
475
0
3226
0
4284
0
CFG_VOUT1_D1_OUT
vout1_d1
D7
vout1_d10
1943
0
441
0
3191
0
4249
0
CFG_VOUT1_D10_OUT
vout1_d10
D8
vout1_d11
1964
0
461
0
3212
0
4271
0
CFG_VOUT1_D11_OUT
vout1_d11
A5
vout1_d12
2726
0
1189
0
3974
0
5033
0
CFG_VOUT1_D12_OUT
vout1_d12
C6
vout1_d13
1807
0
312
0
3055
0
4114
0
CFG_VOUT1_D13_OUT
vout1_d13
C8
vout1_d14
1793
0
298
0
3041
0
4099
0
CFG_VOUT1_D14_OUT
vout1_d14
C7
vout1_d15
1778
0
284
0
3026
0
4085
0
CFG_VOUT1_D15_OUT
vout1_d15
B7
vout1_d16
1652
0
152
0
2887
0
3946
0
CFG_VOUT1_D16_OUT
vout1_d16
B8
vout1_d17
1706
0
216
0
2954
0
4013
0
CFG_VOUT1_D17_OUT
vout1_d17
A7
vout1_d18
1908
0
408
0
3156
0
4215
0
CFG_VOUT1_D18_OUT
vout1_d18
A8
vout1_d19
2024
0
519
0
3272
0
4330
0
CFG_VOUT1_D19_OUT
vout1_d19
F10
vout1_d2
1757
0
264
0
3005
0
4064
0
CFG_VOUT1_D2_OUT
vout1_d2
C9
vout1_d20
1811
0
316
0
3059
0
4118
0
CFG_VOUT1_D20_OUT
vout1_d20
A9
vout1_d21
1640
0
59
0
2814
0
3850
0
CFG_VOUT1_D21_OUT
vout1_d21
B9
vout1_d22
1712
0
221
0
2960
0
4019
0
CFG_VOUT1_D22_OUT
vout1_d22
A10
vout1_d23
1581
0
96
0
2829
0
3888
0
CFG_VOUT1_D23_OUT
vout1_d23
G11
vout1_d3
1921
0
421
0
3169
0
4228
0
CFG_VOUT1_D3_OUT
vout1_d3
E9
vout1_d4
2797
0
1257
0
4045
0
5104
0
CFG_VOUT1_D4_OUT
vout1_d4
F9
vout1_d5
1933
0
432
0
3181
0
4240
0
CFG_VOUT1_D5_OUT
vout1_d5
F8
vout1_d6
1937
0
436
0
3185
0
4244
0
CFG_VOUT1_D6_OUT
vout1_d6
E7
vout1_d7
1941
0
440
0
3189
0
4248
0
CFG_VOUT1_D7_OUT
vout1_d7
E8
vout1_d8
1701
0
81
100
2918
0
3977
0
CFG_VOUT1_D8_OUT
vout1_d8
D9
vout1_d9
1973
0
471
0
3221
0
4280
0
CFG_VOUT1_D9_OUT
vout1_d9
B10
vout1_de
1573
0
0
0
2747
0
3725
0
CFG_VOUT1_DE_OUT
vout1_de
B11
vout1_fld
1809
0
224
0
2983
0
4004
0
CFG_VOUT1_FLD_OUT
vout1_fld
C11
vout1_hsync
1514
0
0
0
2688
0
3666
0
CFG_VOUT1_HSYNC_OUT
vout1_hsync
E11
vout1_vsync
2316
0
815
0
3564
0
4623
0
CFG_VOUT1_VSYNC_OUT
vout1_vsync
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
235
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Manual IO Timings Modes must be used to guarantee some IO timings for VOUT2. See Table 5-33, Modes Summary for a list of IO timings
requiring the use of Manual IO Timings Modes. See Table 5-52, Manual Functions Mapping for DSS VOUT2 IOSET1 for a definition of the Manual
modes.
Table 5-52 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-52. Manual Functions Mapping for DSS VOUT2 IOSET1
BALL
BALL NAME
VOUT2_IOSET1
_MANUAL1
VOUT2_IOSET1
_MANUAL2
VOUT2_IOSET1
_MANUAL3
VOUT2_IOSET1
_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
4
ADVANCE INFORMATION
E1
vin2a_clk0
2587
0
1178
0
3748
0
4694
0
CFG_VIN2A_CLK0_OUT
vout2_fld
F2
vin2a_d0
2199
0
449
337
3360
0
4306
0
CFG_VIN2A_D0_OUT
vout2_d23
F3
vin2a_d1
2141
0
731
0
3302
0
4248
0
CFG_VIN2A_D1_OUT
vout2_d22
D3
vin2a_d10
1649
0
261
0
2810
0
3756
0
CFG_VIN2A_D10_OUT
vout2_d13
F6
vin2a_d11
2010
0
425
181
3171
0
4117
0
CFG_VIN2A_D11_OUT
vout2_d12
D5
vin2a_d12
2887
291
1649
73
3864
475
4680
605
CFG_VIN2A_D12_OUT
vout2_d11
C2
vin2a_d13
2835
363
1594
148
3812
548
4629
677
CFG_VIN2A_D13_OUT
vout2_d10
C3
vin2a_d14
2711
364
1456
167
3688
548
4504
678
CFG_VIN2A_D14_OUT
vout2_d9
C4
vin2a_d15
2862
128
1542
0
3839
312
4656
441
CFG_VIN2A_D15_OUT
vout2_d8
B2
vin2a_d16
2946
56
1554
0
3923
240
4740
370
CFG_VIN2A_D16_OUT
vout2_d7
D6
vin2a_d17
2826
130
1510
0
3803
314
4620
444
CFG_VIN2A_D17_OUT
vout2_d6
C5
vin2a_d18
2022
0
617
0
3183
0
4129
0
CFG_VIN2A_D18_OUT
vout2_d5
A3
vin2a_d19
1826
0
430
0
2987
0
3933
0
CFG_VIN2A_D19_OUT
vout2_d4
D1
vin2a_d2
1973
0
571
0
3134
0
4080
0
CFG_VIN2A_D2_OUT
vout2_d21
B3
vin2a_d20
1514
0
110
0
2668
0
3618
0
CFG_VIN2A_D20_OUT
vout2_d3
B4
vin2a_d21
1454
0
36
0
2608
0
3558
0
CFG_VIN2A_D21_OUT
vout2_d2
B5
vin2a_d22
1432
0
0
0
2586
0
3536
0
CFG_VIN2A_D22_OUT
vout2_d1
A4
vin2a_d23
1452
0
20
0
2606
0
3556
0
CFG_VIN2A_D23_OUT
vout2_d0
E2
vin2a_d3
2007
0
603
0
3168
0
4114
0
CFG_VIN2A_D3_OUT
vout2_d20
D2
vin2a_d4
2806
0
1366
0
3967
0
4913
0
CFG_VIN2A_D4_OUT
vout2_d19
F4
vin2a_d5
2322
0
904
0
3483
0
4429
0
CFG_VIN2A_D5_OUT
vout2_d18
C1
vin2a_d6
2067
0
660
0
3228
0
4174
0
CFG_VIN2A_D6_OUT
vout2_d17
E4
vin2a_d7
1940
0
539
0
3101
0
4047
0
CFG_VIN2A_D7_OUT
vout2_d16
F5
vin2a_d8
1752
0
359
0
2913
0
3859
0
CFG_VIN2A_D8_OUT
vout2_d15
E6
vin2a_d9
1631
0
46
198
2792
0
3738
0
CFG_VIN2A_D9_OUT
vout2_d14
G2
vin2a_de0
2136
0
726
0
3297
0
4243
0
CFG_VIN2A_DE0_OUT
vout2_de
236
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-52. Manual Functions Mapping for DSS VOUT2 IOSET1 (continued)
BALL NAME
VOUT2_IOSET1
_MANUAL1
VOUT2_IOSET1
_MANUAL2
VOUT2_IOSET1
_MANUAL3
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
VOUT2_IOSET1
_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
A_DELAY
(ps)
G_DELAY
(ps)
MUXMODE
4
H7
vin2a_fld0
0
274
1409
698
0
161
0
55
CFG_VIN2A_FLD0_OUT
vout2_clk
G1
vin2a_hsync0
2610
0
1200
0
3771
0
4717
0
CFG_VIN2A_HSYNC0_OUT
vout2_hsync
G6
vin2a_vsync0
2214
0
822
0
3375
0
4321
0
CFG_VIN2A_VSYNC0_OUT
vout2_vsync
Manual IO Timings Modes must be used to guarantee some IO timings for VOUT2. See Table 5-33, Modes Summary for a list of IO timings
requiring the use of Manual IO Timings Modes. See Table 5-53, Manual Functions Mapping for DSS VOUT2 IOSET2 for a definition of the Manual
modes.
Table 5-53 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-53. Manual Functions Mapping for DSS VOUT2 IOSET2
BAL
L
BALL NAME
VOUT2_IOSET2
_MANUAL1
VOUT2_IOSET2
_MANUAL2
VOUT2_IOSET2
_MANUAL3
VOUT2_IOSET2
_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
6
E21
gpio6_14
1193
0
274
0
2474
0
3298
0
CFG_GPIO6_14_OUT
vout2_hsync
F20
gpio6_15
1006
0
27
0
2226
0
3039
0
CFG_GPIO6_15_OUT
vout2_vsync
F21
gpio6_16
921
0
0
0
2141
0
2955
0
CFG_GPIO6_16_OUT
vout2_fld
B14
mcasp1_aclkr
3224
0
2192
0
4505
0
5328
0
CFG_MCASP1_ACLKR_OUT
vout2_d0
G13
mcasp1_axr2
2197
0
1211
0
3478
0
4302
0
CFG_MCASP1_AXR2_OUT
vout2_d2
J11
mcasp1_axr3
1989
0
1013
0
3271
0
4094
0
CFG_MCASP1_AXR3_OUT
vout2_d3
E12
mcasp1_axr4
2452
0
1455
0
3733
0
4557
0
CFG_MCASP1_AXR4_OUT
vout2_d4
F13
mcasp1_axr5
2507
0
1507
0
3788
0
4612
0
CFG_MCASP1_AXR5_OUT
vout2_d5
C12
mcasp1_axr6
2212
0
1225
0
3493
0
4316
0
CFG_MCASP1_AXR6_OUT
vout2_d6
D12
mcasp1_axr7
2204
0
1218
0
3485
0
4309
0
CFG_MCASP1_AXR7_OUT
vout2_d7
J14
mcasp1_fsr
1933
0
959
0
3214
0
4037
0
CFG_MCASP1_FSR_OUT
vout2_d1
E15
mcasp2_aclkr
3074
0
2048
0
4355
0
5178
0
CFG_MCASP2_ACLKR_OUT
vout2_d8
B15
mcasp2_axr0
1798
0
830
0
3080
0
3903
0
CFG_MCASP2_AXR0_OUT
vout2_d10
A15
mcasp2_axr1
2031
0
542
510
3312
0
4135
0
CFG_MCASP2_AXR1_OUT
vout2_d11
D15
mcasp2_axr4
2050
0
1071
0
3331
0
4155
0
CFG_MCASP2_AXR4_OUT
vout2_d12
B16
mcasp2_axr5
1627
0
667
0
2908
0
3732
0
CFG_MCASP2_AXR5_OUT
vout2_d13
B17
mcasp2_axr6
2924
0
1905
0
4205
0
5028
0
CFG_MCASP2_AXR6_OUT
vout2_d14
A17
mcasp2_axr7
1555
0
598
0
2836
0
3660
0
CFG_MCASP2_AXR7_OUT
vout2_d15
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
237
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-53. Manual Functions Mapping for DSS VOUT2 IOSET2 (continued)
BAL
L
BALL NAME
VOUT2_IOSET2
_MANUAL1
A_DELAY
(ps)
G_DELAY
(ps)
VOUT2_IOSET2
_MANUAL2
VOUT2_IOSET2
_MANUAL3
VOUT2_IOSET2
_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
6
A20
mcasp2_fsr
1689
0
188
539
2971
0
3794
0
CFG_MCASP2_FSR_OUT
vout2_d9
C18
mcasp4_aclkx
2607
0
1603
0
3889
0
4712
0
CFG_MCASP4_ACLKX_OUT
vout2_d16
G16
mcasp4_axr0
1690
0
727
0
2971
0
3795
0
CFG_MCASP4_AXR0_OUT
vout2_d18
D17
mcasp4_axr1
1408
0
457
0
2689
0
3512
0
CFG_MCASP4_AXR1_OUT
vout2_d19
ADVANCE INFORMATION
A21
mcasp4_fsx
1564
0
606
0
2845
0
3668
0
CFG_MCASP4_FSX_OUT
vout2_d17
AA3
mcasp5_aclkx
4355
1633
3732
1100
5399
1869
6062
2030
CFG_MCASP5_ACLKX_OUT
vout2_d20
AB3
mcasp5_axr0
4307
1362
3675
853
5352
1599
6014
1759
CFG_MCASP5_AXR0_OUT
vout2_d22
AA4
mcasp5_axr1
4276
971
3633
492
5321
1208
5984
1369
CFG_MCASP5_AXR1_OUT
vout2_d23
AB9
mcasp5_fsx
4272
981
3628
503
5317
1217
5980
1378
CFG_MCASP5_FSX_OUT
vout2_d21
B26
xref_clk2
0
51
2016
507
0
0
0
0
CFG_XREF_CLK2_OUT
vout2_clk
C23
xref_clk3
2331
0
1339
0
3612
0
4436
0
CFG_XREF_CLK3_OUT
vout2_de
Manual IO Timings Modes must be used to guarantee some IO timings for VOUT3. See Table 5-33, Modes Summary for a list of IO timings
requiring the use of Manual IO Timings Modes. See Table 5-54, Manual Functions Mapping for DSS VOUT3 for a definition of the Manual modes.
Table 5-54 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in the CFG_x registers.
Table 5-54. Manual Functions Mapping for DSS VOUT3
BALL
R6
BALL NAME
VOUT3_MANUAL1
VOUT3_MANUAL2
VOUT3_MANUAL3
VOUT3_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
gpmc_a0
1627
0
787
0
2798
0
3781
0
CFG REGISTER
MUXMODE
3
4
CFG_GPMC_A0_OUT
vout3_d16
-
T9
gpmc_a1
1527
0
592
0
2698
0
3680
0
CFG_GPMC_A1_OUT
vout3_d17
-
N9
gpmc_a10
1907
0
1181
0
3122
0
4194
0
CFG_GPMC_A10_OUT
vout3_de
-
P9
gpmc_a11
2406
0
1676
0
3622
0
4693
0
CFG_GPMC_A11_OUT
vout3_fld
-
T6
gpmc_a2
1508
0
641
0
2679
0
3661
0
CFG_GPMC_A2_OUT
vout3_d18
-
T7
gpmc_a3
2222
0
1481
0
3437
0
4508
0
CFG_GPMC_A3_OUT
vout3_d19
-
P6
gpmc_a4
2529
0
1775
0
3744
0
4815
0
CFG_GPMC_A4_OUT
vout3_d20
-
R9
gpmc_a5
1492
0
785
0
2708
0
3779
0
CFG_GPMC_A5_OUT
vout3_d21
-
R5
gpmc_a6
1578
0
848
0
2774
0
3845
0
CFG_GPMC_A6_OUT
vout3_d22
-
P5
gpmc_a7
1586
0
851
0
2778
0
3849
0
CFG_GPMC_A7_OUT
vout3_d23
-
N7
gpmc_a8
2519
0
1783
0
3734
0
4805
0
CFG_GPMC_A8_OUT
vout3_hsync
-
238
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-54. Manual Functions Mapping for DSS VOUT3 (continued)
BALL NAME
VOUT3_MANUAL1
VOUT3_MANUAL2
VOUT3_MANUAL3
VOUT3_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
3
4
R4
gpmc_a9
1686
0
951
0
2864
0
3935
0
CFG_GPMC_A9_OUT
vout3_vsync
-
M6
gpmc_ad0
1813
0
1091
0
3028
0
4099
0
CFG_GPMC_AD0_OUT
vout3_d0
-
M2
gpmc_ad1
1652
0
937
0
2868
0
3939
0
CFG_GPMC_AD1_OUT
vout3_d1
-
J1
gpmc_ad10
1746
0
1027
0
2962
0
4033
0
CFG_GPMC_AD10_OUT
vout3_d10
-
J2
gpmc_ad11
1534
0
824
0
2749
0
3820
0
CFG_GPMC_AD11_OUT
vout3_d11
-
H1
gpmc_ad12
1923
0
1196
0
3138
0
4209
0
CFG_GPMC_AD12_OUT
vout3_d12
-
J3
gpmc_ad13
1496
0
754
0
2676
0
3747
0
CFG_GPMC_AD13_OUT
vout3_d13
-
H2
gpmc_ad14
1379
0
665
0
2582
0
3653
0
CFG_GPMC_AD14_OUT
vout3_d14
-
H3
gpmc_ad15
1746
0
1027
0
2961
0
4032
0
CFG_GPMC_AD15_OUT
vout3_d15
-
L5
gpmc_ad2
1894
0
1168
0
3110
0
4181
0
CFG_GPMC_AD2_OUT
vout3_d2
-
M1
gpmc_ad3
1584
0
872
0
2800
0
3871
0
CFG_GPMC_AD3_OUT
vout3_d3
-
L6
gpmc_ad4
1815
0
1092
0
3030
0
4101
0
CFG_GPMC_AD4_OUT
vout3_d4
-
L4
gpmc_ad5
1436
0
576
0
2607
0
3589
0
CFG_GPMC_AD5_OUT
vout3_d5
-
L3
gpmc_ad6
1837
0
1113
0
3052
0
4123
0
CFG_GPMC_AD6_OUT
vout3_d6
-
L2
gpmc_ad7
1658
0
943
0
2874
0
3945
0
CFG_GPMC_AD7_OUT
vout3_d7
-
L1
gpmc_ad8
515
0
0
0
1686
0
2757
0
CFG_GPMC_AD8_OUT
vout3_d8
-
K2
gpmc_ad9
853
0
0
0
2024
0
3006
0
CFG_GPMC_AD9_OUT
vout3_d9
-
P1
gpmc_cs3
0
234
1801
948
0
167
0
177
CFG_GPMC_CS3_OUT
vout3_clk
-
AG8
vin1a_clk0
1954
0
1244
0
3240
0
4298
0
CFG_VIN1A_CLK0_OUT
vout3_d16
vout3_fld
AE8
vin1a_d0
1991
0
1261
0
3277
0
4336
0
CFG_VIN1A_D0_OUT
vout3_d7
vout3_d23
AD8
vin1a_d1
1911
0
1185
0
3197
0
4256
0
CFG_VIN1A_D1_OUT
vout3_d6
vout3_d22
AG3
vin1a_d10
2460
0
1647
0
3754
0
4813
0
CFG_VIN1A_D10_OUT
-
vout3_d13
AG5
vin1a_d11
2098
0
1302
0
3392
0
4451
0
CFG_VIN1A_D11_OUT
-
vout3_d12
AF2
vin1a_d12
2703
0
1880
0
3997
0
5056
0
CFG_VIN1A_D12_OUT
-
vout3_d11
AF6
vin1a_d13
2049
0
1255
0
3343
0
4402
0
CFG_VIN1A_D13_OUT
-
vout3_d10
AF3
vin1a_d14
2815
0
1987
0
4109
0
5131
37
CFG_VIN1A_D14_OUT
-
vout3_d9
AF4
vin1a_d15
1973
0
1183
0
3267
0
4326
0
CFG_VIN1A_D15_OUT
-
vout3_d8
AF1
vin1a_d16
2084
0
1289
0
3379
0
4437
0
CFG_VIN1A_D16_OUT
-
vout3_d7
AE3
vin1a_d17
2100
0
1304
0
3394
0
4453
0
CFG_VIN1A_D17_OUT
-
vout3_d6
AE5
vin1a_d18
2069
0
1274
0
3363
0
4422
0
CFG_VIN1A_D18_OUT
-
vout3_d5
AE1
vin1a_d19
2171
0
1372
0
3465
0
4524
0
CFG_VIN1A_D19_OUT
-
vout3_d4
AG7
vin1a_d2
1956
0
1227
0
3241
0
4300
0
CFG_VIN1A_D2_OUT
vout3_d5
vout3_d21
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
239
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-54. Manual Functions Mapping for DSS VOUT3 (continued)
BALL
BALL NAME
VOUT3_MANUAL1
VOUT3_MANUAL2
VOUT3_MANUAL3
VOUT3_MANUAL4
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
0
3546
0
4604
0
AE2
vin1a_d20
2251
0
1448
CFG REGISTER
MUXMODE
3
4
CFG_VIN1A_D20_OUT
-
vout3_d3
ADVANCE INFORMATION
AE6
vin1a_d21
2252
0
1449
0
3546
0
4605
0
CFG_VIN1A_D21_OUT
-
vout3_d2
AD2
vin1a_d22
2199
0
1187
211
3494
0
4552
0
CFG_VIN1A_D22_OUT
-
vout3_d1
AD3
vin1a_d23
2316
0
1510
0
3610
0
4669
0
CFG_VIN1A_D23_OUT
-
vout3_d0
AH6
vin1a_d3
2053
0
1320
0
3338
0
4397
0
CFG_VIN1A_D3_OUT
vout3_d4
vout3_d20
AH3
vin1a_d4
2760
0
1995
0
4045
0
5015
89
CFG_VIN1A_D4_OUT
vout3_d3
vout3_d19
AH5
vin1a_d5
1755
0
1007
0
3010
0
4069
0
CFG_VIN1A_D5_OUT
vout3_d2
vout3_d18
AG6
vin1a_d6
1948
0
1220
0
3233
0
4292
0
CFG_VIN1A_D6_OUT
vout3_d1
vout3_d17
AH4
vin1a_d7
1925
0
1198
0
3211
0
4270
0
CFG_VIN1A_D7_OUT
vout3_d0
vout3_d16
AG4
vin1a_d8
2104
0
1307
0
3398
0
4457
0
CFG_VIN1A_D8_OUT
-
vout3_d15
AG2
vin1a_d9
2192
0
1392
0
3487
0
4545
0
CFG_VIN1A_D9_OUT
-
vout3_d14
AD9
vin1a_de0
2202
0
1462
0
3487
0
4546
0
CFG_VIN1A_DE0_OUT
vout3_d17
vout3_de
AF9
vin1a_fld0
0
0
2007
454
0
0
0
0
CFG_VIN1A_FLD0_OUT
-
vout3_clk
AE9
vin1a_hsync0
2015
0
1240
0
3309
0
4367
0
CFG_VIN1A_HSYNC0_OUT
-
vout3_hsync
AF8
vin1a_vsync0
1829
0
1063
0
3123
0
4182
0
CFG_VIN1A_VSYNC0_OUT
-
vout3_vsync
240
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.5 HDMI
The High-Definition Multimedia Interface is provided for transmitting digital television audiovisual signals
from DVD players, set-top boxes and other audiovisual sources to television sets, projectors and other
video displays. The HDMI interface is aligned with the HDMI TMDS single stream standard v1.4a (720p
@60Hz to 1080p @24Hz) and the HDMI v1.3 (1080p @60Hz): 3 data channels, plus 1 clock channel is
supported (differential).
NOTE
For more information, see the High-Definition Multimedia Interface section of the Device
TRM.
The device has a dedicated interface to DDR3 SDRAM. It supports JEDEC standard compliant DDR3
SDRAM devices with the following features:
• 16-bit or 32-bit data path to external SDRAM memory
• Memory device capacity: 128Mb, 256Mb, 512Mb, 1Gb, 2Gb, 4Gb and 8Gb devices (Single die only)
• One interface with associated DDR3 PHYs
NOTE
For more information, see the EMIF Controller section of the Device TRM.
5.10.6.7 GPMC
The GPMC is the unified memory controller that interfaces external memory devices such as:
• Asynchronous SRAM-like memories and ASIC devices
• Asynchronous page mode and synchronous burst NOR flash
• NAND flash
NOTE
For more information, see the General-Purpose Memory Controller section of the Device
TRM.
5.10.6.7.1 GPMC/NOR Flash Interface Synchronous Timing
CAUTION
The IO Timings provided in this section are only valid for some GPMC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-55 and Table 5-56 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 5-23, Figure 5-24, Figure 5-25, Figure 5-26, Figure 5-27, and
Figure 5-28).
Table 5-55. GPMC/NOR Flash Interface Timing Requirements - Synchronous Mode - Default
NO.
PARAMETER
DESCRIPTION
F12
tsu(dV-clkH)
Setup time, read gpmc_ad[15:0] valid before gpmc_clk high
F13
th(clkH-dV)
Hold time, read gpmc_ad[15:0] valid after gpmc_clk high
F21
tsu(waitV-clkH)
Setup time, gpmc_wait[1:0] valid before gpmc_clk high
MIN
MAX
ns
1
ns
1.9
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
1.9
241
ADVANCE INFORMATION
5.10.6.6 EMIF
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-55. GPMC/NOR Flash Interface Timing Requirements - Synchronous Mode - Default (continued)
NO.
PARAMETER
F22
th(clkH-waitV)
DESCRIPTION
MIN
Hold Time, gpmc_wait[1:0] valid after gpmc_clk high
MAX
UNIT
1
ns
NOTE
Wait monitoring support is limited to a WaitMonitoringTime value > 0. For a full description of
wait monitoring feature, see General-Purpose Memory Controller section in the Device TRM.
Table 5-56. GPMC/NOR Flash Interface Switching Characteristics - Synchronous Mode - Default
NO.
PARAMETER
DESCRIPTION
MIN
(12)
F0
tc(clk)
Cycle time, output clock gpmc_clk period
F2
td(clkH-nCSV)
Delay time, gpmc_clk rising edge to gpmc_cs[7:0] transition
F3
td(clkH-nCSIV)
Delay time, gpmc_clk rising edge to gpmc_cs[7:0] invalid (14)
MAX
11.3
(14)
F-0.8
UNIT
ns
(6)
F+3.17
ns
E-0.8 (5)
E+3.1 (5)
ns
(2)
B+3.43
ns
ADVANCE INFORMATION
F4
td(ADDV-clk)
Delay time, gpmc_a[27:0] address bus valid to gpmc_clk first edge
F5
td(clkH-ADDIV)
Delay time, gpmc_clk rising edge to gpmc_a[27:0] gpmc address bus
invalid
F6
td(nBEV-clk)
Delay time, gpmc_ben[1:0] valid to gpmc_clk rising edge
B-3.8
B+2.37
ns
F7
td(clkH-nBEIV)
Delay time, gpmc_clk rising edge to gpmc_ben[1:0] invalid
D-0.4
D+1.1
ns
F8
td(clkH-nADV)
Delay time, gpmc_clk rising edge to gpmc_advn_ale transition
G-0.8 (7)
G+3.1 (7)
ns
(4)
(4)
ns
H-0.8 (8)
H+2.45
ns
E-0.8 (5)
E+2.1 (5)
ns
(9)
I+3.1 (9)
ns
J+4.89
ns
(10)
ns
(14)
(14)
F9
td(clkH-nADVIV)
Delay time, gpmc_clk rising edge to gpmc_advn_ale invalid
F10
td(clkH-nOE)
Delay time, gpmc_clk rising edge to gpmc_oen_ren transition
F11
td(clkH-nOEIV)
Delay time, gpmc_clk rising edge to gpmc_oen_ren invalid (14)
(14)
(14)
B-0.8
(6)
(2)
-0.8
D-0.8
F14
td(clkH-nWE)
Delay time, gpmc_clk rising edge to gpmc_wen transition
I-0.8
F15
td(clkH-Data)
Delay time, gpmc_clk rising edge to gpmc_ad[15:0] data bus
transition
J-1.1
(10)
F17
td(clkH-nBE)
Delay time, gpmc_clk rising edge to gpmc_ben[1:0] transition
J-1.1
(10)
F18
tw(nCSV)
Pulse duration, gpmc_cs[7:0] low
A
F19
tw(nBEV)
Pulse duration, gpmc_ben[1:0] low
C
(3)
tw(nADVV)
Pulse duration, gpmc_advn_ale low
F23
td(CLK-GPIO)
Delay time, gpmc_clk transition to gpio6_16 transition
K
(13)
D+3.1
(8)
(10)
(1)
F20
ns
J+3.8
(11)
ns
ns
ns
1.2
6.1
ns
Table 5-57. GPMC/NOR Flash Interface Timing Requirements - Synchronous Mode - Alternate
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
F12
tsu(dV-clkH)
Setup time, read gpmc_ad[15:0] valid before gpmc_clk high
2.5
ns
F13
th(clkH-dV)
Hold time, read gpmc_ad[15:0] valid after gpmc_clk high
1.9
ns
F21
tsu(waitV-clkH)
Setup time, gpmc_wait[1:0] valid before gpmc_clk high
2.5
ns
F22
th(clkH-waitV)
Hold Time, gpmc_wait[1:0] valid after gpmc_clk high
1.9
ns
Table 5-58. GPMC/NOR Flash Interface Switching Characteristics - Synchronous Mode - Alternate
NO.
PARAMETER
DESCRIPTION
F0
tc(clk)
Cycle time, output clock gpmc_clk period (12)
242
MIN
(14)
F2
td(clkH-nCSV)
Delay time, gpmc_clk rising edge to gpmc_cs[7:0] transition
F3
td(clkH-nCSIV)
Delay time, gpmc_clk rising edge to gpmc_cs[7:0] invalid (14)
F4
td(ADDV-clk)
Delay time, gpmc_a[27:0] address bus valid to gpmc_clk first edge
Specifications
MAX
15.04
ns
(6)
ns
E+0.7 (5)
E+6.1 (5)
ns
B+0.21
B+6.1 (2)
ns
F-0.13
(6)
UNIT
(2)
F+6.1
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-58. GPMC/NOR Flash Interface Switching Characteristics - Synchronous Mode Alternate (continued)
NO.
PARAMETER
DESCRIPTION
F5
td(clkH-ADDIV)
Delay time, gpmc_clk rising edge to gpmc_a[27:0] gpmc address bus
invalid
F6
td(nBEV-clk)
Delay time, gpmc_ben[1:0] valid to gpmc_clk rising edge
B-4.9
B+0.4
ns
F7
td(clkH-nBEIV)
Delay time, gpmc_clk rising edge to gpmc_ben[1:0] invalid
D-0.4
D+4.9
ns
F8
td(clkH-nADV)
Delay time, gpmc_clk rising edge to gpmc_advn_ale transition
G+0.7 (7)
G+6.1 (7)
ns
(4)
(4)
ns
H+0.42
H+5.1 (8)
ns
E+0.7 (5)
E+5.1 (5)
ns
(9)
(9)
ns
(10)
ns
J+5.63
ns
(14)
(14)
F9
td(clkH-nADVIV)
Delay time, gpmc_clk rising edge to gpmc_advn_ale invalid
F10
td(clkH-nOE)
Delay time, gpmc_clk rising edge to gpmc_oen_ren transition
F11
td(clkH-nOEIV)
Delay time, gpmc_clk rising edge to gpmc_oen_ren invalid (14)
(14)
(14)
MAX
0.7
D+0.7
(8)
ns
D+6.1
F14
td(clkH-nWE)
Delay time, gpmc_clk rising edge to gpmc_wen transition
F15
td(clkH-Data)
Delay time, gpmc_clk rising edge to gpmc_ad[15:0] data bus
transition
J-0.4
(10)
F17
td(clkH-nBE)
Delay time, gpmc_clk rising edge to gpmc_ben[1:0] transition
J-0.4
(10)
F18
tw(nCSV)
Pulse duration, gpmc_cs[7:0] low
A
(1)
ns
F19
tw(nBEV)
Pulse duration, gpmc_ben[1:0] low
C
(3)
ns
F20
tw(nADVV)
Pulse duration, gpmc_advn_ale low
F23
td(CLK-GPIO)
Delay time, gpmc_clk transition to gpio6_16 transition
I+0.46
UNIT
K
(13)
I+6.1
J+4.9
(10)
(11)
0.96
ns
6.1
ns
(1) For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK period
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK period
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK period
with n the page burst access number.
(2) B = ClkActivationTime × GPMC_FCLK
(3) For single read: C = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: C = (RdCycleTime + (n – 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For Burst write: C = (WrCycleTime + (n – 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK with n the page
burst access number.
(4) For single read: D = (RdCycleTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: D = (RdCycleTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst write: D = (WrCycleTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(5) For single read: E = (CSRdOffTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: E = (CSRdOffTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst write: E = (CSWrOffTime – AccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(6) For nCS falling edge (CS activated):
Case GpmcFCLKDivider = 0 :
F = 0.5 × CSExtraDelay × GPMC_FCLK Case GpmcFCLKDivider = 1:
F = 0.5 × CSExtraDelay × GPMC_FCLK if (ClkActivationTime and CSOnTime are odd) or (ClkActivationTime and CSOnTime are even)
F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
F = 0.5 × CSExtraDelay × GPMC_FCLK if ((CSOnTime – ClkActivationTime) is a multiple of 3)
F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK if ((CSOnTime – ClkActivationTime – 1) is a multiple of 3)
F = (2 + 0.5 × CSExtraDelay) × GPMC_FCLK if ((CSOnTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
F = 0.5 × CSExtraDelay × GPMC_FCLK if ((CSOnTime - ClkActivationTime) is a multiple of 4)
F = (1 + 0.5 × CSExtraDelay) × GPMC_FCLK if ((CSOnTime - ClkActivationTime - 1) is a multiple of 4)
F = (2 + 0.5 × CSExtraDelay) × GPMC_FCLK if ((CSOnTime - ClkActivationTime - 2) is a multiple of 4)
F = (3 + 0.5 × CSExtraDelay) × GPMC_FCLK if ((CSOnTime - ClkActivationTime - 3) is a multiple of 4)
(7) For ADV falling edge (ADV activated):
Case GpmcFCLKDivider = 0 :
G = 0.5 × ADVExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if (ClkActivationTime and ADVOnTime are odd) or (ClkActivationTime and ADVOnTime are
even)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if ((ADVOnTime – ClkActivationTime) is a multiple of 3)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 1) is a multiple of 3)
G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVOnTime – ClkActivationTime – 2) is a multiple of 3)
For ADV rising edge (ADV deactivated) in Reading mode:
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
243
ADVANCE INFORMATION
MIN
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
ADVANCE INFORMATION
Case GpmcFCLKDivider = 0:
G = 0.5 × ADVExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if (ClkActivationTime and ADVRdOffTime are odd) or (ClkActivationTime and ADVRdOffTime
are even)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime) is a multiple of 3)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 1) is a multiple of 3)
G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime) is a multiple of 4)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 1) is a multiple of 4)
G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 2) is a multiple of 4)
G = (3 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVRdOffTime – ClkActivationTime – 3) is a multiple of 4)
For ADV rising edge (ADV deactivated) in Writing mode:
Case GpmcFCLKDivider = 0:
G = 0.5 × ADVExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if (ClkActivationTime and ADVWrOffTime are odd) or (ClkActivationTime and ADVWrOffTime
are even)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime) is a multiple of 3)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 1) is a multiple of 3)
G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
G = 0.5 × ADVExtraDelay × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime) is a multiple of 4)
G = (1 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 1) is a multiple of 4)
G = (2 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 2) is a multiple of 4)
G = (3 + 0.5 × ADVExtraDelay) × GPMC_FCLK if ((ADVWrOffTime – ClkActivationTime – 3) is a multiple of 4)
(8) For OE falling edge (OE activated):
Case GpmcFCLKDivider = 0:
- H = 0.5 × OEExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if (ClkActivationTime and OEOnTime are odd) or (ClkActivationTime and OEOnTime are
even)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if ((OEOnTime – ClkActivationTime) is a multiple of 3)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOnTime – ClkActivationTime – 1) is a multiple of 3)
- H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOnTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if ((OEOnTime - ClkActivationTime) is a multiple of 4)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOnTime - ClkActivationTime - 1) is a multiple of 4)
- H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOnTime - ClkActivationTime - 2) is a multiple of 4)
- H = (3 + 0.5 × OEExtraDelay)) × GPMC_FCLK if ((OEOnTime - ClkActivationTime - 3) is a multiple of 4)
For OE rising edge (OE deactivated):
Case GpmcFCLKDivider = 0:
- H = 0.5 × OEExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if (ClkActivationTime and OEOffTime are odd) or (ClkActivationTime and OEOffTime are
even)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if ((OEOffTime – ClkActivationTime) is a multiple of 3)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOffTime – ClkActivationTime – 1) is a multiple of 3)
- H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOffTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
- H = 0.5 × OEExtraDelay × GPMC_FCLK if ((OEOffTime – ClkActivationTime) is a multiple of 4)
- H = (1 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOffTime – ClkActivationTime – 1) is a multiple of 4)
- H = (2 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOffTime – ClkActivationTime – 2) is a multiple of 4)
- H = (3 + 0.5 × OEExtraDelay) × GPMC_FCLK if ((OEOffTime – ClkActivationTime – 3) is a multiple of 4)
(9) For WE falling edge (WE activated):
Case GpmcFCLKDivider = 0:
- I = 0.5 × WEExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if (ClkActivationTime and WEOnTime are odd) or (ClkActivationTime and WEOnTime are
even)
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if ((WEOnTime – ClkActivationTime) is a multiple of 3)
244
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(10) J = GPMC_FCLK period, where GPMC_FCLK is the General-Purpose Memory Controller internal functional clock
(11) For read:
K = (ADVRdOffTime – ADVOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For write: K = (ADVWrOffTime – ADVOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(12) The gpmc_clk output clock maximum and minimum frequency is programmable in the I/F module by setting the GPMC_CONFIG1_CSx
configuration register bit fields GpmcFCLKDivider
(13) gpio6_16 programmed to MUXMODE=9 (clkout1), CM_CLKSEL_CLKOUTMUX1 programmed to 7 (CORE_DPLL_OUT_DCLK),
CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX programmed to 1.
(14) CSEXTRADELAY = 0, ADVEXTRADELAY = 0, WEEXTRADELAY = 0, OEEXTRADELAY = 0. Extra half-GPMC_FCLK cycle delay
mode is not timed.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
245
ADVANCE INFORMATION
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOnTime – ClkActivationTime – 1) is a multiple of 3)
- I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOnTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if ((WEOnTime - ClkActivationTime) is a multiple of 4)
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOnTime - ClkActivationTime - 1) is a multiple of 4)
- I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOnTime - ClkActivationTime - 2) is a multiple of 4)
- I = (3 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOnTime - ClkActivationTime - 3) is a multiple of 4)
For WE rising edge (WE deactivated):
Case GpmcFCLKDivider = 0:
- I = 0.5 × WEExtraDelay × GPMC_FCLK
Case GpmcFCLKDivider = 1:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if (ClkActivationTime and WEOffTime are odd) or (ClkActivationTime and WEOffTime are
even)
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK otherwise
Case GpmcFCLKDivider = 2:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if ((WEOffTime – ClkActivationTime) is a multiple of 3)
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOffTime – ClkActivationTime – 1) is a multiple of 3)
- I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOffTime – ClkActivationTime – 2) is a multiple of 3)
Case GpmcFCLKDivider = 3:
- I = 0.5 × WEExtraDelay × GPMC_FCLK if ((WEOffTime - ClkActivationTime) is a multiple of 4)
- I = (1 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOffTime - ClkActivationTime - 1) is a multiple of 4)
- I = (2 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOffTime - ClkActivationTime - 2) is a multiple of 4)
- I = (3 + 0.5 × WEExtraDelay) × GPMC_FCLK if ((WEOffTime - ClkActivationTime - 3) is a multiple of 4)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
F1
F0
F1
gpmc_clk
F2
F3
F18
gpmc_csi
F4
Address (MSB)
gpmc_a[10:1]
gpmc_a[27]
F6
F7
F19
gpmc_ben1
F6
F7
F19
gpmc_ben0
F8
F8
ADVANCE INFORMATION
F20
F9
gpmc_advn_ale
F10
F11
gpmc_oen_ren
F13
F4
gpmc_ad[15:0]
F5
F12
Address (LSB)
D0
F22
F21
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_01
Figure 5-23. GPMC / Multiplexed 16bits NOR Flash - Synchronous Single Read (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 0 to 7.
(2) In gpmc_waitj, j = 0 to 1.
246
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
F1
F0
F1
gpmc_clk
F2
F3
F18
gpmc_csi
F4
gpmc_a[27:1]
Address
F6
F7
F19
gpmc_ben1
F6
F7
F19
gpmc_ben0
F8
F9
F20
gpmc_advn_ale
F10
F11
gpmc_oen_ren
F13
F12
D0
gpmc_ad[15:0]
F22
F21
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_02
Figure 5-24. GPMC / Nonmultiplexed 16bits NOR Flash - Synchronous Single Read (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 0 to 7.
(2) In gpmc_waitj, j = 0 to 1.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
247
ADVANCE INFORMATION
F8
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
F1
F1
F0
gpmc_clk
F2
F3
F18
gpmc_csi
F4
gpmc_a[10:1]
gpmc_a[27]
Address (MSB)
F7
F6
F19
Valid
gpmc_ben1
F7
F6
F19
Valid
gpmc_ben0
F8
F8
ADVANCE INFORMATION
F9
F20
gpmc_advn_ale
F10
F11
gpmc_oen_ren
F12
F4
gpmc_ad[15:0]
F5
F13
D0
Address (LSB)
F22
D1
F12
D2
D3
F21
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_03
Figure 5-25. GPMC / Multiplexed 16bits NOR Flash - Synchronous Burst Read 4x16 bits (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i= 0 to 7.
(2) In gpmc_waitj, j = 0 to 1.
248
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
F1
F1
F0
gpmc_clk
F2
F3
F18
gpmc_csi
F4
gpmc_a[27:1]
Address
F7
F6
F19
Valid
gpmc_ben1
F7
F6
F19
Valid
gpmc_ben0
F8
F20
F9
gpmc_advn_ale
F10
F11
gpmc_oen_ren
F12
F13
gpmc_ad[15:0]
D0
D1
F12
D2
D3
F21
F22
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_04
Figure 5-26. GPMC / Nonmultiplexed 16bits NOR Flash - Synchronous Burst Read 4x16 bits (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 0 to 7.
(2) In gpmc_waitj, j = 0 to 1.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
249
ADVANCE INFORMATION
F8
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
F1
F1
F0
gpmc_clk
F2
F3
F18
gpmc_csi
F4
gpmc_a[10:1]
gpmc_a[27]
Address (MSB)
F17
F6
F17
F6
F17
F17
gpmc_ben1
F17
F17
gpmc_ben0
F8
F8
F20
F9
ADVANCE INFORMATION
gpmc_advn_ale
F14
F14
gpmc_wen
F15
gpmc_ad[15:0]
Address (LSB)
D0
F22
D1
F15
D2
F15
D3
F21
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_05
Figure 5-27. GPMC / Multiplexed 16bits NOR Flash - Synchronous Burst Write 4x16bits (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 0 to 7.
(2) In gpmc_waitj, j = 0 to 1.
250
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
F1
F1
F0
gpmc_clk
F2
F3
F18
gpmc_csi
F4
Address
gpmc_a[27:1]
F17
F6
F17
F17
gpmc_ben1
F17
F6
F17
F17
gpmc_ben0
F8
F20
F9
gpmc_advn_ale
F14
F14
gpmc_wen
F15
gpmc_ad[15:0]
D0
D1
F15
F15
D2
D3
F21
F22
gpmc_waitj
F23
F23
gpio6_16.clkout1
GPMC_06
Figure 5-28. GPMC / Nonmultiplexed 16bits NOR Flash - Synchronous Burst Write 4x16bits (GpmcFCLKDivider = 0)(1)(2)
(1) In gpmc_csi, i = 1 to 7.
(2) In gpmc_waitj, j = 0 to 1.
5.10.6.7.2 GPMC/NOR Flash Interface Asynchronous Timing
CAUTION
The IO Timings provided in this section are only valid for some GPMC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-59 and Table 5-60 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 5-29, Figure 5-30, Figure 5-31, Figure 5-32, Figure 5-33, and
Figure 5-34).
Table 5-59. GPMC/NOR Flash Interface Timing Requirements - Asynchronous Mode
NO.
FA5
PARAMETER
tacc(DAT)
DESCRIPTION
Data Maximum Access Time (GPMC_FCLK cycles)
MIN
MAX
UNIT
(1)
cycles
H
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
251
ADVANCE INFORMATION
F8
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-59. GPMC/NOR Flash Interface Timing Requirements - Asynchronous Mode (continued)
NO.
PARAMETER
DESCRIPTION
MIN
FA20
tacc1-pgmode(DAT)
Page Mode Successive Data Maximum Access Time (GPMC_FCLK
cycles)
FA21
tacc2-pgmode(DAT)
Page Mode First Data Maximum Access Time (GPMC_FCLK cycles)
-
tsu(DV-OEH)
Setup time, read gpmc_ad[15:0] valid before gpmc_oen_ren high
-
th(OEH-DV)
Hold time, read gpmc_ad[15:0] valid after gpmc_oen_ren high
MAX
UNIT
P
(2)
cycles
H
(1)
cycles
1.9
ns
1
ns
(1) H = Access Time × (TimeParaGranularity + 1)
(2) P = PageBurstAccessTime × (TimeParaGranularity + 1)
Table 5-60. GPMC/NOR Flash Interface Switching Characteristics - Asynchronous Mode
NO.
PARAMETER
DESCRIPTION
MIN
ADVANCE INFORMATION
MAX
UNIT
Pulse duration, gpmc_ben[1:0] valid time
N
(1)
FA0
tw(nBEV)
FA1
tw(nCSV)
ns
Pulse duration, gpmc_cs[7:0] low
A
(2)
FA3
td(nCSV-nADVIV)
Delay time, gpmc_cs[7:0] valid to gpmc_advn_ale invalid
B-2
ns
(3)
B+4
(3)
FA4
td(nCSV-nOEIV)
Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren invalid (Single read)
ns
C-2
(4)
C+4
(4)
ns
ns
FA9
td(AV-nCSV)
Delay time, address bus valid to gpmc_cs[7:0] valid
J-2
(5)
J+4
(5)
FA10
td(nBEV-nCSV)
Delay time, gpmc_ben[1:0] valid to gpmc_cs[7:0] valid
J-2
(5)
J+4
(5)
ns
FA12
td(nCSV-nADVV)
Delay time, gpmc_cs[7:0] valid to gpmc_advn_ale valid
K-2
(6)
K+4
(6)
ns
FA13
td(nCSV-nOEV)
Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren valid
L-2
(7)
L+4
(7)
ns
FA16
tw(AIV)
Pulse duration, address invalid between 2 successive R/W accesses
G
(8)
FA18
td(nCSV-nOEIV)
Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren invalid (Burst read)
I-2
(9)
I+4
(9)
FA20
tw(AV)
Pulse duration, address valid: 2nd, 3rd and 4th accesses
D
(10)
FA25
td(nCSV-nWEV)
Delay time, gpmc_cs[7:0] valid to gpmc_wen valid
E-2
(11)
E+4
(11)
ns
FA27
td(nCSV-nWEIV)
Delay time, gpmc_cs[7:0] valid to gpmc_wen invalid
F-2
(12)
F+4
(12)
ns
FA28
td(nWEV-DV)
Delay time, gpmc_wen valid to data bus valid
2
ns
FA29
td(DV-nCSV)
Delay time, data bus valid to gpmc_cs[7:0] valid
(5)
ns
FA37
td(nOEV-AIV)
Delay time, gpmc_oen_ren valid to gpmc_ad[15:0] multiplexed
address bus phase end
2
ns
J-2
ns
ns
ns
(5)
J+4
(1) For single read: N = RdCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
For single write: N = WrCycleTime × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: N = (RdCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst write: N = (WrCycleTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(2) For single read: A = (CSRdOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For single write: A = (CSWrOffTime - CSOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst read: A = (CSRdOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
For burst write: A = (CSWrOffTime - CSOnTime + (n - 1) × PageBurstAccessTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(3) For reading: B = ((ADVRdOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK
For writing: B = ((ADVWrOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK
(4) C = ((OEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK
(5) J = (CSOnTime × (TimeParaGranularity + 1) + 0.5 × CSExtraDelay) × GPMC_FCLK
(6) K = ((ADVOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay - CSExtraDelay)) × GPMC_FCLK
(7) L = ((OEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) × GPMC_FCLK
(8) G = Cycle2CycleDelay × GPMC_FCLK × (TimeParaGranularity +1)
(9) I = ((OEOffTime + (n - 1) × PageBurstAccessTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay - CSExtraDelay)) ×
GPMC_FCLK
(10) D = PageBurstAccessTime × (TimeParaGranularity + 1) × GPMC_FCLK
(11) E = ((WEOnTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK
(12) F = ((WEOffTime - CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay - CSExtraDelay)) × GPMC_FCLK
252
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
GPMC_FCLK
gpmc_clk
FA5
FA1
gpmc_csi
FA9
Valid Address
gpmc_a[27:1]
FA0
FA10
gpmc_ben0
Valid
gpmc_ben1
Valid
FA0
FA10
FA3
FA12
gpmc_advn_ale
gpmc_oen_ren
gpmc_ad[15:0]
Data IN 0
Data IN 0
gpmc_waitj
FA15
FA14
OUT
DIR
IN
OUT
GPMC_07
Figure 5-29. GPMC / NOR Flash - Asynchronous Read - Single Word Timing(1)(2)(3)
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
(2) FA5 parameter illustrates amount of time required to internally sample input data. It is expressed in number of GPMC functional clock
cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock
edge. FA5 value must be stored inside AccessTime register bits field.
(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
253
ADVANCE INFORMATION
FA4
FA13
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
GPMC_FCLK
gpmc_clk
FA5
FA5
FA1
FA1
gpmc_csi
FA16
FA9
FA9
gpmc_a[27:1]
Address 0
Address 1
FA0
FA0
FA10
FA10
gpmc_ben0
Valid
FA0
FA0
gpmc_ben1
Valid
Valid
Valid
FA10
FA10
ADVANCE INFORMATION
FA3
FA3
FA12
FA12
gpmc_advn_ale
FA4
FA4
FA13
FA13
gpmc_oen_ren
gpmc_ad[15:0]
Data Upper
gpmc_waitj
FA15
FA15
FA14
DIR
FA14
OUT
IN
OUT
IN
GPMC_08
(1)(2)(3)
Figure 5-30. GPMC / NOR Flash - Asynchronous Read - 32-bit Timing
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
(2) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock
cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock
edge. FA5 value should be stored inside AccessTime register bits field.
(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
254
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
GPMC_FCLK
gpmc_clk
FA21
FA20
FA20
FA20
FA1
gpmc_csi
FA9
Add0
gpmc_a[27:1]
Add1
Add2
Add3
D0
D1
D2
Add4
FA0
FA10
gpmc_ben0
FA0
FA10
gpmc_ben1
FA12
FA18
FA13
gpmc_oen_ren
gpmc_ad[15:0]
D3
D3
gpmc_waitj
FA15
FA14
DIR
OUT
IN
OUT
SPRS91v_GPMC_09
Figure 5-31. GPMC / NOR Flash - Asynchronous Read - Page Mode 4x16-bit Timing(1)(2)(3)(4)(5)
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
(2) FA21 parameter illustrates amount of time required to internally sample first input Page Data. It is expressed in number of GPMC
functional clock cycles. From start of read cycle and after FA21 functional clock cycles, First input Page Data will be internally sampled
by active functional clock edge. FA21 calculation is detailled in a separated application note and should be stored inside AccessTime
register bits field.
(3) FA20 parameter illustrates amount of time required to internally sample successive input Page Data. It is expressed in number of GPMC
functional clock cycles. After each access to input Page Data, next input Page Data will be internally sampled by active functional clock
edge after FA20 functional clock cycles. FA20 is also the duration of address phases for successive input Page Data (excluding first
input Page Data). FA20 value should be stored in PageBurstAccessTime register bits field.
(4) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(5) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
255
ADVANCE INFORMATION
gpmc_advn_ale
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
gpmc_fclk
gpmc_clk
FA1
gpmc_csi
FA9
Valid Address
gpmc_a[27:1]
FA0
FA10
gpmc_ben0
FA0
FA10
gpmc_ben1
FA3
FA12
gpmc_advn_ale
FA27
FA25
ADVANCE INFORMATION
gpmc_wen
FA29
Data OUT
gpmc_ad[15:0]
gpmc_waitj
DIR
OUT
GPMC_10
Figure 5-32. GPMC / NOR Flash - Asynchronous Write - Single Word Timing(1)(2)
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
(2) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
256
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
GPMC_FCLK
gpmc_clk
FA1
FA5
gpmc_csi
FA9
gpmc_a27
gpmc_a[10:1]
Address (MSB)
FA0
FA10
gpmc_ben0
Valid
FA0
FA10
Valid
gpmc_ben1
FA3
gpmc_advn_ale
FA4
FA13
gpmc_oen_ren
FA29
gpmc_ad[15:0]
FA37
Address (LSB)
Data IN
Data IN
FA15
FA14
DIR
OUT
IN
OUT
gpmc_waitj
GPMC_11
Figure 5-33. GPMC / Multiplexed NOR Flash - Asynchronous Read - Single Word Timing(1)(2)(3)(4)
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1
(2) FA5 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional clock
cycles. From start of read cycle and after FA5 functional clock cycles, input Data will be internally sampled by active functional clock
edge. FA5 value should be stored inside AccessTime register bits field.
(3) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally
(4) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
257
ADVANCE INFORMATION
FA12
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
gpmc_fclk
gpmc_clk
FA1
gpmc_csi
FA9
gpmc_a27
gpmc_a[10:1]
Address (MSB)
FA0
FA10
gpmc_ben0
FA0
FA10
gpmc_ben1
FA3
FA12
gpmc_advn_ale
ADVANCE INFORMATION
FA27
FA25
gpmc_wen
FA29
FA28
Valid Address (LSB)
gpmc_ad[15:0]
Data OUT
gpmc_waitj
OUT
DIR
GPMC_12
(1)(2)
Figure 5-34. GPMC / Multiplexed NOR Flash - Asynchronous Write - Single Word Timing
(1) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
(2) The "DIR" (direction control) output signal is NOT pinned out on any of the device pads. It is an internal signal only representing a signal
direction on the GPMC data bus.
5.10.6.7.3 GPMC/NAND Flash Interface Asynchronous Timing
CAUTION
The IO Timings provided in this section are only valid for some GPMC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-61 and Table 5-62 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 5-35, Figure 5-36, Figure 5-37, and Figure 5-38).
Table 5-61. GPMC/NAND Flash Interface Timing Requirements
NO.
GNF12
258
PARAMETER
DESCRIPTION
MIN
tacc(DAT)
Data maximum access time (GPMC_FCLK Cycles)
-
tsu(DV-OEH)
Setup time, read gpmc_ad[15:0] valid before
gpmc_oen_ren high
-
th(OEH-DV)
Hold time, read gpmc_ad[15:0] valid after
gpmc_oen_ren high
Specifications
MAX
UNIT
(1)
cycles
J
1.9
ns
1
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) J = AccessTime × (TimeParaGranularity + 1)
Table 5-62. GPMC/NAND Flash Interface Switching Characteristics
PARAMETER
DESCRIPTION
tw(nWEV)
Pulse duration, gpmc_wen valid time
MIN
MAX
UNIT
A
(1)
ns
ns
GNF1
td(nCSV-nWEV)
Delay time, gpmc_cs[7:0] valid to gpmc_wen valid
B-2
(2)
B+4
(2)
GNF2
td(CLEH-nWEV)
Delay time, gpmc_ben[1:0] high to gpmc_wen valid
C-2
(3)
C+4
(3)
ns
GNF3
td(nWEV-DV)
Delay time, gpmc_ad[15:0] valid to gpmc_wen valid
D-2
(4)
D+4
(4)
ns
ns
GNF4
td(nWEIV-DIV)
Delay time, gpmc_wen invalid to gpmc_ad[15:0] invalid
E-2
(5)
E+4
(5)
GNF5
td(nWEIV-CLEIV)
Delay time, gpmc_wen invalid to gpmc_ben[1:0] invalid
F-2
(6)
F+4
(6)
ns
GNF6
td(nWEIV-nCSIV)
Delay time, gpmc_wen invalid to gpmc_cs[7:0] invalid
G-2
(7)
G+4
(7)
ns
GNF7
td(ALEH-nWEV)
Delay time, gpmc_advn_ale high to gpmc_wen valid
C-2
(3)
C+4
(3)
ns
F-2
(6)
F+4
(6)
ns
H
(8)
ns
I+4
(9)
ns
ns
GNF8
td(nWEIV-ALEIV)
Delay time, gpmc_wen invalid to gpmc_advn_ale invalid
GNF9
tc(nWE)
Cycle time, write cycle time
GNF10
td(nCSV-nOEV)
Delay time, gpmc_cs[7:0] valid to gpmc_oen_ren valid
I-2
(9)
GNF13
tw(nOEV)
Pulse duration, gpmc_oen_ren valid time
K
(10)
GNF14
tc(nOE)
Cycle time, read cycle time
L
(11)
ns
GNF15
td(nOEIV-nCSIV)
Delay time, gpmc_oen_ren invalid to gpmc_cs[7:0] invalid
M+4
(12)
ns
M-2
(12)
(1) A = (WEOffTime – WEOnTime) × (TimeParaGranularity + 1) × GPMC_FCLK
(2) B = ((WEOnTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay – CSExtraDelay)) × GPMC_FCLK
(3) C = ((WEOnTime – ADVOnTime) × (TimeParaGranularity + 1) + 0.5 × (WEExtraDelay – ADVExtraDelay)) × GPMC_FCLK
(4) D = (WEOnTime × (TimeParaGranularity + 1) + 0.5 × WEExtraDelay) × GPMC_FCLK
(5) E = (WrCycleTime – WEOffTime × (TimeParaGranularity + 1) – 0.5 × WEExtraDelay) × GPMC_FCLK
(6) F = (ADVWrOffTime – WEOffTime × (TimeParaGranularity + 1) + 0.5 × (ADVExtraDelay – WEExtraDelay) × GPMC_FCLK
(7) G = (CSWrOffTime – WEOffTime × (TimeParaGranularity + 1) + 0.5 × (CSExtraDelay – WEExtraDelay) × GPMC_FCLK
(8) H = WrCycleTime × (1 + TimeParaGranularity) × GPMC_FCLK
(9) I = ((OEOffTime + (n – 1) × PageBurstAccessTime – CSOnTime) × (TimeParaGranularity + 1) + 0.5 × (OEExtraDelay – CSExtraDelay))
× GPMC_FCLK
(10) K = (OEOffTime – OEOnTime) × (1 + TimeParaGranularity) × GPMC_FCLK
(11) L = RdCycleTime × (1 + TimeParaGranularity) × GPMC_FCLK
(12) M = (CSRdOffTime – OEOffTime × (TimeParaGranularity + 1) + 0.5 × (CSExtraDelay – OEExtraDelay) × GPMC_FCLK
GPMC_FCLK
GNF1
GNF6
GNF2
GNF5
gpmc_csi
gpmc_ben0
gpmc_advn_ale
gpmc_oen_ren
GNF0
gpmc_wen
GNF3
gpmc_ad[15:0]
GNF4
Command
GPMC_13
(1)
Figure 5-35. GPMC / NAND Flash - Command Latch Cycle Timing
(1) In gpmc_csi, i = 0 to 7.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
259
ADVANCE INFORMATION
NO.
GNF0
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
GPMC_FCLK
GNF1
GNF6
GNF7
GNF8
gpmc_csi
gpmc_ben0
gpmc_advn_ale
gpmc_oen_ren
GNF9
GNF0
gpmc_wen
GNF3
GNF4
gpmc_ad[15:0]
Address
GPMC_14
(1)
ADVANCE INFORMATION
Figure 5-36. GPMC / NAND Flash - Address Latch Cycle Timing
(1) In gpmc_csi, i = 0 to 7.
GPMC_FCLK
GNF12
GNF10
GNF15
gpmc_csi
gpmc_ben0
gpmc_advn_ale
GNF14
GNF13
gpmc_oen_ren
gpmc_ad[15:0]
DATA
gpmc_waitj
GPMC_15
(1)(2)(3)
Figure 5-37. GPMC / NAND Flash - Data Read Cycle Timing
(1) GNF12 parameter illustrates amount of time required to internally sample input Data. It is expressed in number of GPMC functional
clock cycles. From start of read cycle and after GNF12 functional clock cycles, input data will be internally sampled by active functional
clock edge. GNF12 value must be stored inside AccessTime register bits field.
(2) GPMC_FCLK is an internal clock (GPMC functional clock) not provided externally.
(3) In gpmc_csi, i = 0 to 7. In gpmc_waitj, j = 0 to 1.
260
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
GPMC_FCLK
GNF1
GNF6
gpmc_csi
gpmc_ben0
gpmc_advn_ale
gpmc_oen_ren
GNF9
GNF0
gpmc_wen
GNF3
GNF4
gpmc_ad[15:0]
DATA
Figure 5-38. GPMC / NAND Flash - Data Write Cycle Timing
(1) In gpmc_csi, i = 0 to 7.
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-33 and described in chapter Control
Module of the Devioce TRM.
Virtual IO Timings Modes must be used to guarantee some IO timings for GPMC. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Virtual IO Timings Modes. See Table 5-63, Virtual
Functions Mapping for GPMC for a definition of the Virtual modes.
Table 5-63 presents the values for DELAYMODE bitfield.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
261
ADVANCE INFORMATION
GPMC_16
(1)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-63. Virtual Functions Mapping for GPMC
BALL
ADVANCE INFORMATION
262
BALL NAME
Delay Mode Value
MUXMODE[15:0]
GPMC_VIRTUAL1
0
M6
gpmc_ad0
11
gpmc_ad0
M2
gpmc_ad1
11
gpmc_ad1
L5
gpmc_ad2
11
gpmc_ad2
M1
gpmc_ad3
11
gpmc_ad3
L6
gpmc_ad4
11
gpmc_ad4
L4
gpmc_ad5
11
gpmc_ad5
L3
gpmc_ad6
11
gpmc_ad6
L2
gpmc_ad7
11
gpmc_ad7
L1
gpmc_ad8
11
gpmc_ad8
K2
gpmc_ad9
11
gpmc_ad9
J1
gpmc_ad10
11
gpmc_ad10
J2
gpmc_ad11
11
gpmc_ad11
H1
gpmc_ad12
11
gpmc_ad12
J3
gpmc_ad13
11
gpmc_ad13
H2
gpmc_ad14
11
gpmc_ad14
H3
gpmc_ad15
11
gpmc_ad15
R6
gpmc_a0
11
gpmc_a0
T9
gpmc_a1
11
gpmc_a1
T6
gpmc_a2
11
gpmc_a2
T7
gpmc_a3
10
gpmc_a3
P6
gpmc_a4
10
gpmc_a4
R9
gpmc_a5
11
gpmc_a5
R5
gpmc_a6
11
gpmc_a6
P5
gpmc_a7
11
gpmc_a7
N7
gpmc_a8
12
gpmc_a8
R4
gpmc_a9
12
gpmc_a9
N9
gpmc_a10
12
gpmc_a10
P9
gpmc_a11
11
gpmc_a11
P4
gpmc_a12
13
gpmc_a12
R3
gpmc_a13
12
gpmc_a13
T2
gpmc_a14
12
gpmc_a14
U2
gpmc_a15
12
gpmc_a15
1
2
3
5
6
14(1)
14(1)
gpmc_a26
gpmc_a16
gpmc_a0
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-63. Virtual Functions Mapping for GPMC (continued)
BALL NAME
Delay Mode Value
MUXMODE[15:0]
GPMC_VIRTUAL1
0
1
2
U1
gpmc_a16
12
gpmc_a16
P3
gpmc_a17
12
gpmc_a17
R2
gpmc_a18
12
gpmc_a18
K7
gpmc_a19
11
gpmc_a19
gpmc_a13
M7
gpmc_a20
11
gpmc_a20
gpmc_a14
J5
gpmc_a21
11
gpmc_a21
gpmc_a15
K6
gpmc_a22
11
gpmc_a22
gpmc_a16
J7
gpmc_a23
11
gpmc_a23
gpmc_a17
J4
gpmc_a24
11
gpmc_a24
gpmc_a18
3
5
6
14(1)
14(1)
gpmc_a23
gpmc_a13
gpmc_a24
gpmc_a14
J6
gpmc_a25
11
gpmc_a25
gpmc_a19
H4
gpmc_a26
11
gpmc_a26
gpmc_a20
H5
gpmc_a27
11
gpmc_a27
gpmc_a21
H6
gpmc_cs1
11
gpmc_cs1
gpmc_a22
T1
gpmc_cs0
14
gpmc_cs0
P2
gpmc_cs2
12
gpmc_cs2
P1
gpmc_cs3
10
gpmc_cs3
P7
gpmc_clk
12
gpmc_clk
gpmc_cs7
gpmc_wait1
N1
gpmc_advn_ale
13
gpmc_advn_ale
gpmc_cs6
gpmc_wait1
M5
gpmc_oen_ren
14
gpmc_oen_ren
M3
gpmc_wen
14
gpmc_wen
N6
gpmc_ben0
11
gpmc_ben0
gpmc_cs4
M4
gpmc_ben1
11
gpmc_ben1
gpmc_cs5
N2
gpmc_wait0
14
gpmc_wait0
gpmc_a25
gpmc_a15
E1
vin2a_clk0
11
gpmc_a27
gpmc_a17
H7
vin2a_fld0
11
gpmc_a27
gpmc_a18
G1
vin2a_hsync0
9
gpmc_a27
F5
vin2a_d8
9
gpmc_a26
E6
vin2a_d9
9
gpmc_a25
D3
vin2a_d10
9
gpmc_a24
F6
vin2a_d11
9
gpmc_a23
F6
vin2a_d11
9
AG5
vin1a_d11
9
gpmc_a1
gpmc_a20
gpmc_a2
gpmc_a23
gpmc_a19
gpmc_a21
gpmc_a3
gpmc_a22
gpmc_a23
gpmc_a23
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
263
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-63. Virtual Functions Mapping for GPMC (continued)
BALL
BALL NAME
Delay Mode Value
GPMC_VIRTUAL1
MUXMODE[15:0]
0
1
2
3
5
AF2
vin1a_d12
9
gpmc_a24
AF6
vin1a_d13
9
gpmc_a25
AF3
vin1a_d14
9
gpmc_a26
AF4
vin1a_d15
9
gpmc_a27
6
14(1)
14(1)
(1) Some signals listed are virtual functions that present alternate multiplexing options. These virtual functions are controlled via CTRL_CORE_ALT_SELECT_MUX or
CTRL_CORE_VIP_MUX_SELECT registers. For more information on how to use these options, refer to the Device TRM, Chapter Control Module, Section Pad Configuration Registers.
ADVANCE INFORMATION
264
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.8 I2C
The device includes 5 inter-integrated circuit (I2C) modules which provide an interface to other devices
compliant with Philips Semiconductors Inter-IC bus (I2C-bus™) specification version 2.1. External
components attached to this 2-wire serial bus can transmit/receive 8-bit data to/from the device through
the I2C module.
NOTE
Note that, on I2C1 and I2C2, due to characteristics of the open drain IO cells, HS mode is
not supported.
NOTE
Inter-integrated circuit i (i=1 to 5) module is also referred to as I2Ci.
Table 5-64, Table 5-65 and Figure 5-39 assume testing over the recommended operating conditions and
electrical characteristic conditions below.
Table 5-64. Timing Requirements for I2C Input Timings(1)
NO.
PARAMETER
DESCRIPTION
STANDARD MODE
MIN
FAST MODE
MAX
MIN
MAX
UNIT
I1
tc(SCL)
Cycle time, SCL
10
2.5
µs
I2
tsu(SCLH-SDAL)
Setup time, SCL high before SDA low (for a
repeated START condition)
4.7
0.6
µs
I3
th(SDAL-SCLL)
Hold time, SCL low after SDA low (for a START
and a repeated START condition)
4
0.6
µs
I4
tw(SCLL)
Pulse duration, SCL low
4.7
1.3
µs
I5
tw(SCLH)
Pulse duration, SCL high
4
0.6
µs
I6
tsu(SDAV-SCLH)
Setup time, SDA valid before SCL high
250
100(2)
I7
(3)
3.45
(4)
0
(3)
ns
(4)
th(SCLL-SDAV)
Hold time, SDA valid after SCL low
0
I8
tw(SDAH)
Pulse duration, SDA high between STOP and
START conditions
0.9
4.7
I9
tr(SDA)
Rise time, SDA
1000
20 + 0.1Cb
300(3)
ns
I10
tr(SCL)
Rise time, SCL
1000
20 + 0.1Cb
300(3)
ns
I11
tf(SDA)
Fall time, SDA
300
20 + 0.1Cb
300(3)
ns
I12
tf(SCL)
Fall time, SCL
300
20 + 0.1Cb
300(3)
ns
I13
tsu(SCLH-SDAH)
Setup time, SCL high before SDA high (for
STOP condition)
I14
tw(SP)
Pulse duration, spike (must be suppressed)
I15
Cb (5)
Capacitive load for each bus line
1.3
4
(5)
(5)
(5)
(5)
µs
0.6
0
400
µs
µs
50
ns
400
pF
(1) The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered
down.
(2) A Fast-mode I2C-bus™ device can be used in a Standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH)≥ 250 ns must then be
met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch
the LOW period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH) = 1000 + 250 = 1250 ns
(according to the Standard-mode I2C-Bus Specification) before the SCL line is released.
(3) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
265
ADVANCE INFORMATION
NOTE
For more information, see the Multimaster High-Speed I2C Controller section of the Device
TRM.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
undefined region of the falling edge of SCL.
(4) The maximum th(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal.
(5) Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
Table 5-65. Timing Requirements for I2C HS-Mode (I2C3/4/5 Only)(1)
NO.
PARAMETER
DESCRIPTION
I1
tc(SCL)
Cycle time, SCL
I2
tsu(SCLH-SDAL)
I3
Cb = 400 pF (2)
Cb = 100 pF MAX
MIN
MAX
MIN
UNIT
MAX
ADVANCE INFORMATION
0.294
0.588
µs
Set-up time, SCL high before
SDA low (for a repeated START
condition)
160
160
ns
th(SDAL-SCLL)
Hold time, SCL low after SDA
low (for a repeated START
condition)
160
160
ns
I4
tw(SCLL)
LOW period of the SCLH clock
160
320
ns
I5
tw(SCLH)
HIGH period of the SCLH clock
60
120
ns
I6
tsu(SDAV-SCLH)
Setup time, SDA valid vefore
SCL high
10
10
ns
I7
th(SCLL-SDAV)
Hold time, SDA valid after SCL
low
0
I13
tsu(SCLH-SDAH)
Setup time, SCL high before
SDA high (for a STOP condition)
160
I14
tw(SP)
Pulse duration, spike (must be
suppressed)
I15
Cb (2)
Capacitive load for SDAH and
SCLH lines
I16
Cb
Capacitive load for SDAH + SDA
line and SCLH + SCL line
(3)
70
0
(3)
150
160
0
10
ns
ns
0
10
ns
100
400
pF
400
400
pF
(1) I2C HS-Mode is only supported on I2C3/4/5. I2C HS-Mode is not supported on I2C1/2.
(2) For bus line loads Cb between 100 and 400 pF the timing parameters must be linearly interpolated.
(3) A device must internally provide a Data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH
signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time.
I9
I11
I2Ci_SDA
I6
I8
I14
I4
I13
I5
I10
I2Ci_SCL
I1
I12
I3
I7
I2
I3
Stop
Start
Repeated
Start
Stop
Figure 5-39. I2C Receive Timing
Table 5-66 and Figure 5-40 assume testing over the recommended operating conditions and electrical
characteristic conditions below.
266
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-66. Switching Characteristics Over Recommended Operating Conditions for I2C Output Timings(2)
I16
PARAMETER
STANDARD MODE
DESCRIPTION
MIN
FAST MODE
MAX
MIN
MAX
UNIT
tc(SCL)
Cycle time, SCL
10
2.5
µs
I17
tsu(SCLH-SDAL)
Setup time, SCL high before SDA low (for a
repeated START condition)
4.7
0.6
µs
I18
th(SDAL-SCLL)
Hold time, SCL low after SDA low (for a
START and a repeated START condition)
4
0.6
µs
I19
tw(SCLL)
Pulse duration, SCL low
4.7
1.3
µs
I20
tw(SCLH)
Pulse duration, SCL high
4
0.6
µs
I21
tsu(SDAV-SCLH)
Setup time, SDA valid before SCL high
250
100
ns
I22
th(SCLL-SDAV)
Hold time, SDA valid after SCL low (for I2C
bus devices)
I23
tw(SDAH)
Pulse duration, SDA high between STOP and
START conditions
I24
tr(SDA)
Rise time, SDA
1000
20 + 0.1Cb
300(3)
ns
I25
tr(SCL)
Rise time, SCL
1000
20 + 0.1Cb
300(3)
ns
I26
tf(SDA)
Fall time, SDA
300
20 + 0.1Cb
300(3)
ns
I27
tf(SCL)
Fall time, SCL
300
20 + 0.1Cb
300(3)
ns
I28
tsu(SCLH-SDAH)
Setup time, SCL high before SDA high (for
STOP condition)
I29
Cp
Capacitance for each I2C pin
0
3.45
0
4.7
0.9
1.3
µs
(1) (3)
(1) (3)
(1) (3)
4
µs
(1) (3)
0.6
µs
10
10
pF
(1) Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.
(2) Software must properly configure the I2C module registers to achieve the timings shown in this table. See the Device TRM for details.
(3) These timings apply only to I2C1 and I2C2. I2C3, I2C4, and I2C5 use standard LVCMOS buffers to emulate open-drain buffers and their
rise/fall times should be referenced in the device IBIS model.
NOTE
I2C emulation is achieved by configuring the LVCMOS buffers to output Hi-Z instead of
driving high when transmitting logic-1.
I24
I26
I2Ci_SDA
I21
I23
I19
I28
I20
I25
I2Ci_SCL
I27
I16
I18
I22
I17
I18
Stop
Start
Repeated
Start
Stop
Figure 5-40. I2C Transmit Timing
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
267
ADVANCE INFORMATION
NO.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5.10.6.9 HDQ1W
The module is intended to work with both HDQ and 1-Wire protocols. The protocols use a single wire to
communicate between the master and the slave. The protocols employ an asynchronous return to one
mechanism where, after any command, the line is pulled high.
NOTE
For more information, see the HDQ / 1-Wire section of the Device TRM.
5.10.6.9.1 HDQ / 1-Wire — HDQ Mode
Table 5-67 and Table 5-68 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 5-41, Figure 5-42, Figure 5-43, and Figure 5-44).
Table 5-67. HDQ/1-Wire Timing Requirements—HDQ Mode
NO.
PARAMETER
DESCRIPTION
ADVANCE INFORMATION
MIN
MAX
UNIT
190
250
µs
Read one data valid after HDQ low
32(2)
66(2)
µs
(2)
(2)
µs
320
µs
HDQ1
tCYCH
Read bit window timing
HDQ2
tHW1
HDQ3
tHW0
Read zero data hold after HDQ low
HDQ4
tRSPS
Response time from HDQ slave device(1)
70
190
145
(1) Defined by software.
(2) If the HDQ slave device drives a logic-low state after tHW0 maximum, it can be interpreted as a break pulse. For more information, see
Table 5-68 and the HDQ/1-Wire chapter of the Device TRM.
Table 5-68. HDQ / 1-Wire Switching Characteristics - HDQ Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
HDQ5
tB
Break timing
HDQ6
tBR
Break recovery time
HDQ7
tCYCD
Write bit windows timing
190
HDQ8
tDW1
Write one data valid after HDQ low
0.5
50
µs
HDQ9
tDW0
Write zero data hold after HDQ low
86
145
µs
HDQ5
190
µs
40
µs
µs
HDQ6
HDQ
Vayu_HDQ1W_01
Figure 5-41. HDQ Break and Break Recovery Timing — HDQ Interface Writing to Slave
HDQ1
HDQ3
HDQ2
HDQ
Vayu_HDQ1W_02
Figure 5-42. Device HDQ Interface Bit Read Timing (Data)
268
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
HDQ7
HDQ9
HDQ8
HDQ
Vayu_HDQ1W_03
Figure 5-43. Device HDQ Interface Bit Write Timing (Command / Address or Data)
Command_byte_written
HDQ4
0_(LSB)
Break
Data_byte_received
1
6
1
0_(LSB)
7_(MSB)
6
HDQ
Vayu_HDQ1W_04
Figure 5-44. HDQ Communication Timing
Table 5-69 and Table 5-70 assume testing over the recommended operating conditions and electrical
characteristic conditions below (see Figure 5-45, Figure 5-46, and Figure 5-47).
Table 5-69. HDQ / 1-Wire Timing Requirements - 1-Wire Mode
NO.
PARAMETER
DESCRIPTION
HDQ10
tPDH
Presence pulse delay high
HDQ11
tPDL
Presence pulse delay low
HDQ12
tRDV
Read data valid time
HDQ13
tREL
Read data release time
MIN
MAX
15
60
UNIT
µs
60
240
µs
tLOWR
15
µs
0
45
µs
Table 5-70. HDQ / 1-Wire Switching Characteristics - 1-Wire Mode
MIN
MAX
UNIT
HDQ14 tRSTL
NO.
PARAMETER
Reset time low
DESCRIPTION
480
960
µs
HDQ15 tRSTH
Reset time high
480
HDQ16 tSLOT
Bit cycle time
HDQ17 tLOW1
Write bit-one time
(2)
µs
60
120
µs
1
15
µs
60
120
µs
HDQ18 tLOW0
Write bit-zero time
HDQ19 tREC
Recovery time
1
HDQ20 tLOWR
Read bit strobe time(1)
1
µs
15
µs
(1) tLOWR (low pulse sent by the master) must be as short as possible to maximize the master sampling window.
(2) tLOW0 must be less than tSLOT.
HDQ15
HDQ14
HDQ10
HDQ11
1-WIRE
Vayu_HDQ1W_05
Figure 5-45. 1-Wire—Break (Reset)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
269
ADVANCE INFORMATION
5.10.6.9.2 HDQ/1-Wire—1-Wire Mode
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
HDQ16 and HDQ19
HDQ12 and HDQ13
HDQ20
1-WIRE
Vayu_HDQ1W_06
Figure 5-46. 1-Wire—Read Bit (Data)
HDQ16 and HDQ19
HDQ18
HDQ17
1-WIRE
Vayu_HDQ1W_07
Figure 5-47. 1-Wire—Write Bit-One Timing (Command / Address or Data)
5.10.6.10 UART
ADVANCE INFORMATION
The UART performs serial-to-parallel conversions on data received from a peripheral device and parallelto-serial conversion on data received from the CPU. There are 10 UART modules in the device. Only one
UART supports IrDA features. Each UART can be used for configuration and data exchange with a
number of external peripheral devices or interprocessor communication between devices.
The UARTi (where i = 1 to 10) include the following features:
• 16C750 compatibility
• 64-byte FIFO buffer for receiver and 64-byte FIFO for transmitter
• Baud generation based on programmable divisors N (where N = 1…16 384) operating from a fixed
functional clock of 48 MHz or 192 MHz
• Break character detection and generation
• Configurable data format:
– Data bit: 5, 6, 7, or 8 bits
– Parity bit: Even, odd, none
– Stop-bit: 1, 1.5, 2 bit(s)
• Flow control: Hardware (RTS/CTS) or software (XON/XOFF)
• Only UART1 module has extended modem control signals (DCD, RI, DTR, DSR)
• Only UART3 supports IrDA
NOTE
For more information, see the UART/IrDA/CIR section of the Device TRM.
Table 5-71, Table 5-72 and Figure 5-48 assume testing over the recommended operating conditions and
electrical characteristic conditions below.
Table 5-71. Timing Requirements for UART
NO.
PARAMETER
DESCRIPTION
MIN
MAX
(1)
(1)
ns
1.05U(1)
ns
U1
tw(RX)
Pulse width, receive data bit, 15/30/100 pF high or low
0.96U
U2
tw(CTS)
Pulse width, receive start bit, 15/30/100 pF high or low
0.96U(1)
U3
td(RTS-TX)
Delay time, transmit start bit to transmit data
P(2)
ns
U4
td(CTS-TX)
Delay time, receive start bit to transmit data
P(2)
ns
270
Specifications
1.05U
UNIT
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) U = UART baud time = 1 / programmed baud rate
(2) P = Clock period of the reference clock (FCLK, usually 48 MHz or 192 MHz).
Table 5-72. Switching Characteristics Over Recommended Operating Conditions for UART
NO.
PARAMETER
DESCRIPTION
MIN
MAX
15 pF
12
30 pF
0.23
UNIT
f(baud)
Maximum programmable baud rate
U5
tw(TX)
Pulse width, transmit data bit, 15/30/100 pF high or low
U(1) - 2
U(1) + 2
ns
U6
tw(RTS)
Pulse width, transmit start bit, 15/30/100 pF high or low
U(1) - 2
U(1) + 2
ns
100 pF
MHz
0.115
(1) U = UART baud time = 1/programmed baud rate
U2
U1
UARTi_RXD
Start
Bit
U6
U5
UARTi_TXD
Start
Bit
Data Bits
Figure 5-48. UART Timing
5.10.6.11 McSPI
The McSPI is a master/slave synchronous serial bus. There are four separate McSPI modules (SPI1,
SPI2, SPI3, and SPI4) in the device. All these four modules support up to four external devices (four chip
selects) and are able to work as both master and slave.
The McSPI modules include the following main features:
• Serial clock with programmable frequency, polarity, and phase for each channel
• Wide selection of SPI word lengths, ranging from 4 to 32 bits
• Up to four master channels, or single channel in slave mode
• Master multichannel mode:
– Full duplex/half duplex
– Transmit-only/receive-only/transmit-and-receive modes
– Flexible input/output (I/O) port controls per channel
– Programmable clock granularity
– SPI configuration per channel. This means, clock definition, polarity enabling and word width
• Power management through wake-up capabilities
• Programmable timing control between chip select and external clock generation
• Built-in FIFO available for a single channel.
• Each SPI module supports multiple chip select pins spim_cs[i], where i = 1 to 4.
NOTE
For more information, see the Serial Communication Interface section of the device TRM.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
271
ADVANCE INFORMATION
Data Bits
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
The McSPIm module (m = 1 to 4) is also referred to as SPIm.
CAUTION
The IO timings provided in this section are applicable for all combinations of
signals for SPI1 and SPI2. However, the timings are only valid for SPI3 and
SPI4 if signals within a single IOSET are used. The IOSETS are defined in the
Table 5-75.
Table 5-73, Figure 5-49 and Figure 5-50 present Timing Requirements for McSPI - Master Mode.
Table 5-73. Timing Requirements for SPI - Master Mode (1)(8)
NO.
PARAMETER
DESCRIPTION
MODE
(1) (2)
MAX
UNIT
ADVANCE INFORMATION
(3)
ns
0.5*P-1
ns
0.5*P-1
ns
SM1
tc(SPICLK)
Cycle time, spi_sclk
SM2
tw(SPICLKL)
Typical Pulse duration, spi_sclk low
SM3
tw(SPICLKH)
Typical Pulse duration, spi_sclk high
SM4
tsu(MISO-SPICLK)
Setup time, spi_d[x] valid before spi_sclk active edge (1)
4.4
ns
SM5
th(SPICLK-MISO)
Hold time, spi_d[x] valid after spi_sclk active edge (1)
3.9
ns
SM6
td(SPICLK-SIMO)
SPI1/2/3/4
MIN
(1)
(4)
(1)
Delay time, spi_sclk active edge to spi_d[x] transition
(4)
(1)
SM7
td(CS-SIMO)
Delay time, spi_cs[x] active edge to spi_d[x] transition
SM8
td(CS-SPICLK)
Delay time, spi_cs[x] active to spi_sclk first edge (1)
SPI1
-4.27
4.27
ns
SPI2
-4.32
4.32
ns
SPI3
-5.37
4.23
ns
SPI4
-3.81
4.41
ns
5
ns
MASTER_PHA0
B-4.6 (6)
ns
MASTER_PHA1
A-4.6 (7)
ns
MASTER_PHA0
A-4.6 (7)
ns
MASTER_PHA1
B-4.6 (6)
ns
(5)
(5)
SM9
td(SPICLK-CS)
20.8
Delay time, spi_sclk last edge to spi_cs[x] inactive (1)
(5)
(5)
(1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture
input data.
(2) Related to the SPI_CLK maximum frequency.
(3) 20.8ns cycle time = 48 MHz
(4) P = SPICLK period.
(5) SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.
(6) B = (TCS + 0.5) * TSPICLKREF * Fratio, where TCS is a bit field of the SPI_CH(i)CONF register and Fratio = Even ≥ 2.
(7) When P = 20.8 ns, A = (TCS + 1) * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register. When P > 20.8 ns, A = (TCS
+ 0.5) * Fratio * TSPICLKREF, where TCS is a bit field of the SPI_CH(i)CONF register.
(8) The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only
valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.
272
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
PHA=0
EPOL=1
spim_cs(OUT)
SM1
SM3
SM8
spim_sclk(OUT)
SM2
SM9
POL=0
SM1
SM3
SM2
POL=1
spim_sclk(OUT)
SM6
Bit n-1
spim_d(OUT)
SM6
Bit n-2
Bit n-3
Bit n-4
Bit 0
PHA=1
EPOL=1
spim_cs(OUT)
SM1
SM2
SM8
spim_sclk(OUT)
SM3
SM9
POL=0
SM1
SM2
SM3
POL=1
spim_sclk(OUT)
SM6
Bit n-1
spim_d(OUT)
SM6
Bit n-2
SM6
SM6
Bit n-3
Bit 1
Bit0
SPRS906_TIMING_McSPI_01
Figure 5-49. McSPI - Master Mode Transmit
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
273
ADVANCE INFORMATION
SM7
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
PHA=0
EPOL=1
spim_cs(OUT)
SM1
SM3
SM8
spim_sclk(OUT)
SM2
SM9
POL=0
SM1
SM3
SM2
POL=1
spim_sclk(OUT)
SM5
SM5
spim_d(IN)
SM4
SM4
Bit n-1
Bit n-2
Bit n-3
Bit n-4
Bit 0
ADVANCE INFORMATION
PHA=1
EPOL=1
spim_cs(OUT)
SM2
SM1
SM8
spim_sclk(OUT)
SM3
SM9
POL=0
SM1
SM2
SM3
POL=1
spim_sclk(OUT)
SM5
SM4
SM4
Bit n-1
spim_d(IN)
SM5
Bit n-2
Bit n-3
Bit 1
Bit 0
SPRS906_TIMING_McSPI_02
Figure 5-50. McSPI - Master Mode Receive
Table 5-74, Figure 5-51 and Figure 5-52 present Timing Requirements for McSPI - Slave Mode.
Table 5-74. Timing Requirements for SPI - Slave Mode(6)
NO.
PARAMETER
SS1 (2)(1) tc(SPICLK)
SS2(1)
(1)
tw(SPICLKL)
DESCRIPTION
MODE
Cycle time, spi_sclk
(3)
Typical Pulse duration, spi_sclk low
MIN
MAX
UNIT
62.5
ns
0.45P
(4)
ns
0.45P
(4)
ns
SS3
tw(SPICLKH)
Typical Pulse duration, spi_sclk high
SS4(1)
tsu(SIMO-SPICLK)
Setup time, spi_d[x] valid before spi_sclk active edge
5
ns
SS5(1)
th(SPICLK-SIMO)
Hold time, spi_d[x] valid after spi_sclk active edge
5
ns
(1)
td(SPICLK-SOMI)
Delay time, spi_sclk active edge to mcspi_somi transition
SS6
SPI1/2/3
2
26.1
ns
SPI4
2
18
ns
20.95
ns
SS7(5)
td(CS-SOMI)
Delay time, spi_cs[x] active edge to mcspi_somi transition
SS8(1)
tsu(CS-SPICLK)
Setup time, spi_cs[x] valid before spi_sclk first edge
5
ns
th(SPICLK-CS)
Hold time, spi_cs[x] valid after spi_sclk last edge
5
ns
(1)
SS9
274
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) This timing applies to all configurations regardless of SPI_CLK polarity and which clock edges are used to drive output data and capture
input data.
(2) When operating the SPI interface in RX-only mode, the minimum Cycle time is 26 ns (38.4 MHz)
(3) 62.5 ns Cycle time = 16 MHz
(4) P = SPICLK period.
(5) PHA = 0; SPI_CLK phase is programmable with the PHA bit of the SPI_CH(i)CONF register.
(6) The IO timings provided in this section are applicable for all combinations of signals for SPI1 and SPI2. However, the timings are only
valid for SPI3 and SPI4 if signals within a single IOSET are used. The IOSETs are defined in the following tables.
PHA=0
EPOL=1
spim_cs(IN)
SS1
SS2
SS8
spim_sclk(IN)
SS3
SS9
POL=0
ADVANCE INFORMATION
SS1
SS2
SS3
POL=1
spim_sclk(IN)
SS7
SS6
Bit n-1
spim_d(OUT)
SS6
Bit n-2
Bit n-3
Bit n-4
Bit 0
PHA=1
EPOL=1
spim_cs(IN)
SS1
SS2
SS8
spim_sclk(IN)
SS3
SS9
POL=0
SS1
SS3
SS2
POL=1
spim_sclk(IN)
SS6
Bit n-1
spim_d(OUT)
SS6
Bit n-2
SS6
SS6
Bit n-3
Bit 1
Bit 0
SPRS906_TIMING_McSPI_03
Figure 5-51. McSPI - Slave Mode Transmit
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
275
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
PHA=0
EPOL=1
spim_cs(IN)
SS1
SS2
SS8
spim_sclk(IN)
SS3
SS9
POL=0
SS1
SS2
SS3
POL=1
spim_sclk(IN)
SS5
SS4
SS4
SS5
Bit n-1
spim_d(IN)
Bit n-2
Bit n-3
Bit n-4
Bit 0
PHA=1
ADVANCE INFORMATION
EPOL=1
spim_cs(IN)
SS1
SS2
SS8
spim_sclk(IN)
SS3
SS9
POL=0
SS1
SS3
SS2
POL=1
spim_sclk(IN)
SS4
SS5
spim_d(IN)
SS4
SS5
Bit n-1
Bit n-2
Bit n-3
Bit 1
Bit 0
SPRS906_TIMING_McSPI_04
Figure 5-52. McSPI - Slave Mode Receive
In Table 5-75 are presented the specific groupings of signals (IOSET) for use with SPI3 and SPI4.
Table 5-75. McSPI3/4 IOSETs
Signal
IOSET1
BALL
IOSET2
MUX
BALL
IOSET3
MUX
BALL
IOSET4
IOSET5
IOSET6
MUX
BALL
MUX
BALL
MUX
BALL
MUX
V2
7
B12
3
C18
2
AC4
1
SPI3
spi3_sclk
AD9
8
E11
8
spi3_d1
AF9
spi3_d0
AE9
8
B10
8
Y1
7
A11
3
A21
2
AC7
1
8
C11
8
W9
7
B13
3
G16
2
AC6
spi3_cs0
1
AF8
8
D11
8
V9
7
A12
3
D17
2
AC9
1
spi3_cs1
-
-
B11
8
-
-
E14
3
-
-
AC3
1
spi3_cs2
-
-
F11
8
-
-
-
-
-
-
-
-
spi3_cs3
-
-
A10
8
-
-
-
-
-
-
-
-
spi4_sclk
N7
8
G1
8
V7
7
AA3
2
AC8
1
-
-
spi4_d1
R4
8
G6
8
U7
7
AB9
2
AD6
1
-
-
SPI4
276
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-75. McSPI3/4 IOSETs (continued)
Signal
IOSET1
IOSET2
IOSET3
BALL
MUX
BALL
MUX
IOSET4
IOSET5
IOSET6
BALL
MUX
BALL
MUX
BALL
MUX
BALL
MUX
spi4_d0
N9
8
F2
8
V6
7
AB3
2
AB8
1
-
-
spi4_cs0
P9
8
F3
8
U6
7
AA4
2
AB5
1
-
-
spi4_cs1
P4
8
-
-
Y1
8
-
-
-
-
-
-
spi4_cs2
R3
8
-
-
W9
8
-
-
-
-
-
-
spi4_cs3
T2
8
-
-
V9
8
-
-
-
-
-
-
The Quad SPI (QSPI) module is a type of SPI module that allows single, dual or quad read access to
external SPI devices. This module has a memory mapped register interface, which provides a direct
interface for accessing data from external SPI devices and thus simplifying software requirements. It
works as a master only. There is one QSPI module in the device and it is primary intended for fast
booting from quad-SPI flash memories.
General SPI features:
• Programmable clock divider
• Six pin interface (DCLK, CS_N, DOUT, DIN, QDIN1, QDIN2)
• 4 external chip select signals
• Support for 3-, 4- or 6-pin SPI interface
• Programmable CS_N to DOUT delay from 0 to 3 DCLKs
• Programmable signal polarities
• Programmable active clock edge
• Software controllable interface allowing for any type of SPI transfer
NOTE
For more information, see the Quad Serial Peripheral Interface section of the Device TRM.
CAUTION
The IO Timings provided in this section are only valid for some QSPI usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
CAUTION
The IO Timings provided in this section are only valid when all QSPI Chip
Selects used in a system are configured to use the same Clock Mode (either
Clock Mode 0 or Clock Mode3).
Table 5-76 and Table 5-77 present Timing and Switching Characteristics for Quad SPI Interface.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
277
ADVANCE INFORMATION
5.10.6.12 QSPI
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-76. Switching Characteristics for QSPI
No
PARAMETER
DESCRIPTION
Mode
Q1
tc(SCLK)
Cycle time, sclk
Manual IO Timing
Modes, Clock
Mode 0
10.41
MIN
ns
Manual IO Timing
Modes, Clock
Mode 3
13.02
ns
Bootmode, Clock
Mode 3
20.8
Q2
tw(SCLKL)
Pulse duration, sclk low
All
Y*P-1
(1)
Q3
tw(SCLKH)
Pulse duration, sclk high
All
Y*P-1
(1)
Q4
td(CS-SCLK)
Delay time, sclk falling edge to cs active
edge, CS3:0
Manual IO Timing
Modes
td(SCLK-CS)
Delay time, sclk falling edge to cs
inactive edge, CS3:0
UNIT
ns
ns
-M*P+2
(2) (3)
ns
-M*P-2.5 (2) (3) -M*P+2.5 (2) (3)
Bootmode
Q5
-M*P-1
(2) (3)
MAX
Manual IO Timing
Modes
Bootmode
ADVANCE INFORMATION
Manual IO Timing
Modes
N*P-1
(2) (3)
N*P+2
(2) (3)
N*P-2.5 (2) (3)
N*P+2.5 (2) (3)
-1
2
ns
Q6
td(SCLK-D1)
Delay time, sclk falling edge to d[0]
transition
-2.5
2.5
Q7
tena(CS-D1LZ)
Enable time, cs active edge to d[0] driven
(lo-z)
All
-P-3.5
-P+2.5
ns
Q8
tdis(CS-D1Z)
Disable time, cs active edge to d[0] tristated (hi-z)
All
-P-2.5
-P+2.0
ns
Q9
td(SCLK-D0)
Delay time, sclk first falling edge to first
d[0] transition
Manual IO Timing
Modes, PHA=0
Only
-1-P
2-P
ns
Bootmode, PHA=0
Only
-2.5-P
2.5-P
Bootmode
ns
(1) The Y parameter is defined as follows:
If DCLK_DIV is 0 or ODD then, Y equals 0.5.
If DCLK_DIV is EVEN then, Y equals (DCLK_DIV/2) / (DCLK_DIV+1).
For best performance, it is recommended to use a DCLK_DIV of 0 or ODD to minimize the duty cycle distortion. The HSDIVIDER on
CLKOUTX2_H13 output of DPLL_PER can be used to achieve the desired clock divider ratio. All required details about clock division
factor DCLK_DIV can be found in the Device TRM.
(2) P = SCLK period.
(3) M = QSPI_SPI_DC_REG.DDx + 1 when Clock Mode 0.
M = QSPI_SPI_DC_REG.DDx when Clock Mode 3.
N = 2 when Clock Mode 0.
N = 3 when Clock Mode 3.
278
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
PHA=1
cs
Q5
Q1
POL=1
Q4
Q3
Q2
sclk
Q15
Q14
Q6
Q7
Q6
Command
Bit n-1
d[0]
Command
Bit n-2
Q12 Q13
Read Data
Bit 1
Read Data
Bit 0
Q12 Q13
Read Data
Bit 1
d[3:1]
Read Data
Bit 0
SPRS85v_TIMING_OSPI1_01
Figure 5-53. QSPI Read (Clock Mode 3)
PHA=0
cs
Q5
Q4
Q1
Q2
POL=0
Q3
sclk
POL=0
rtclk
Q7
d[0]
Q6
Q9
Command
Command
Bit n-1
Bit n-2
Q12 Q13
Read Data
Bit 1
Q12 Q13
Read Data
Bit 0
Q12 Q13
Q12 Q13
Read Data
Read Data
Bit 1
Bit 0
d[3:1]
SPRS85v_TIMING_OSPI1_02
Figure 5-54. QSPI Read (Clock Mode 0)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
279
ADVANCE INFORMATION
Q15
Q14
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
CAUTION
The IO Timings provided in this section are only valid for some QSPI usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-77. Timing Requirements for QSPI(2)(3)
No
PARAMETER
DESCRIPTION
Q12
tsu(D-RTCLK)
Q13
ADVANCE INFORMATION
Q14
Q15
Mode
MIN
Setup time, d[3:0] valid before falling rtclk
edge
Manual IO Timing Modes,
Clock Mode 0
2.9
ns
tsu(D-SCLK)
Setup time, d[3:0] valid before falling sclk
edge
Manual IO Timing Modes,
Clock Mode 3
5.7
ns
Boot Mode, Clock Mode 3
12.3
ns
th(RTCLK-D)
Hold time, d[3:0] valid after falling rtclk
edge
Manual IO Timing Mode,
Clock Mode 0
-0.1
ns
th(SCLK-D)
Hold time, d[3:0] valid after falling sclk
edge
Manual IO Timing Mode,
Clock Mode 3
0.1
ns
Boot Mode, Clock Mode 3
0.1
ns
tsu(D-SCLK)
Setup time, final d[3:0] bit valid before
final falling sclk edge
Manual IO Timing Mode,
Clock Mode 3
5.7-P (1)
ns
Boot Mode, Clock Mode 3
12.3-P (1)
ns
Manual IO Timing Mode,
Clock Mode 3
0.1+P (1)
ns
Boot Mode, Clock Mode 3
0.1+P (1)
ns
th(SCLK-D)
Hold time, final d[3:0] bit valid after final
falling sclk edge
MAX
UNIT
(1) P = SCLK period.
(2) Clock Modes 1 and 2 are not supported.
(3) The Device captures data on the falling clock edge in Clock Mode 0 and 3, as opposed to the traditional rising clock edge. Although
non-standard, the falling-edge-based setup and hold time timings have been designed to be compatible with standard SPI devices that
launch data on the falling edge in Clock Modes 0 and 3.
PHA=1
cs
Q5
POL=1
Q1
Q4
Q3
Q2
sclk
Q7
d[0]
Command
Bit n-1
Command
Bit n-2
Q8
Q6
Q6
Q6
Q6
Write Data
Bit 1
Write Data
Bit 0
d[3:1]
SPRS85v_TIMING_OSPI1_03
Figure 5-55. QSPI Write (Clock Mode 3)
280
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
PHA=0
cs
Q5
Q4
Q1
Q2
POL=0
Q3
sclk
Q7
d[0]
Q9
Q6
Command Command
Bit n-1
Bit n-2
Q6
Q8
Q6
Write Data
Bit 1
Write Data
Bit 0
d[3:1]
Figure 5-56. QSPI Write (Clock Mode 0)
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for QSPI. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-78, Manual
Functions Mapping for QSPI for a definition of the Manual modes.
Table 5-78 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
281
ADVANCE INFORMATION
SPRS85v_TIMING_OSPI1_04
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-78. Manual Functions Mapping for QSPI
BALL
BALL NAME
QSPI_MODE0_MANUAL1
QSPI_MODE3_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
1
R3
gpmc_a13
0
0
0
0
CFG_GPMC_A13_IN
qspi1_rtclk
ADVANCE INFORMATION
T2
gpmc_a14
2149
1052
0
0
CFG_GPMC_A14_IN
qspi1_d3
U2
gpmc_a15
2121
997
0
0
CFG_GPMC_A15_IN
qspi1_d2
U1
gpmc_a16
2159
1134
0
0
CFG_GPMC_A16_IN
qspi1_d0
U1
gpmc_a16
0
0
0
0
CFG_GPMC_A16_OUT
qspi1_d0
P3
gpmc_a17
2135
1085
0
0
CFG_GPMC_A17_IN
qspi1_d1
R2
gpmc_a18
0
0
151
0
CFG_GPMC_A18_OUT
qspi1_sclk
T7
gpmc_a3
0
0
0
0
CFG_GPMC_A3_OUT
qspi1_cs2
P6
gpmc_a4
0
0
0
0
CFG_GPMC_A4_OUT
qspi1_cs3
P2
gpmc_cs2
0
0
0
0
CFG_GPMC_CS2_OUT
qspi1_cs0
P1
gpmc_cs3
0
0
22
0
CFG_GPMC_CS3_OUT
qspi1_cs1
5.10.6.13 McASP
The multichannel audio serial port (McASP) functions as a general-purpose audio serial port optimized for the needs of multichannel audio
applications. The McASP is useful for time-division multiplexed (TDM) stream, Inter-Integrated Sound (I2S) protocols, and inter-component digital
audio interface transmission (DIT).
The device have integrated 8 McASP modules (McASP1-McASP8) with:
• McASP1 and McASP2 modules supporting 16 channels with independent TX/RX clock/sync domain
• McASP3 through McASP8 modules supporting 4 channels with independent TX/RX clock/sync domain
NOTE
For more information, see the Multichannel Audio Serial Port section of the Device TRM.
CAUTION
The IO Timings provided in this section are only valid for some McASP usage modes when the corresponding Virtual IO
Timings or Manual IO Timings are configured as described in the tables found in this section.
Table 5-79, Table 5-80, Table 5-81, and Figure 5-57 present Timing Requirements for McASP1 to McASP8.
282
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-79. Timing Requirements for McASP1 (1)
NO.
DESCRIPTION
tc(AHCLKX)
Cycle time, AHCLKX
ASP2
tw(AHCLKX)
Pulse duration, AHCLKX high or low
ASP3
tc(ACLKRX)
Cycle time, ACLKR/X
ASP4
tw(ACLKRX)
Pulse duration, ACLKR/X high or low
ASP5
tsu(AFSRX-ACLK)
Setup time, AFSR/X input valid before ACLKR/X
ASP6
ASP7
ASP8
th(ACLK-AFSRX)
tsu(AXR-ACLK)
th(ACLK-AXR)
MODE
MIN
MAX
20
0.35P
Hold time, AFSR/X input valid after ACLKR/X
Hold time, AXR input valid after ACLKR/X
ns
(2)
ns
20
ns
0.5R(3) 3
ns
ACLKR/X int
20
ns
ACLKR/X ext in
ACLKR/X ext out
4
ns
ACLKR/X int
Setup time, AXR input valid before ACLKR/X
UNIT
-1
ns
ACLKR/X ext in
ACLKR/X ext out
2.21
ns
ACLKR/X int
21.9
ns
ACLKR/X ext in
ACLKR/X ext out
4.42
ns
-1
ns
2.52
ns
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
(3) R = ACLKR/X period in ns.
Table 5-80. Timing Requirements for McASP2 (1)
PARAMETER
DESCRIPTION
ASP1
NO.
tc(AHCLKX)
Cycle time, AHCLKX
MODE
ASP2
tw(AHCLKX)
Pulse duration, AHCLKX high or low
ASP3
tc(ACLKRX)
Cycle time, ACLKR/X
tw(ACLKRX)
0.35P
Any Other Conditions
Pulse duration, ACLKR/X high or low
tsu(AFSRX-ACLK)
th(ACLK-AFSRX)
ns
(2)
ns
20
ns
ns
0.5R(3) 3
ns
0.38R
(3)
ns
ACLKR/X int
20.7
ns
ACLKR/X ext in
ACLKR/X ext out
3.9
ns
3
ns
ACLKR/X int
-1
ns
ACLKR/X ext in
ACLKR/X ext out
3.2
ns
3
ns
Any Other Conditions
Setup time, AFSR/X input valid before ACLKR/X
ACLKR/X ext in
ACLKR/X ext out "80M"
Virtual IO Timing Modes
ASP6
UNIT
12.5
ACLKX/AFSX (In Sync
Mode), ACLKR/AFSR (In
Async Mode), and AXR
are all inputs "80M"
Virtual IO Timing Modes
ASP5
MAX
20
ACLKX/AFSX (In Sync
Mode), ACLKR/AFSR (In
Async Mode), and AXR
are all inputs "80M"
Virtual IO Timing Mode
ASP4
MIN
Hold time, AFSR/X input valid after ACLKR/X
ACLKR/X ext in
ACLKR/X ext out "80M"
Virtual IO Timing Modes
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
283
ADVANCE INFORMATION
PARAMETER
ASP1
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-80. Timing Requirements for McASP2 (1) (continued)
NO.
ASP7
PARAMETER
DESCRIPTION
tsu(AXR-ACLK)
Setup time, AXR input valid before ACLKR/X
MODE
MIN
ACLKR/X int
21.4
ns
ACLKR/X ext in
ACLKR/X ext out
3.9
ns
3
ns
ACLKR/X int
-1
ns
ACLKR/X ext in
ACLKR/X ext out
3.2
ns
3
ns
ACLKR/X ext in
ACLKR/X ext out "80M"
Virtual IO Timing Modes
ASP8
th(ACLK-AXR)
Hold time, AXR input valid after ACLKR/X
ACLKR/X ext in
ACLKR/X ext out "80M"
Virtual IO Timing Modes
MAX
UNIT
ADVANCE INFORMATION
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
(3) R = ACLKR/X period in ns.
Table 5-81. Timing Requirements for McASP3/4/5/6/7/8
NO.
PARAMETER
DESCRIPTION
ASP1
tc(AHCLKX)
Cycle time, AHCLKX
ASP2
tw(AHCLKX)
Pulse duration, AHCLKX high or low
ASP3
tc(ACLKRX)
Cycle time, ACLKR/X
ASP4
tw(ACLKRX)
Pulse duration, ACLKR/X high or low
ASP5
tsu(AFSRX-ACLK)
Setup time, AFSR/X input valid before ACLKR/X
ASP6
ASP7
ASP8
th(ACLK-AFSRX)
tsu(AXR-ACLK)
th(ACLK-AXR)
(1)
MODE
Hold time, AFSR/X input valid after ACLKR/X
Setup time, AXR input valid before ACLKX
Hold time, AXR input valid after ACLKX
MIN
20
0.35P
MAX
UNIT
ns
(2)
ns
20
ns
(3)
0.5R 3
ns
ACLKR/X int
20.2
ns
ACLKR/X ext in
ACLKR/X ext out
4.9
ns
-1
ns
ACLKR/X ext in
ACLKR/X ext out
ACLKR/X int
2.26
ns
ACLKX int
(ASYNC=0)
20.8
ns
ACLKR/X ext in
ACLKR/X ext out
5.75
ns
ACLKX int
(ASYNC=0)
-0.9
ns
ACLKR/X ext in
ACLKR/X ext out
2.87
ns
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1 (NOT SUPPORTED)
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
(3) R = ACLKR/X period in ns.
284
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
ASP2
ASP1
ASP2
ASP4
ASP4
ASP3
ASP6
ADVANCE INFORMATION
ASP5
ASP8
ASP7
A.
B.
For CLKRP = CLKXP =
receiver is configured for
For CLKRP = CLKXP =
receiver is configured for
0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP
falling edge (to shift data in).
1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP
rising edge (to shift data in).
Figure 5-57. McASP Input Timing
CAUTION
The IO Timings provided in this section are only valid for some McASP usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-82, Table 5-83, Table 5-84, and Figure 5-58 present Switching Characteristics Over
Recommended Operating Conditions for McASP1 to McASP8.
Table 5-82. Switching Characteristics Over Recommended Operating Conditions for McASP1
NO.
PARAMETER
DESCRIPTION
MODE
ASP9
tc(AHCLKX)
Cycle time, AHCLKX
ASP10
tw(AHCLKX)
Pulse duration, AHCLKX high or low
MIN
(1)
MAX
20
ns
0.5P 2.5 (2)
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
285
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-82. Switching Characteristics Over Recommended Operating Conditions for McASP1
(1)
(continued)
PARAMETER
DESCRIPTION
ASP11
NO.
tc(ACLKRX)
Cycle time, ACLKR/X
MODE
ASP12
tw(ACLKRX)
Pulse duration, ACLKR/X high or low
ASP13
td(ACLK-AFSXR)
Delay time, ACLKR/X transmit edge to AFSX/R output valid
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
ASP14
td(ACLK-AXR)
Delay time, ACLKR/X transmit edge to AXR output valid
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
MIN
MAX
UNIT
20
ns
0.5R(3) 2.5
ns
-0.21
6
ns
2
23.9
ns
-1.8
6.9
ns
2
25.6
ns
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
ADVANCE INFORMATION
(3) R = ACLKR/X period in ns.
Table 5-83. Switching Characteristics Over Recommended Operating Conditions for McASP2
PARAMETER
DESCRIPTION
ASP9
NO.
tc(AHCLKX)
Cycle time, AHCLKX
ASP10
tw(AHCLKX)
Pulse duration, AHCLKX high or low
ASP11
tc(ACLKRX)
Cycle time, ACLKR/X
ASP12
tw(ACLKRX)
Pulse duration, ACLKR/X high or low
ASP13
td(ACLK-AFSXR)
Delay time, ACLKR/X transmit edge to AFSX/R output valid
ASP14
td(ACLK-AXR)
MODE
Delay time, ACLKR/X transmit edge to AXR output valid
MIN
MAX
(1)
UNIT
20
ns
0.5P 2.5 (2)
ns
20
ns
0.5R(3) 2.5
ns
ACLKR/X int
0
6
ns
ACLKR/X ext in
ACLKR/X ext out
2
25.2
ns
-1.29
6.11
ns
2
24.8
ns
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
(3) R = ACLKR/X period in ns.
Table 5-84. Switching Characteristics Over Recommended Operating Conditions for McASP3/4/5/6/7/8
NO.
PARAMETER
DESCRIPTION
MODE
ASP9
tc(AHCLKX)
Cycle time, AHCLKX
ASP10
tw(AHCLKX)
Pulse duration, AHCLKX high or low
ASP11
tc(ACLKRX)
Cycle time, ACLKR/X
ASP12
tw(ACLKRX)
Pulse duration, ACLKR/X high or low
ASP13
td(ACLK-AFSXR)
Delay time, ACLKR/X transmit edge to AFSX/R output valid
ACLKR/X int
ACLKR/X ext in
ACLKR/X ext out
286
Specifications
MIN
MAX
(1)
UNIT
20
ns
0.5P 2.5 (2)
ns
20
ns
0.5R(3) 2.5
ns
-0.74
6
ns
2
26.4
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-84. Switching Characteristics Over Recommended Operating Conditions for McASP3/4/5/6/7/8
(1)
(continued)
NO.
ASP14
PARAMETER
DESCRIPTION
td(ACLK-AXR)
Delay time, ACLKR/X transmit edge to AXR output valid
MODE
MIN
MAX
UNIT
ACLKR/X int
-1.68
6.97
ns
ACLKR/X ext in
ACLKR/X ext out
1.07
25.9
ns
(1) ACLKR internal: ACLKRCTL.CLKRM = 1, PDIR.ACLKR = 1
ACLKR external input: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0
ACLKR external output: ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1
ACLKX internal: ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1
ACLKX external input: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0
ACLKX external output: ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1
(2) P = AHCLKX period in ns.
ADVANCE INFORMATION
(3) R = ACLKR/X period in ns.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
287
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
ASP9
www.ti.com
ASP10
ASP10
ASP12
ASP11
ASP12
ASP13
ASP13
ASP13
ASP13
ADVANCE INFORMATION
ASP13
ASP13
ASP13
ASP14
ASP15
A.
B.
For CLKRP = CLKXP =
receiver is configured for
For CLKRP = CLKXP =
receiver is configured for
1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP
rising edge (to shift data in).
0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP
falling edge (to shift data in).
Figure 5-58. McASP Output Timing
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-33 and described in the Device TRM,
Control Module Chapter.
Table 5-85 through Table 5-92 explain all cases with Virtual Mode Details for McASP1/2/3/4/5/6/7/8 (see
Figure 5-59 through Figure 5-66).
288
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-85. Virtual Mode Case Details for McASP1
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
COIFOI CLKX / FSX: Output CLKR /
FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP1_VIRTUAL3_ASYNC_RX
2
COIFIO
CLKX / FSR: Output CLKR
/ FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP1_VIRTUAL3_ASYNC_RX
CLKR / FSR: Output CLKX
/ FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP1_VIRTUAL3_ASYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP1_VIRTUAL1_ASYNC_TX
CIOFOI CLKR / FSX: Output CLKX /
FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP1_VIRTUAL3_ASYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP1_VIRTUAL1_ASYNC_TX
3
4
CIOFIO
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
6
CO-FOCI-FO-
CLKX / FSX: Output
FSX: Output CLKX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
See Figure 5-63
AXR(Outputs)/CLKX/FSX
MCASP1_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP1_VIRTUAL2_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP1_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP1_VIRTUAL2_SYNC_RX
8
CO-FI-
CLKX: Output FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
See Figure 5-64
See Figure 5-65
See Figure 5-66
Table 5-86. Virtual Mode Case Details for McASP2
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
2
3
4
COIFOI
COIFIO
CIOFIO
CIOFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)(1)
AXR(Inputs)/CLKR/FSR
Default (No Virtual Mode)(1)
AXR(Inputs)/CLKR/FSR
MCASP2_VIRTUAL1_ASYNC_RX_80M(
See Figure 5-59
2)
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP2_VIRTUAL2_ASYNC_RX
See Figure 5-60
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP2_VIRTUAL2_ASYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP2_VIRTUAL3_ASYNC_TX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP2_VIRTUAL2_ASYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP2_VIRTUAL3_ASYNC_TX
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
CO-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
6
CI-FO-
FSX: Output CLKX: Input
AXR(Outputs)/CLKX/FSX
MCASP2_VIRTUAL4_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP2_VIRTUAL4_SYNC_RX
AXR(Outputs)/CLKX/FSX
MCASP2_VIRTUAL4_SYNC_RX(1)
7
CI-FI-
CLKX / FSX: Input
AXR(Inputs)/CLKX/FSX
8
CO-FI-
CLKX: Output FSX: Input
Default (No Virtual Mode)
MCASP2_VIRTUAL4_SYNC_RX
See Figure 5-63
See Figure 5-64
See Figure 5-65
(1)
AXR(Inputs)/CLKX/FSX
MCASP2_VIRTUAL5_SYNC_RX_80M(2)
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
See Figure 5-66
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
289
ADVANCE INFORMATION
5
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) Used up to 50 MHz. Should also be used in a CI-FI- mixed case where AXR operate as both inputs and outputs (that is, AXR are
bidirectional).
(2) Used in 80 MHz input only mode when AXR, CLKX and FSX are all inputs.
Table 5-87. Virtual Mode Case Details for McASP3
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
2
COIFOI
COIFIO
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP3_VIRTUAL2_SYNC_RX
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP3_VIRTUAL2_SYNC_RX
3
CIOFIO
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP3_VIRTUAL2_SYNC_RX
4
CIOFOI
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP3_VIRTUAL2_SYNC_RX
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
ADVANCE INFORMATION
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
CO-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
6
CI-FO-
FSX: Output CLKX: Input
AXR(Outputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP3_VIRTUAL2_SYNC_RX
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
8
CO-FI-
CLKX: Output FSX: Input
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Table 5-88. Virtual Mode Case Details for McASP4
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
COIFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP4_VIRTUAL1_SYNC_RX
2
COIFIO
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP4_VIRTUAL1_SYNC_RX
3
CIOFIO
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP4_VIRTUAL1_SYNC_RX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP4_VIRTUAL1_SYNC_RX
4
CIOFOI
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
CO-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
6
CI-FO-
FSX: Output CLKX:
Input
AXR(Outputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP4_VIRTUAL1_SYNC_RX
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
7
8
290
CI-FICO-FI-
CLKX: Output FSX:
Input
Default (No Virtual Mode)
Specifications
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-89. Virtual Mode Case Details for McASP5
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
COIFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP5_VIRTUAL1_SYNC_RX
2
COIFIO
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP5_VIRTUAL1_SYNC_RX
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP5_VIRTUAL1_SYNC_RX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP5_VIRTUAL1_SYNC_RX
3
4
CIOFIO
CIOFOI
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
6
CO-FOCI-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
FSX: Output CLKX:
Input
AXR(Outputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP5_VIRTUAL1_SYNC_RX
8
CO-FI-
CLKX: Output FSX:
Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Table 5-90. Virtual Mode Case Details for McASP6
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
2
3
4
COIFOI
COIFIO
CIOFIO
CIOFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP6_VIRTUAL1_SYNC_RX
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP6_VIRTUAL1_SYNC_RX
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP6_VIRTUAL1_SYNC_RX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP6_VIRTUAL1_SYNC_RX
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
CO-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
6
CI-FO-
FSX: Output CLKX: Input
AXR(Outputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP6_VIRTUAL1_SYNC_RX
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
8
CO-FI-
CLKX: Output FSX: Input
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
291
ADVANCE INFORMATION
5
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-91. Virtual Mode Case Details for McASP7
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
COIFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP7_VIRTUAL2_SYNC_RX
2
COIFIO
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP7_VIRTUAL2_SYNC_RX
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP7_VIRTUAL2_SYNC_RX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP7_VIRTUAL2_SYNC_RX
3
4
CIOFIO
CIOFOI
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
6
CO-FOCI-FO-
CLKX / FSX: Output
FSX: Output CLKX: Input
ADVANCE INFORMATION
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Outputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP7_VIRTUAL2_SYNC_RX
8
CO-FI-
CLKX: Output FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Table 5-92. Virtual Mode Case Details for McASP8
No.
CASE
CASE Description
Virtual Mode Settings
Signals
Notes
Virtual Mode Value
IP Mode : ASYNC
1
2
3
4
COIFOI
COIFIO
CIOFIO
CIOFOI
CLKX / FSX: Output
CLKR / FSR: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP8_VIRTUAL1_SYNC_RX
CLKX / FSR: Output
CLKR / FSX: Input
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKR/FSR
MCASP8_VIRTUAL1_SYNC_RX
CLKR / FSR: Output
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP8_VIRTUAL1_SYNC_RX
CLKR / FSX: Output
CLKX / FSR: Input
AXR(Outputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKR/FSR
MCASP8_VIRTUAL1_SYNC_RX
See Figure 5-59
See Figure 5-60
See Figure 5-61
See Figure 5-62
IP Mode : SYNC (CLKR / FSR internally generated from CLKX / FSX)
5
CO-FO-
CLKX / FSX: Output
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
6
CI-FO-
FSX: Output CLKX: Input
AXR(Outputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
7
CI-FI-
CLKX / FSX: Input
AXR(Outputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
AXR(Inputs)/CLKX/FSX
MCASP8_VIRTUAL1_SYNC_RX
AXR(Outputs)/CLKX/FSX
Default (No Virtual Mode)
AXR(Inputs)/CLKX/FSX
Default (No Virtual Mode)
8
292
CO-FI-
CLKX: Output FSX: Input
Specifications
See Figure 5-63
See Figure 5-64
See Figure 5-65
See Figure 5-66
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
ADVANCE INFORMATION
RXDATA
Figure 5-59. McASP1-8 COIFOI – ASYNC Mode
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
RXDATA
Figure 5-60. McASP1-8 COIFIO – ASYNC Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
293
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
McASP
www.ti.com
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
ADVANCE INFORMATION
RXDATA
Figure 5-61. McASP1-8 CIOFIO – ASYNC Mode
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
RXDATA
Figure 5-62. McASP1-8 CIOFOI – ASYNC Mode
294
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
ADVANCE INFORMATION
RXDATA
Figure 5-63. McASP1-8 CO-FO- – SYNC Mode
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
RXDATA
Figure 5-64. McASP1-8 CI-FO- – SYNC Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
295
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
ADVANCE INFORMATION
RXDATA
Figure 5-65. McASP1-8 CI-FI- – SYNC Mode
McASP
SoC IOs
CLKX
FSX
TXDATA
CLKR
FSR
RXDATA
Figure 5-66. McASP1-8 CO-FI- – SYNC Mode
Virtual IO Timings Modes must be used to guarantee some IO timings for McASP1. See Table 5-33,
Modes Summary for a list of IO timings requiring the use of Virtual IO Timings Modes. See Table 5-93,
Virtual Functions Mapping for McASP1 for a definition of the Virtual modes.
Table 5-93 presents the values for DELAYMODE bitfield.
296
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-93. Virtual Functions Mapping for McASP1(1)
BALL NAME
Delay Mode Value
MUXMODE[15:0]
MCASP1_VIRTUAL1
_ASYNC_TX
MCASP1_VIRTUAL2
_SYNC_RX
MCASP1_VIRTUAL3
_ASYNC_RX
0
1
2
E21
gpio6_14
11
15
14
F20
gpio6_15
11
15
14
mcasp1_axr8
mcasp1_axr9
F21
gpio6_16
11
15
14
mcasp1_axr10
D18
xref_clk0
0
15
14
mcasp1_axr4
E17
xref_clk1
0
15
14
mcasp1_axr5
B26
xref_clk2
5
15
14
mcasp1_axr6
C23
xref_clk3
5
15
14
mcasp1_axr7
C14
mcasp1_aclkx
8
15
14
D14
mcasp1_fsx
12
15
14
mcasp1_fsx
B14
mcasp1_aclkr
11
N/A
15
mcasp1_aclkr
ADVANCE INFORMATION
BALL
mcasp1_aclkx
J14
mcasp1_fsr
11
N/A
15
mcasp1_fsr
G12
mcasp1_axr0
8
15
14
mcasp1_axr0
F12
mcasp1_axr1
8
15
14
mcasp1_axr1
G13
mcasp1_axr2
10
15
14
mcasp1_axr2
J11
mcasp1_axr3
10
15
14
mcasp1_axr3
E12
mcasp1_axr4
10
15
14
mcasp1_axr4
F13
mcasp1_axr5
10
15
14
mcasp1_axr5
C12
mcasp1_axr6
10
15
14
mcasp1_axr6
D12
mcasp1_axr7
10
15
14
mcasp1_axr7
B12
mcasp1_axr8
6
15
14
mcasp1_axr8
A11
mcasp1_axr9
6
15
14
mcasp1_axr9
B13
mcasp1_axr10
6
15
14
mcasp1_axr10
A12
mcasp1_axr11
6
15
14
mcasp1_axr11
E14
mcasp1_axr12
6
15
14
mcasp1_axr12
A13
mcasp1_axr13
6
15
14
mcasp1_axr13
G14
mcasp1_axr14
6
15
14
mcasp1_axr14
F14
mcasp1_axr15
6
15
14
mcasp1_axr15
(1) NA in this table stands for Not Applicable
Virtual IO Timings Modes must be used to guarantee some IO timings for McASP2. See Table 5-33, Modes Summary for a list of IO timings
requiring the use of Virtual IO Timings Modes. See Table 5-94, Virtual Functions Mapping for McASP2 for a definition of the Virtual modes.
Table 5-94 presents the values for DELAYMODE bitfield.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
297
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-94. Virtual Functions Mapping for McASP2(1)
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:0]
MCASP2_
VIRTUAL1_
ASYNC_RX_
80M
MCASP2_
VIRTUAL2_
ASYNC_RX
MCASP2_
VIRTUAL3_
ASYNC_TX
MCASP2_
VIRTUAL4_
SYNC_RX
MCASP2_
VIRTUAL5_
SYNC_RX_8
0M
0
1
D18
xref_clk0
10
9
4
8
6
mcasp2_axr8
E17
xref_clk1
10
9
4
8
6
mcasp2_axr9
mcasp2_axr10
2
ADVANCE INFORMATION
B26
xref_clk2
13
12
0
11
10
C23
xref_clk3
13
12
0
11
10
A19
mcasp2_aclkx
15
14
5
10
9
A18
mcasp2_fsx
15
14
5
10
9
mcasp2_fsx
E15
mcasp2_aclkr
15
14
10
N/A
N/A
mcasp2_aclkr
A20
mcasp2_fsr
15
14
10
N/A
N/A
mcasp2_fsr
B15
mcasp2_axr0
15
14
9
13
12
mcasp2_axr0
A15
mcasp2_axr1
15
14
9
13
12
mcasp2_axr1
C15
mcasp2_axr2
15
14
4
10
9
mcasp2_axr2
A16
mcasp2_axr3
15
14
4
10
9
mcasp2_axr3
D15
mcasp2_axr4
15
14
7
13
12
mcasp2_axr4
B16
mcasp2_axr5
15
14
7
13
12
mcasp2_axr5
B17
mcasp2_axr6
15
14
7
13
12
mcasp2_axr6
A17
mcasp2_axr7
15
14
7
13
12
mcasp2_axr7
B18
mcasp3_aclkx
15
14
5
10
9
mcasp2_axr12
F15
mcasp3_fsx
15
14
4
10
9
mcasp2_axr13
B19
mcasp3_axr0
15
14
4
10
9
mcasp2_axr14
C17
mcasp3_axr1
15
14
3
10
8
mcasp2_axr15
mcasp2_axr11
mcasp2_aclkx
(1) NA in this table stands for Not Applicable.
Virtual IO Timings Modes must be used to guarantee some IO timings for McASP3/4/5/6/7/8. See Table 5-33, Modes Summary for a list of IO
timings requiring the use of Virtual IO Timings Modes. See Table 5-95, Virtual Functions Mapping for McASP3/4/5/6/7/8 for a definition of the
Virtual modes.
Table 5-95 presents the values for DELAYMODE bitfield.
Table 5-95. Virtual Functions Mapping for McASP3/4/5/6/7/8
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:0]
0
1
2
MCASP3_VIRTUAL2_SYNC_RX
298
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-95. Virtual Functions Mapping for McASP3/4/5/6/7/8 (continued)
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:0]
C15
mcasp2_axr2
8
mcasp3_axr2
A16
mcasp2_axr3
8
mcasp3_axr3
B18
mcasp3_aclkx
8
mcasp3_aclkx
mcasp3_aclkr
F15
mcasp3_fsx
8
mcasp3_fsx
mcasp3_fsr
B19
mcasp3_axr0
8
mcasp3_axr0
C17
mcasp3_axr1
6
mcasp3_axr1
0
1
2
E12
mcasp1_axr4
13
mcasp4_axr2
F13
mcasp1_axr5
13
mcasp4_axr3
C18
mcasp4_aclkx
15
mcasp4_aclkx
mcasp4_aclkr
A21
mcasp4_fsx
15
mcasp4_fsx
mcasp4_fsr
G16
mcasp4_axr0
15
mcasp4_axr0
D17
mcasp4_axr1
15
mcasp4_axr1
ADVANCE INFORMATION
MCASP4_VIRTUAL1_SYNC_RX
MCASP5_VIRTUAL1_SYNC_RX
C12
mcasp1_axr6
13
D12
mcasp1_axr7
13
AA3
mcasp5_aclkx
15
AB9
mcasp5_fsx
AB3
mcasp5_axr0
AA4
mcasp5_axr1
mcasp5_axr2
mcasp5_axr3
mcasp5_aclkx
mcasp5_aclkr
15
mcasp5_fsx
mcasp5_fsr
15
mcasp5_axr0
15
mcasp5_axr1
MCASP6_VIRTUAL1_SYNC_RX
G13
mcasp1_axr2
13
mcasp6_axr2
J11
mcasp1_axr3
13
mcasp6_axr3
B12
mcasp1_axr8
10
mcasp6_axr0
A11
mcasp1_axr9
10
mcasp6_axr1
B13
mcasp1_axr10
10
mcasp6_aclkx
mcasp6_aclkr
A12
mcasp1_axr11
10
mcasp6_fsx
mcasp6_fsr
MCASP7_VIRTUAL2_SYNC_RX
B14
mcasp1_aclkr
14
mcasp7_axr2
J14
mcasp1_fsr
14
mcasp7_axr3
E14
mcasp1_axr12
10
mcasp7_axr0
A13
mcasp1_axr13
10
mcasp7_axr1
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
299
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-95. Virtual Functions Mapping for McASP3/4/5/6/7/8 (continued)
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:0]
1
2
G14
mcasp1_axr14
10
mcasp7_aclkx
mcasp7_aclkr
F14
mcasp1_axr15
10
mcasp7_fsx
mcasp7_fsr
E15
mcasp2_aclkr
13
mcasp8_axr2
A20
mcasp2_fsr
13
mcasp8_axr3
D15
mcasp2_axr4
11
mcasp8_axr0
B16
mcasp2_axr5
11
mcasp8_axr1
B17
mcasp2_axr6
11
mcasp8_aclkx
mcasp8_aclkr
A17
mcasp2_axr7
11
mcasp8_fsx
mcasp8_fsr
0
MCASP8_VIRTUAL1_SYNC_RX
ADVANCE INFORMATION
300
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.14 USB
SuperSpeed USB DRD Subsystem has two instances in the device providing the following functions:
• USB1: SuperSpeed (SS) USB 3.0 Dual-Role-Device (DRD) subsystem with integrated SS (USB3.0)
PHY and HS/FS (USB2.0) PHY.
• USB2: High-Speed (HS) USB 2.0 Dual-Role-Device (DRD) subsystem with integrated HS/FS PHY.
NOTE
For more information, see the SuperSpeed USB DRD section of the Device TRM.
The USB1 DRD interface supports the following applications:
• USB2.0 High-Speed PHY port (1.8 V and 3.3 V): this asynchronous high-speed interface is compliant
with the USB2.0 PHY standard with an internal transceiver (USB2.0 Standard v2.0), for a maximum
data rate of 480 Mbps.
• USB3.0 Super-Speed PHY port (1.8 V): this asynchronous differential super-speed interface is
compliant with the USB3.0 RX/TX PHY standard (USB3.0 Standard v1.0) for a maximum data bit rate
of 5 Gbps.
5.10.6.14.2 USB2 PHY
The USB2 interface supports the following applications:
• USB2.0 High-Speed PHY port (1.8 V and 3.3 V): this asynchronous high-speed interface is compliant
with the USB2.0 PHY standard with an internal transceiver (USB2.0 Standard v2.0), for a maximum
data rate of 480 Mbps.
5.10.6.15 SATA
The SATA RX/TX PHY interface is compliant with the SATA Standard v2.6 for a maximum data rate:
• Gen2i, Gen2m, Gen2x: 3 Gbps.
• Gen1i, Gen1m, Gen1x: 1.5 Gbps.
NOTE
For more information, see the SATA Controller section of the Device TRM.
5.10.6.16 PCIe
The device supports connections to PCIe-compliant devices via the integrated PCIe master/slave bus
interface. The PCIe module is comprised of a dual-mode PCIe core and a SerDes PHY. Each PCIe
subsystem controller has support for PCIe Gen-II mode (5 Gbps per lane) and Gen-I mode (2.5 Gbps per
lane) (Single Lane and Flexible dual lane configuration).
The device PCIe supports the following features:
• 16-bit operation @250 MHz on PIPE interface (per 16-bit lane)
• Supports 2 ports x 1 lane or 1 port x 2 lanes configuration
• Single virtual channel (VC0), single traffic class (TC0)
• Single function in end-point mode
• Automatic width and speed negotiation
• Max payload: 128 byte outbound, 256 byte inbound
• Automatic credit management
• ECRC generation and checking
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
301
ADVANCE INFORMATION
5.10.6.14.1 USB1 DRD PHY
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
www.ti.com
Configurable BAR filtering
Legacy interrupt reception (RC) and generation (EP)
MSI generation and reception
PCI Express Active State Power Management (ASPM) state L0s and L1 (with exceptions)
All PCI Device Power Management D-states with the exception of D3cold / L2 state
The PCIe controller on this device conforms to the PCI Express Base 3.0 Specification, revision 1.0 and
the PCI Local Bus Specification, revision 3.0.
NOTE
For more information, see the PCIe Controller section of the Device TRM.
5.10.6.17 CAN
5.10.6.17.1 DCAN
ADVANCE INFORMATION
The device provides one DCAN interface for supporting distributed realtime control with a high level of
security.
The DCAN interface implements the following features:
• Supports CAN protocol version 2.0 part A, B
• Bit rates up to 1 MBit/s
• 64 message objects
• Individual identifier mask for each message object
• Programmable FIFO mode for message objects
• Programmable loop-back modes for self-test operation
• Suspend mode for debug support
• Automatic bus on after Bus-Off state by a programmable 32-bit timer
• Message RAM single error correction and double error detection (SECDED) mechanism
• Direct access to Message RAM during test mode
• Support for two interrupt lines: Level 0 and Level 1, plus separate ECC interrupt line
• Local power down and wakeup support
• Automatic message RAM initialization
• Support for DMA access
5.10.6.17.2 MCAN-FD
The device supports one MCAN-FD module connecting to the CAN network through external (for the
device) transceiver for connection to the physical layer. The MCAN-FD module supports up to 5 Mbit/s
data rate and is compliant to ISO 11898-1:2015.
The MCAN-FD module implements the following features:
• Conforms with ISO 11898-1:2015
• Full CAN FD support (up to 64 data bytes)
• AUTOSAR and SAE J1939 support
• Up to 32 dedicated Transmit Buffers
• Configurable Transmit FIFO, up to 32 elements
• Configurable Transmit Queue, up to 32 elements
• Configurable Transmit Event FIFO, up to 32 elements
• Up to 64 dedicated Receive Buffers
• Two configurable Receive FIFOs, up to 64 elements each
302
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
•
•
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Up to 128 filter elements
Internal Loopback mode for self-test
Maskable interrupts, two interrupt lines
Two clock domains (CAN clock/Host clock)
Parity/ECC support - Message RAM single error correction and double error detection (SECDED)
mechanism
Local power-down and wakeup support
Timestamp Counter
NOTE
For more information, see the Serial Communication Interfaces / DCAN and MCAN sections
of the Device TRM.
NOTE
NOTE
Refer to the CAN Specification for calculations necessary to validate timing compliance. Jitter
tolerance calculations must be performed to validate the implementation.
Table 5-96 and Table 5-97 present timing and switching characteristics for CANx Interface.
Table 5-96. Timing Requirements for CANx Receive
NO.
PARAMETER
DESCRIPTION
-
f(baud)
Maximum programmable baud rate
MIN
-
td(CANnRX)
Delay time, CANnRX pin to receive shift register
MAX
UNIT
1
Mbps
12
ns
Table 5-97. Switching Characteristics Over Recommended Operating Conditions for CANx Transmit
NO.
PARAMETER
DESCRIPTION
-
f(baud)
Maximum programmable baud rate
MIN
-
td(CANnTX)
Delay time, Transmit shift register to CANnTX pin(1)
MAX
UNIT
1
Mbps
12
ns
(1) These values do not include rise/fall times of the output buffer.
5.10.6.18 GMAC_SW
The three-port gigabit ethernet switch subsystem (GMAC_SW) provides ethernet packet communication
and can be configured as an ethernet switch. It provides the Gigabit Media Independent Interface (G/MII)
in MII mode, Reduced Gigabit Media Independent Interface (RGMII), Reduced Media Independent
Interface (RMII), and the Management Data Input/Output (MDIO) for physical layer device (PHY)
management.
NOTE
For more information, see the Gigabit Ethernet Switch (GMAC_SW) section of the Device
TRM.
NOTE
The Gigabit, Reduced and Media Independent Interface n (n = 0 to 1) are also referred to as
MIIn, RMIIn and RGMIIn.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
303
ADVANCE INFORMATION
The Controller Area Network Interface x (x = 1 to 2) is also referred to as DCANx.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
CAUTION
The IO timings provided in this section are only valid if signals within a single
IOSET are used. The IOSETs are defined in the Table 5-102, Table 5-105,
Table 5-110, and Table 5-117.
CAUTION
The IO Timings provided in this section are only valid for some GMAC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-98 and Figure 5-67 present timing requirements for MIIn in receive operation.
5.10.6.18.1 GMAC MII Timings
ADVANCE INFORMATION
Table 5-98. Timing Requirements for miin_rxclk - MII Operation
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
MII1
tc(RX_CLK)
Cycle time, miin_rxclk
10 Mbps
400
ns
100 Mbps
40
ns
MII2
tw(RX_CLKH)
Pulse duration, miin_rxclk high
MII3
tw(RX_CLKL)
Pulse duration, miin_rxclk low
MII4
tt(RX_CLK)
Transition time, miin_rxclk
UNIT
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
3
ns
100 Mbps
3
ns
MII4
MII1
MII2
MAX
MII3
miin_rxclk
MII4
SPRS8xx_GMAC_MIIRXCLK_01
Figure 5-67. Clock Timing (GMAC Receive) - MIIn operation
Table 5-99 and Figure 5-68 present timing requirements for MIIn in transmit operation.
Table 5-99. Timing Requirements for miin_txclk - MII Operation
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
MII1
tc(TX_CLK)
Cycle time, miin_txclk
10 Mbps
400
ns
100 Mbps
40
ns
MII2
tw(TX_CLKH)
Pulse duration, miin_txclk high
MII3
tw(TX_CLKL)
Pulse duration, miin_txclk low
MII4
tt(TX_CLK)
Transition time, miin_txclk
304
Specifications
MAX
UNIT
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
3
ns
100 Mbps
3
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
MII4
MII1
MII3
MII2
miin_txclk
MII4
SPRS8xx_GMAC_MIITXCLK_02
Figure 5-68. Clock Timing (GMAC Transmit) - MIIn operation
Table 5-100 and Figure 5-69 present timing requirements for GMAC MIIn Receive 10/100Mbit/s.
Table 5-100. Timing Requirements for GMAC MIIn Receive 10/100 Mbit/s
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tsu(RXD-RX_CLK)
MII1
tsu(RX_DV-RX_CLK)
Setup time, receive selected signals valid before miin_rxclk
8
ns
Hold time, receive selected signals valid after miin_rxclk
8
ns
th(RX_CLK-RXD)
MII2
th(RX_CLK-RX_DV)
th(RX_CLK-RX_ER)
MII1
MII2
miin_rxclk (Input)
miin_rxd3−miin_rxd0,
miin_rxdv, miin_rxer (Inputs)
SPRS8xx_GMAC_MIIRCV_03
Figure 5-69. GMAC Receive Interface Timing MIIn operation
Table 5-101 and Figure 5-70 present timing requirements for GMAC MIIn Transmit 10/100 Mbit/s.
Table 5-101. Switching Characteristics Over Recommended Operating Conditions for GMAC MIIn
Transmit 10/100 Mbits/s
NO.
MII1
PARAMETER
td(TX_CLK-TXD)
td(TX_CLK-TX_EN)
DESCRIPTION
Delay time, miin_txclk to transmit selected signals valid
MIN
MAX
0
25
UNIT
ns
MII1
miin_txclk (input)
miin_txd3 − miin_txd0,
miin_txen (outputs)
SPRS8xx_GMAC_MIITX_04
Figure 5-70. GMAC Transmit Interface Timing MIIn operation
In Table 5-102 are presented the specific groupings of signals (IOSET) for use with GMAC MII signals.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
305
ADVANCE INFORMATION
tsu(RX_ER-RX_CLK)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-102. GMAC MII IOSETs
SIGNALS
IOSET5
BALL
IOSET6
MUX
BALL
MUX
mii0_txd3
V5
3
mii0_txd2
V4
3
mii0_txd1
Y2
3
mii0_txd0
W2
3
mii0_rxd3
W9
3
mii0_rxd2
V9
3
mii0_rxd1
V6
3
GMAC MII1
ADVANCE INFORMATION
mii1_txd3
C5
8
mii1_txd2
D6
8
mii1_txd1
B2
8
mii1_txd0
C4
8
mii1_rxd3
F5
8
mii1_rxd2
E4
8
mii1_rxd1
C1
8
mii1_rxd0
E6
8
mii1_col
B4
8
mii1_rxer
B3
8
mii1_txer
A3
8
mii1_txen
A4
8
mii1_crs
B5
8
mii1_rxclk
D5
8
mii1_txclk
C3
8
mii1_rxdv
C2
8
GMAC MII0
mii0_rxd0
U6
3
mii0_txclk
U5
3
mii0_txer
U4
3
mii0_rxer
U7
3
mii0_rxdv
V2
3
mii0_crs
V7
3
mii0_col
V1
3
mii0_rxclk
Y1
3
mii0_txen
V3
3
5.10.6.18.2 GMAC MDIO Interface Timings
CAUTION
The IO Timings provided in this section are only valid for some GMAC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-103, Table 5-103, and Figure 5-71 present timing requirements for MDIO.
306
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-103. Timing Requirements for MDIO Input
No
PARAMETER
MDIO1
tc(MDC)
MDIO2
DESCRIPTION
MIN
MAX
UNIT
Cycle time, MDC
400
ns
tw(MDCH)
Pulse Duration, MDC High
160
ns
MDIO3
tw(MDCL)
Pulse Duration, MDC Low
160
ns
MDIO4
tsu(MDIO-MDC)
Setup time, MDIO valid before MDC High
90
ns
MDIO5
th(MDIO_MDC)
Hold time, MDIO valid from MDC High
0
ns
Table 5-104. Switching Characteristics Over Recommended Operating Conditions for MDIO Output
NO
PARAMETER
MDIO6
tt(MDC)
MDIO7
td(MDC-MDIO)
DESCRIPTION
MIN
MAX
Transition time, MDC
Delay time, MDC High to MDIO valid
10
UNIT
5
ns
390
ns
MDIO1
MDIO2
MDIO6
MDIO6
MDIO4
MDIO5
MDIO
(input)
MDIO7
MDIO
(output)
SPRS8xx_GMAC_MDIO_07
Figure 5-71. GMAC MDIO diagrams
In Table 5-105 are presented the specific groupings of signals (IOSET) for use with GMAC MDIO signals.
Table 5-105. GMAC MDIO IOSETs
SIGNALS
IOSET7
IOSET8
IOSET9
IOSET10
BALL
MUX
BALL
MUX
BALL
MUX
BALL
MUX
mdio_d
F6
3
U4
0
AB4
1
B20
5
mdio_mclk
D3
3
V1
0
AC5
1
B21
5
5.10.6.18.3 GMAC RMII Timings
The main reference clock REF_CLK (RMII_50MHZ_CLK) of RMII interface is internally supplied from
PRCM. The source of this clock could be either externally sourced from the RMII_MHZ_50_CLK pin of the
device or internally generated from DPLL_GMAC output clock GMAC_RMII_HS_CLK. See the PRCM
chapter of the Device TRM for full details about RMII reference clock.
CAUTION
The IO Timings provided in this section are only valid for some GMAC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-106, Table 5-107 and Figure 5-72 present timing requirements for GMAC RMIIn Receive.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
307
ADVANCE INFORMATION
MDIO3
MDCLK
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-106. Timing Requirements for GMAC REF_CLK - RMII Operation
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
RMII1 tc(REF_CLK)
Cycle time, REF_CLK
20
ns
RMII2 tw(REF_CLKH)
Pulse duration, REF_CLK high
7
13
ns
RMII3 tw(REF_CLKL)
Pulse duration, REF_CLK low
7
13
ns
RMII4 ttt(REF_CLK)
Transistion time, REF_CLK
3
ns
Table 5-107. Timing Requirements for GMAC RMIIn Receive
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
RMII5
tsu(RXD-REF_CLK)
Setup time, receive selected signals valid before REF_CLK
4
ns
Hold time, receive selected signals valid after REF_CLK
2
ns
tsu(CRS_DV-REF_CLK)
tsu(RX_ER-REF_CLK)
RMII6
th(REF_CLK-RXD)
th(REF_CLK-CRS_DV)
th(REF_CLK-RX_ER)
ADVANCE INFORMATION
RMII1
RMII3
RMII4
RMII2
RMII5
RMII6
REF_CLK (PRCM)
rmiin_rxd1−rmiin_rxd0,
rmiin_crs, rmin_rxer (inputs)
SPRS8xx_GMAC_RMIIRX_05
Figure 5-72. GMAC Receive Interface Timing RMIIn operation
Table 5-108, Table 5-108 and Figure 5-73 present switching characteristics for GMAC RMIIn Transmit
10/100 Mbit/s.
Table 5-108. Switching Characteristics Over Recommended Operating Conditions for GMAC REF_CLK RMII Operation
NO.
PARAMETER
DESCRIPTION
MIN
MAX
20
UNIT
RMII7
tc(REF_CLK)
Cycle time, REF_CLK
RMII8
tw(REF_CLKH)
Pulse duration, REF_CLK high
7
13
ns
ns
RMII9
tw(REF_CLKL)
Pulse duration, REF_CLK low
7
13
ns
RMII10
tt(REF_CLK)
Transistion time, REF_CLK
3
ns
Table 5-109. Switching Characteristics Over Recommended Operating Conditions for GMAC RMIIn
Transmit 10/100 Mbits/s
NO.
PARAMETER
DESCRIPTION
td(REF_CLK-TXD)
RMII11
tdd(REF_CLK-TXEN)
td(REF_CLK-TXD)
MIN
MAX
UNIT
RMII0
2
13.5
ns
RMII1
2
13.8
ns
Delay time, REF_CLK high to selected transmit signals
valid
tdd(REF_CLK-TXEN)
308
RMIIn
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
RMII7
RMII8
RMII9
RMII11
RMII10
REF_CLK (PRCM)
rmiin_txd1−rmiin_txd0,
rmiin_txen (Outputs)
SPRS8xx_GMAC_RMIITX_06
Figure 5-73. GMAC Transmit Interface Timing RMIIn Operation
In Table 5-110 are presented the specific groupings of signals (IOSET) for use with GMAC RMII signals.
Table 5-110. GMAC RMII IOSETs
SIGNALS
IOSET1
IOSET2
BALL
MUX
BALL
MUX
RMII_MHZ_50_CLK
U3
0
rmii0_txd1
Y2
1
RMII_MHZ_50_CLK
U3
0
rmii1_txd1
V5
2
rmii1_txd0
V4
2
rmii1_rxd1
W9
2
rmii1_rxd0
V9
2
rmii1_rxer
Y1
2
rmii1_txen
U5
2
rmii1_crs
V2
ADVANCE INFORMATION
GMAC RMII1
2
GMAC RMII0
rmii0_txd0
W2
1
rmii0_rxd1
V6
1
rmii0_rxd0
U6
1
rmii0_txen
V3
1
rmii0_rxer
U7
1
rmii0_crs
V7
1
Manual IO Timings Modes must be used to guarantee some IO timings for GMAC. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-111, Manual
Functions Mapping for GMAC RMII0 for a definition of the Manual modes.
Table 5-111 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-111. Manual Functions Mapping for GMAC RMII0
BALL
BALL NAME
GMAC_RMII0_MANUAL1
A_DELAY
(ps)
CFG REGISTER
G_DELAY
(ps)
MUXMODE
0
1
U3
RMII_MHZ_50_CLK
0
0
CFG_RMII_MHZ_50_CLK_IN
U6
rgmii0_txd0
500
500
CFG_RGMII0_TXD0_IN
RMII_MHZ_50_CLK
rmii0_rxd0
V6
rgmii0_txd1
840
1000
CFG_RGMII0_TXD1_IN
rmii0_rxd1
U7
rgmii0_txd2
360
840
CFG_RGMII0_TXD2_IN
rmii0_rxer
V7
rgmii0_txd3
600
1000
CFG_RGMII0_TXD3_IN
rmii0_crs
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
309
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Manual IO Timings Modes must be used to guarantee some IO timings for GMAC. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-112, Manual
Functions Mapping for GMAC RMII1 for a definition of the Manual modes.
Table 5-112 list the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-112. Manual Functions Mapping for GMAC RMII1
BALL
BALL NAME
GMAC_RMII1_MANUAL1
A_DELAY
(ps)
CFG REGISTER
MUXMODE
G_DELAY
(ps)
0
2
U3
RMII_MHZ_50_CLK
0
0
CFG_RMII_MHZ_50_CLK_IN
W9
rgmii0_txc
300
1200
CFG_RGMII0_TXC_IN
RMII_MHZ_50_CLK
rmii1_rxd1
V9
rgmii0_txctl
300
1000
CFG_RGMII0_TXCTL_IN
rmii1_rxd0
V2
uart3_rxd
400
700
CFG_UART3_RXD_IN
rmii1_crs
Y1
uart3_txd
300
500
CFG_UART3_TXD_IN
rmii1_rxer
ADVANCE INFORMATION
5.10.6.18.4 GMAC RGMII Timings
CAUTION
The IO Timings provided in this section are only valid for some GMAC usage
modes when the corresponding Virtual IO Timings or Manual IO Timings are
configured as described in the tables found in this section.
Table 5-113, Table 5-114, and Figure 5-74 present timing requirements for receive RGMIIn operation.
Table 5-113. Timing Requirements for rgmiin_rxc - RGMIIn Operation
NO.
PARAMETER
RGMII1 tc(RXC)
RGMII2 tw(RXCH)
RGMII3 tw(RXCL)
RGMII4 tt(RXC)
DESCRIPTION
SPEED
MIN
MAX
UNIT
Cycle time, rgmiin_rxc
10 Mbps
360
440
ns
100 Mbps
36
44
ns
Pulse duration, rgmiin_rxc high
Pulse duration, rgmiin_rxc low
Transition time, rgmiin_rxc
1000 Mbps
7.2
8.8
ns
10 Mbps
160
240
ns
100 Mbps
16
24
ns
1000 Mbps
3.6
4.4
ns
10 Mbps
160
240
ns
100 Mbps
16
24
ns
1000 Mbps
3.6
4.4
ns
10 Mbps
0.75
ns
100 Mbps
0.75
ns
1000 Mbps
0.75
ns
Table 5-114. Timing Requirements for GMAC RGMIIn Input Receive for 10/100/1000 Mbps
NO.
PARAMETER
DESCRIPTION
RGMII5
tsu(RXD-RXCH)
Setup time, receive selected signals valid before rgmiin_rxc high/low
1
ns
RGMII6
th(RXCH-RXD)
Hold time, receive selected signals valid after rgmiin_rxc high/low
1
ns
310
Specifications
MIN
MAX
(1)
UNIT
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) For RGMII, receive selected signals include: rgmiin_rxd[3:0] and rgmiin_rxctl.
RGMII1
RGMII4
RGMII2
RGMII4
RGMII3
rgmiin_rxc
(A)
RGMII5
1st Half-byte
RGMII6
2nd Half-byte
rgmiin_rxd[3:0]
rgmiin_rxctl
(B)
RGRXD[3:0]
RGRXD[7:4]
RXDV
RXERR
(B)
rgmiin_rxc must be externally delayed relative to the data and control pins.
Data and control information is received using both edges of the clocks. rgmiin_rxd[3:0] carries data bits 3-0 on the
rising edge of rgmiin_rxc and data bits 7-4 on the falling edge ofrgmiin_rxc. Similarly, rgmiin_rxctl carries RXDV on
rising edge of rgmiin_rxc and RXERR on falling edge of rgmiin_rxc.
Figure 5-74. GMAC Receive Interface Timing, RGMIIn operation
Table 5-115, Table 5-116, and Figure 5-75 present switching characteristics for transmit - RGMIIn for
10/100/1000 Mbit/s.
Table 5-115. Switching Characteristics Over Recommended Operating Conditions for rgmiin_txctl RGMIIn Operation for 10/100/1000 Mbit/s
NO.
PARAMETER
RGMII1 tc(TXC)
RGMII2 tw(TXCH)
RGMII3 tw(TXCL)
RGMII4 tt(TXC)
DESCRIPTION
Cycle time, rgmiin_txc
Pulse duration, rgmiin_txc high
Pulse duration, rgmiin_txc low
Transition time, rgmiin_txc
SPEED
MIN
MAX
UNIT
10 Mbps
360
440
ns
100 Mbps
36
44
ns
1000 Mbps
7.2
8.8
ns
10 Mbps
160
240
ns
100 Mbps
16
24
ns
1000 Mbps
3.6
4.4
ns
10 Mbps
160
240
ns
100 Mbps
16
24
ns
1000 Mbps
3.6
4.4
ns
10 Mbps
0.75
ns
100 Mbps
0.75
ns
1000 Mbps
0.75
ns
Table 5-116. Switching Characteristics for GMAC RGMIIn Output Transmit for 10/100/1000 Mbps
NO.
PARAMETER
RGMII5 tosu(TXD-TXC)
DESCRIPTION
Output Setup time, transmit selected signals valid to
rgmiin_txc high/low
MAX
(1)
MODE
MIN
RGMII0, Internal Delay
Enabled, 1000 Mbps
1.05
ns
RGMII0, Internal Delay
Enabled, 10/100 Mbps
1.2
ns
RGMII1, Internal Delay
Enabled, 1000 Mbps
1.05
ns
RGMII1, Internal Delay
Enabled, 10/100 Mbps
1.2
ns
(2)
(3)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
311
ADVANCE INFORMATION
SPRS8xx_GMAC_MIIRX_08
A.
B.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-116. Switching Characteristics for GMAC RGMIIn Output Transmit for 10/100/1000 Mbps
(1)
(continued)
NO.
PARAMETER
DESCRIPTION
RGMII6 toh(TXC-TXD)
Output Hold time, transmit selected signals valid
after rgmiin_txc high/low
MODE
MIN
RGMII0, Internal Delay
Enabled, 1000 Mbps
1.05
MAX
ns
RGMII0, Internal Delay
Enabled, 10/100 Mbps
1.2
ns
RGMII1, Internal Delay
Enabled, 1000 Mbps
1.05
ns
RGMII1, Internal Delay
Enabled, 10/100 Mbps
1.2
ns
(2)
(3)
UNIT
(1) For RGMII, transmit selected signals include: rgmiin_txd[3:0] and rgmiin_txctl.
(2) RGMII0 1000 Mbps operation requires that the 4 data pins rgmii0_txd[3:0] and rgmii0_txctl have their board propagation delays matched
within 50 pS of rgmii0_txc.
(3) RGMII1 1000 Mbps operation requires that the 4 data pins rgmii1_txd[3:0] and rgmii1_txctl have their board propagation delays matched
within 50 pS of rgmii1_txc.
RGMII1
RGMII4
ADVANCE INFORMATION
RGMII2
RGMII3
RGMII4
(A)
rgmiin_txc
[internal delay enabled]
RGMII5
(B)
1st Half-byte
rgmiin_txd[3:0]
2nd Half-byte
RGMII6
rgmiin_txctl
(B)
TXEN
TXERR
SPRS8xx_GMAC_MIITX_09
A.
B.
TXC is delayed internally before being driven to the rgmiin_txc pin. This internal delay is always enabled.
Data and control information is transmitted using both edges of the clocks. rgmiin_txd[3:0] carries data bits 3-0 on the
rising edge of rgmiin_txc and data bits 7-4 on the falling edge of rgmiin_txc. Similarly, rgmiin_txctl carries TXEN on
rising edge of rgmiin_txc and TXERR of falling edge of rgmiin_txc.
Figure 5-75. GMAC Transmit Interface Timing RGMIIn operation
In Table 5-117 are presented the specific groupings of signals (IOSET) for use with GMAC RGMII signals.
Table 5-117. GMAC RGMII IOSETs
SIGNALS
IOSET3
BALL
IOSET4
MUX
BALL
MUX
GMAC RGMII1
rgmii1_txd3
C3
3
rgmii1_txd2
C4
3
rgmii1_txd1
B2
3
rgmii1_txd0
D6
3
rgmii1_rxd3
B3
3
rgmii1_rxd2
B4
3
rgmii1_rxd1
B5
3
rgmii1_rxd0
A4
3
rgmii1_rxctl
A3
3
rgmii1_txc
D5
3
rgmii1_txctl
C2
3
rgmii1_rxc
C5
3
GMAC RGMII0
312
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-117. GMAC RGMII IOSETs (continued)
IOSET3
IOSET4
BALL
MUX
BALL
MUX
rgmii0_txd3
V7
0
rgmii0_txd2
U7
0
rgmii0_txd1
V6
0
rgmii0_txd0
U6
0
rgmii0_rxd3
V4
0
rgmii0_rxd2
V3
0
rgmii0_rxd1
Y2
0
rgmii0_rxd0
W2
0
rgmii0_txc
W9
0
rgmii0_rxctl
V5
0
rgmii0_rxc
U5
0
rgmii0_txctl
V9
0
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for GMAC. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-118, Manual
Functions Mapping for GMAC RGMII0 for a definition of the Manual modes.
Table 5-119 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-118. Manual Functions Mapping for GMAC RGMII0
BALL
BALL NAME
GMAC_RGMII0_MANUAL1
A_DELAY (ps)
CFG REGISTER
G_DELAY (ps)
MUXMODE
0
U5
rgmii0_rxc
451
0
CFG_RGMII0_RXC_IN
rgmii0_rxc
V5
rgmii0_rxctl
127
1571
CFG_RGMII0_RXCTL_IN
rgmii0_rxctl
W2
rgmii0_rxd0
165
1178
CFG_RGMII0_RXD0_IN
rgmii0_rxd0
Y2
rgmii0_rxd1
136
1302
CFG_RGMII0_RXD1_IN
rgmii0_rxd1
V3
rgmii0_rxd2
0
1520
CFG_RGMII0_RXD2_IN
rgmii0_rxd2
V4
rgmii0_rxd3
28
1690
CFG_RGMII0_RXD3_IN
rgmii0_rxd3
W9
rgmii0_txc
121
0
CFG_RGMII0_TXC_OUT
rgmii0_txc
V9
rgmii0_txctl
60
0
CFG_RGMII0_TXCTL_OUT
rgmii0_txctl
U6
rgmii0_txd0
153
0
CFG_RGMII0_TXD0_OUT
rgmii0_txd0
V6
rgmii0_txd1
35
0
CFG_RGMII0_TXD1_OUT
rgmii0_txd1
U7
rgmii0_txd2
0
0
CFG_RGMII0_TXD2_OUT
rgmii0_txd2
V7
rgmii0_txd3
172
0
CFG_RGMII0_TXD3_OUT
rgmii0_txd3
Manual IO Timings Modes must be used to guarantee some IO timings for GMAC. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-119, Manual
Functions Mapping for GMAC RGMII1 for a definition of the Manual modes.
Table 5-119 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
313
ADVANCE INFORMATION
SIGNALS
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-119. Manual Functions Mapping for GMAC RGMII1
BALL
BALL NAME
GMAC_RGMII1_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
3
C5
vin2a_d18
417
0
CFG_VIN2A_D18_IN
rgmii1_rxc
A3
vin2a_d19
156
843
CFG_VIN2A_D19_IN
rgmii1_rxctl
B3
vin2a_d20
223
1413
CFG_VIN2A_D20_IN
rgmii1_rxd3
B4
vin2a_d21
169
1415
CFG_VIN2A_D21_IN
rgmii1_rxd2
B5
vin2a_d22
43
1150
CFG_VIN2A_D22_IN
rgmii1_rxd1
A4
vin2a_d23
0
1210
CFG_VIN2A_D23_IN
rgmii1_rxd0
D5
vin2a_d12
147
0
CFG_VIN2A_D12_OUT
rgmii1_txc
C2
vin2a_d13
110
0
CFG_VIN2A_D13_OUT
rgmii1_txctl
C3
vin2a_d14
18
0
CFG_VIN2A_D14_OUT
rgmii1_txd3
C4
vin2a_d15
82
0
CFG_VIN2A_D15_OUT
rgmii1_txd2
B2
vin2a_d16
33
0
CFG_VIN2A_D16_OUT
rgmii1_txd1
D6
vin2a_d17
0
0
CFG_VIN2A_D17_OUT
rgmii1_txd0
ADVANCE INFORMATION
5.10.6.19 eMMC/SD/SDIO
The Device includes the following external memory interfaces 4 MultiMedia Card/Secure Digital/Secure
Digital Input Output Interface (MMC/SD/SDIO).
NOTE
The eMMC/SD/SDIOi (i = 1 to 4) controller is also referred to as MMCi.
5.10.6.19.1 MMC1—SD Card Interface
MMC1 interface is compliant with the SD Standard v3.01 and it supports the following SD Card
applications:
• Default speed, 4-bit data, SDR, half-cycle
• High speed, 4-bit data, SDR, half-cycle
• SDR12, 4-bit data, half-cycle
• SDR25, 4-bit data, half-cycle
• UHS-I SDR50, 4-bit data, half-cycle
• UHS-I SDR104, 4-bit data, half-cycle
• UHS-I DDR50, 4-bit data
NOTE
For more information, see the eMMC/SD/SDIO chapter of the Device TRM.
5.10.6.19.1.1 Default speed, 4-bit data, SDR, half-cycle
Table 5-120 and Table 5-121 present Timing requirements and Switching characteristics for MMC1 Default Speed in receiver and transmitter mode (see Figure 5-76 and Figure 5-77)
Table 5-120. Timing Requirements for MMC1 - SD Card Default Speed Mode
PARAMETER
DESCRIPTION
MIN
DSSD5
NO.
tsu(cmdV-clkH)
Setup time, mmc1_cmd valid before mmc1_clk rising clock edge
5.11
ns
DSSD6
th(clkH-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk rising clock edge
20.46
ns
DSSD7
tsu(dV-clkH)
Setup time, mmc1_dat[3:0] valid before mmc1_clk rising clock edge
5.11
ns
314
Specifications
MAX
UNIT
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-120. Timing Requirements for MMC1 - SD Card Default Speed Mode (continued)
NO.
DSSD8
PARAMETER
DESCRIPTION
th(clkH-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk rising clock edge
MIN
MAX
20.46
UNIT
ns
Table 5-121. Switching Characteristics for MMC1 - SD Card Default Speed Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
DSSD0
fop(clk)
Operating frequency, mmc1_clk
DSSD1
tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185(1)
24
MHz
ns
DSSD2
tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
DSSD3
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-14.93
14.93
ns
DSSD4
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-14.93
14.93
ns
(1) P = output mmc1_clk period in ns
DSSD2
ADVANCE INFORMATION
DSSD1
DSSD0
mmc1_clk
DSSD6
DSSD5
mmc1_cmd
DSSD8
DSSD7
mmc1_dat[3:0]
vayu_mmc1_01
Figure 5-76. MMC/SD/SDIO in - Default Speed - Receiver Mode
DSSD2
DSSD1
DSSD0
mmc1_clk
DSSD3
mmc1_cmd
DSSD4
mmc1_dat[3:0]
vayu_mmc1_02
Figure 5-77. MMC/SD/SDIO in - Default Speed - Transmitter Mode
5.10.6.19.1.2 High speed, 4-bit data, SDR, half-cycle
Table 5-122 and Table 5-123 present Timing requirements and Switching characteristics for MMC1 - High
Speed in receiver and transmitter mode (see Figure 5-78 and Figure 5-79)
Table 5-122. Timing Requirements for MMC1 - SD Card High Speed Mode
PARAMETER
DESCRIPTION
HSSD3
NO.
tsu(cmdV-clkH)
Setup time, mmc1_cmd valid before mmc1_clk rising clock edge
MIN
5.3
MAX
ns
HSSD4
th(clkH-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk rising clock edge
2.6
ns
HSSD7
tsu(dV-clkH)
Setup time, mmc1_dat[3:0] valid before mmc1_clk rising clock edge
5.3
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
315
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-122. Timing Requirements for MMC1 - SD Card High Speed Mode (continued)
NO.
HSSD8
PARAMETER
DESCRIPTION
th(clkH-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk rising clock edge
MIN
MAX
2.6
UNIT
ns
Table 5-123. Switching Characteristics for MMC1 - SD Card High Speed Mode
NO.
HSSD1
PARAMETER
DESCRIPTION
MIN
fop(clk)
Operating frequency, mmc1_clk
MAX
UNIT
48
MHz
HSSD2H tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185 (1)
ns
HSSD2L tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
HSSD5
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-7.6
3.6
ns
HSSD6
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-7.6
3.6
ns
(1) P = output mmc1_clk period in ns
HSSD1
HSSD2H
ADVANCE INFORMATION
HSSD2L
mmc1_clk
HSSD4
HSSD3
mmc1_cmd
HSSD7
HSSD8
mmc1_dat[3:0]
vayu_mmc1_03
Figure 5-78. MMC/SD/SDIO in - High Speed - Receiver Mode
HSSD1
HSSD2H
HSSD2L
mmc1_clk
HSSD5
HSSD5
mmc1_cmd
HSSD6
HSSD6
mmc1_dat[3:0]
vayu_mmc1_04
Figure 5-79. MMC/SD/SDIO in - High Speed - Transmitter Mode
5.10.6.19.1.3 SDR12, 4-bit data, half-cycle
Table 5-124 and Table 5-125 present Timing requirements and Switching characteristics for MMC1 SDR12 in receiver and transmitter mode (see Figure 5-80 and Figure 5-81).
Table 5-124. Timing Requirements for MMC1 - SD Card SDR12 Mode
NO.
PARAMETER
DESCRIPTION
MODE
SDR125 tsu(cmdV-clkH)
Setup time, mmc1_cmd valid before mmc1_clk rising clock
edge
SDR126 th(clkH-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk rising clock edge
SDR127 tsu(dV-clkH)
Setup time, mmc1_dat[3:0] valid before mmc1_clk rising clock
edge
SDR128 th(clkH-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk rising clock
edge
316
Specifications
MIN
MAX
UNIT
25.99
ns
1.6
ns
25.99
ns
1.6
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-125. Switching Characteristics for MMC1 - SD Card SDR12 Mode
PARAMETER
DESCRIPTION
SDR120
NO.
fop(clk)
Operating frequency, mmc1_clk
MIN
MAX
UNIT
24
SDR121
tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185 (1)
MHz
ns
SDR122
tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
SDR123
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-19.13
16.93
ns
SDR124
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-19.13
16.93
ns
(1) P = output mmc1_clk period in ns
SDR122
SDR121
SDR120
mmc1_clk
SDR126
ADVANCE INFORMATION
SDR125
mmc1_cmd
SDR128
SDR127
mmc1_dat[3:0]
vayu_mmc1_05
Figure 5-80. MMC/SD/SDIO in - High Speed SDR12 - Receiver Mode
SDR122
SDR121
SDR120
mmc1_clk
SDR123
mmc1_cmd
SDR124
mmc1_dat[3:0]
vayu_mmc1_06
Figure 5-81. MMC/SD/SDIO in - High Speed SDR12 - Transmitter Mode
5.10.6.19.1.4 SDR25, 4-bit data, half-cycle
Table 5-126 and Table 5-127 present Timing requirements and Switching characteristics for MMC1 SDR25 in receiver and transmitter mode (see Figure 5-82 and Figure 5-83).
Table 5-126. Timing Requirements for MMC1 - SD Card SDR25 Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
SDR253 tsu(cmdV-clkH)
Setup time, mmc1_cmd valid before mmc1_clk rising clock
edge
5.3
ns
SDR254 th(clkH-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk rising clock edge
1.6
ns
SDR257 tsu(dV-clkH)
Setup time, mmc1_dat[3:0] valid before mmc1_clk rising clock
edge
5.3
ns
SDR258 th(clkH-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk rising clock
edge
1.6
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
317
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-127. Switching Characteristics for MMC1 - SD Card SDR25 Mode
PARAMETER
DESCRIPTION
SDR251
NO.
fop(clk)
Operating frequency, mmc1_clk
MIN
MAX
UNIT
48
SDR252
H
tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185 (1)
MHz
ns
SDR252L tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
SDR255
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-8.8
6.6
ns
SDR256
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-8.8
6.6
ns
(1) P = output mmc1_clk period in ns
SDR251
SDR252L
SDR252H
mmc1_clk
SDR253
SDR254
mmc1_cmd
ADVANCE INFORMATION
SDR257
SDR258
mmc1_dat[3:0]
vayu_mmc1_07
Figure 5-82. MMC/SD/SDIO in - High Speed SDR25 - Receiver Mode
SDR251
SDR252H
SDR252L
mmc1_clk
HSSDR255
SDR255
mmc1_cmd
SDR256
SDR256
mmc1_dat[3:0]
vayu_mmc1_08
Figure 5-83. MMC/SD/SDIO in - High Speed SDR25 - Transmitter Mode
5.10.6.19.1.5 UHS-I SDR50, 4-bit data, half-cycle
Table 5-128 and Table 5-129 present Timing requirements and Switching characteristics for MMC1 SDR50 in receiver and transmitter mode (see Figure 5-84 and Figure 5-85).
Table 5-128. Timing Requirements for MMC1 - SD Card SDR50 Mode
NO.
PARAMETER
DESCRIPTION
MODE
SDR503 tsu(cmdV-clkH)
Setup time, mmc1_cmd valid before mmc1_clk rising clock
edge
SDR504 th(clkH-cmdV)
SDR507 tsu(dV-clkH)
SDR508 th(clkH-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk rising clock
edge
MIN
MAX
UNIT
1.48
ns
Hold time, mmc1_cmd valid after mmc1_clk rising clock edge
1.6
ns
Setup time, mmc1_dat[3:0] valid before mmc1_clk rising clock
edge
1.48
ns
1.6
ns
Table 5-129. Switching Characteristics for MMC1 - SD Card SDR50 Mode
PARAMETER
DESCRIPTION
SDR501
NO.
fop(clk)
Operating frequency, mmc1_clk
SDR502
H
tw(clkH)
Pulse duration, mmc1_clk high
318
Specifications
MIN
0.5P0.185 (1)
MAX
UNIT
96
MHz
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-129. Switching Characteristics for MMC1 - SD Card SDR50 Mode (continued)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
0.5P0.185 (1)
UNIT
SDR502L tw(clkL)
Pulse duration, mmc1_clk low
ns
SDR505
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-3.66
1.46
ns
SDR506
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-3.66
1.46
ns
(1) P = output mmc1_clk period in ns
SDR501
SDR502L
SDR502H
mmc1_clk
SDR503
SDR504
mmc1_cmd
SDR507
SDR508
mmc1_dat[3:0]
Figure 5-84. MMC/SD/SDIO in - High Speed SDR50 - Receiver Mode
SDR501
SDR502H
SDR502L
mmc1_clk
SDR505
SDR505
mmc1_cmd
SDR506
SDR506
mmc1_dat[3:0]
vayu_mmc1_10
Figure 5-85. MMC/SD/SDIO in - High Speed SDR50 - Transmitter Mode
5.10.6.19.1.6 UHS-I SDR104, 4-bit data, half-cycle
Table 5-130 presents Timing requirements and Switching characteristics for MMC1 - SDR104 in receiver
and transmitter mode (see Figure 5-86 and Figure 5-87)
Table 5-130. Switching Characteristics for MMC1 - SD Card SDR104 Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
192
MHz
SDR1041
fop(clk)
Operating frequency, mmc1_clk
SDR1042H
tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185 (1)
ns
SDR1042L
tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
SDR1045
td(clkL-cmdV)
Delay time, mmc1_clk falling clock edge to mmc1_cmd transition
-1.09
0.49
ns
SDR1046
td(clkL-dV)
Delay time, mmc1_clk falling clock edge to mmc1_dat[3:0] transition
-1.09
0.49
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
319
ADVANCE INFORMATION
vayu_mmc1_09
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) P = output mmc1_clk period in ns
SDR1041
SDR1042L
SDR1042H
mmc1_clk
SDR1043
SDR1044
mmc1_cmd
SDR1047
SDR1048
mmc1_dat[3:0]
vayu_mmc1_11
Figure 5-86. MMC/SD/SDIO in - High Speed SDR104 - Receiver Mode
SDR1041
SDR1042H
SDR1042L
mmc1_clk
SDR1045
SDR1045
ADVANCE INFORMATION
mmc1_cmd
SDR1046
SDR1046
mmc1_dat[3:0]
vayu_mmc1_12
Figure 5-87. MMC/SD/SDIO in - High Speed SDR104 - Transmitter Mode
5.10.6.19.1.7 UHS-I DDR50, 4-bit data
Table 5-131 and Table 5-132 present Timing requirements and Switching characteristics for MMC1 DDR50 in receiver and transmitter mode (see Figure 5-88 and Figure 5-89).
Table 5-131. Timing Requirements for MMC1 - SD Card DDR50 Mode
NO.
PARAMETER
DESCRIPTION
MODE
DDR505 tsu(cmdV-clk)
Setup time, mmc1_cmd valid before mmc1_clk transition
DDR506 th(clk-cmdV)
Hold time, mmc1_cmd valid after mmc1_clk transition
DDR507 tsu(dV-clk)
Setup time, mmc1_dat[3:0] valid before mmc1_clk transition
DDR508 th(clk-dV)
Hold time, mmc1_dat[3:0] valid after mmc1_clk transition
MIN
MAX
UNIT
1.79
ns
1.6
ns
1.79
ns
1.6
ns
Table 5-132. Switching Characteristics for MMC1 - SD Card DDR50 Mode
PARAMETER
DESCRIPTION
DDR500
NO.
fop(clk)
Operating frequency, mmc1_clk
DDR501
tw(clkH)
Pulse duration, mmc1_clk high
0.5P0.185 (1)
ns
DDR502
tw(clkL)
Pulse duration, mmc1_clk low
0.5P0.185 (1)
ns
DDR503
td(clk-cmdV)
Delay time, mmc1_clk transition to mmc1_cmd transition
1.225
6.6
ns
DDR504
td(clk-dV)
Delay time, mmc1_clk transition to mmc1_dat[3:0] transition
1.225
6.6
ns
320
Specifications
MIN
MAX
UNIT
48
MHz
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) P = output mmc1_clk period in ns
DDR500
DDR502
DDR501
mmc1_clk
DDR506
DDR505
mmc1_cmd
DDR507
DDR507
DDR508
DDR508
mmc1_dat[3:0]
vayu_mmc1_13
Figure 5-88. SDMMC - High Speed SD - DDR - Data/Command Receive
DDR500
DDR501
DDR502
mmc1_clk
DDR503(min)
mmc1_cmd
DDR504(max)
DDR504(max)
DDR504(min)
DDR504(min)
mmc1_dat[3:0]
vayu_mmc1_14
Figure 5-89. SDMMC - High Speed SD - DDR - Data/Command Transmit
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-33 and described in chapter Control
Module Chapter of the Device TRM.
Virtual IO Timings Modes must be used to guarantee some IO timings for MMC1. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Virtual IO Timings Modes. See Table 5-133, Virtual
Functions Mapping for MMC1 for a definition of the Virtual modes.
Table 5-133 presents the values for DELAYMODE bitfield.
Table 5-133. Virtual Functions Mapping for MMC1
BALL
BALL NAME
Delay Mode Value
MUXMODE[15:
0]
MMC1_
VIRTUAL1
MMC1_
VIRTUAL2
MMC1_
VIRTUAL5
MMC1_
VIRTUAL6
MMC1_
VIRTUAL7
0
W6
mmc1_clk
11
10
7
6
5
mmc1_clk
W5
mmc1_cmd
11
10
7
6
5
mmc1_cmd
V5
mmc1_dat0
11
10
7
6
5
mmc1_dat0
Y4
mmc1_dat1
11
10
7
6
5
mmc1_dat1
AA5
mmc1_dat2
11
10
7
6
5
mmc1_dat2
Y3
mmc1_dat3
11
10
7
6
5
mmc1_dat3
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
321
ADVANCE INFORMATION
DDR503(max)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for MMC1. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-134, Manual
Functions Mapping for MMC1 for a definition of the Manual modes.
Table 5-134 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
ADVANCE INFORMATION
322
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-134. Manual Functions Mapping for MMC1
W6
BALL NAME
MMC1_DDR_MANUAL1
MMC1_SDR104_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
G_DELAY (ps)
489
0
-
-
mmc1_clk
CFG REGISTER
MUXMODE
CFG_MMC1_CLK_IN
mmc1_clk
0
W5
mmc1_cmd
0
0
-
-
CFG_MMC1_CMD_IN
mmc1_cmd
V5
mmc1_dat0
374
0
-
-
CFG_MMC1_DAT0_IN
mmc1_dat0
Y4
mmc1_dat1
31
0
-
-
CFG_MMC1_DAT1_IN
mmc1_dat1
AA5
mmc1_dat2
56
0
-
-
CFG_MMC1_DAT2_IN
mmc1_dat2
Y3
mmc1_dat3
0
0
-
-
CFG_MMC1_DAT3_IN
mmc1_dat3
W6
mmc1_clk
1355
0
892
0
CFG_MMC1_CLK_OUT
mmc1_clk
W5
mmc1_cmd
0
0
0
0
CFG_MMC1_CMD_OEN
mmc1_cmd
W5
mmc1_cmd
0
0
0
0
CFG_MMC1_CMD_OUT
mmc1_cmd
V5
mmc1_dat0
0
0
0
0
CFG_MMC1_DAT0_OEN
mmc1_dat0
V5
mmc1_dat0
0
4
0
0
CFG_MMC1_DAT0_OUT
mmc1_dat0
Y4
mmc1_dat1
0
0
0
0
CFG_MMC1_DAT1_OEN
mmc1_dat1
Y4
mmc1_dat1
0
0
0
0
CFG_MMC1_DAT1_OUT
mmc1_dat1
AA5
mmc1_dat2
0
0
0
0
CFG_MMC1_DAT2_OEN
mmc1_dat2
AA5
mmc1_dat2
0
0
0
0
CFG_MMC1_DAT2_OUT
mmc1_dat2
Y3
mmc1_dat3
0
0
0
0
CFG_MMC1_DAT3_OEN
mmc1_dat3
Y3
mmc1_dat3
0
0
0
0
CFG_MMC1_DAT3_OUT
mmc1_dat3
ADVANCE INFORMATION
BALL
5.10.6.19.2 MMC2 — eMMC
MMC2 interface is compliant with the JC64 eMMC Standard v4.5 and it supports the following eMMC applications:
• Standard JC64 SDR, 8-bit data, half cycle
• High-speed JC64 SDR, 8-bit data, half cycle
• High-speed JC64 DDR, 8-bit data
• High-speed HS200 JC64 SDR, 8-bit data, half cycle
NOTE
For more information, see the eMMC/SD/SDIO chapter of the Device TRM.
5.10.6.19.2.1 Standard JC64 SDR, 8-bit data, half cycle
Table 5-135 and Table 5-136 present Timing requirements and Switching characteristics for MMC2 - Standard SDR in receiver and transmitter
mode (see Figure 5-90 and Figure 5-91).
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
323
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-135. Timing Requirements for MMC2 - JC64 Standard SDR Mode
PARAMETER
DESCRIPTION
SSDR5
NO.
tsu(cmdV-clkH)
Setup time, mmc2_cmd valid before mmc2_clk rising clock edge
MIN
SSDR6
th(clkH-cmdV)
Hold time, mmc2_cmd valid after mmc2_clk rising clock edge
SSDR7
tsu(dV-clkH)
Setup time, mmc2_dat[7:0] valid before mmc2_clk rising clock edge
SSDR8
th(clkH-dV)
Hold time, mmc2_dat[7:0] valid after mmc2_clk rising clock edge
MAX
UNIT
13.19
ns
8.4
ns
13.19
ns
8.4
ns
ADVANCE INFORMATION
324
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-136. Switching Characteristics for MMC2 - JC64 Standard SDR Mode
NO.
SSDR1
PARAMETER
DESCRIPTION
fop(clk)
Operating frequency, mmc2_clk
MIN
MAX
UNIT
24
MHz
SSDR2H tw(clkH)
Pulse duration, mmc2_clk high
0.5P0.172 (1)
ns
SSDR2L tw(clkL)
Pulse duration, mmc2_clk low
0.5P0.172 (1)
ns
SSDR3
td(clkL-cmdV)
Delay time, mmc2_clk falling clock edge to mmc2_cmd transition
-16.96
16.96
ns
SSDR4
td(clkL-dV)
Delay time, mmc2_clk falling clock edge to mmc2_dat[7:0] transition
-16.96
16.96
ns
(1) P = output mmc2_clk period in ns
SSDR2
SSDR2
SSDR1
mmc2_clk
SSDR6
ADVANCE INFORMATION
SSDR5
mmc2_cmd
SSDR8
SSDR7
mmc2_dat[7:0]
vayu_mmc2_01
Figure 5-90. MMC/SD/SDIO in - Standard JC64 - Receiver Mode
SSDR2
SSDR2
SSDR1
mmc2_clk
SSDR3
mmc2_cmd
SSDR4
mmc2_dat[7:0]
vayu_mmc2_02
Figure 5-91. MMC/SD/SDIO in - Standard JC64 - Transmitter Mode
5.10.6.19.2.2 High-speed JC64 SDR, 8-bit data, half cycle
Table 5-137 and Table 5-138 present Timing requirements and Switching characteristics for MMC2 - High
speed SDR in receiver and transmitter mode (see Figure 5-92 and Figure 5-93).
Table 5-137. Timing Requirements for MMC2 - JC64 High Speed SDR Mode
PARAMETER
DESCRIPTION
JC643
NO.
tsu(cmdV-clkH)
Setup time, mmc2_cmd valid before mmc2_clk rising clock edge
MIN
5.6
MAX
ns
JC644
th(clkH-cmdV)
Hold time, mmc2_cmd valid after mmc2_clk rising clock edge
2.6
ns
JC647
tsu(dV-clkH)
Setup time, mmc2_dat[7:0] valid before mmc2_clk rising clock edge
5.6
ns
JC648
th(clkH-dV)
Hold time, mmc2_dat[7:0] valid after mmc2_clk rising clock edge
2.6
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
325
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-138. Switching Characteristics for MMC2 - JC64 High Speed SDR Mode
PARAMETER
DESCRIPTION
JC641
NO.
fop(clk)
Operating frequency, mmc2_clk
MIN
MAX
UNIT
48
JC642H
tw(clkH)
Pulse duration, mmc2_clk high
0.5P0.172 (1)
MHz
ns
JC642L
tw(clkL)
Pulse duration, mmc2_clk low
0.5P0.172 (1)
ns
JC645
td(clkL-cmdV)
Delay time, mmc2_clk falling clock edge to mmc2_cmd transition
-6.64
6.64
ns
JC646
td(clkL-dV)
Delay time, mmc2_clk falling clock edge to mmc2_dat[7:0] transition
-6.64
6.64
ns
(1) P = output mmc2_clk period in ns
JC641
JC642L
JC642H
mmc2_clk
JC643
JC644
mmc2_cmd
ADVANCE INFORMATION
JC647
JC648
mmc2_dat[7:0]
vayu_mmc2_03
Figure 5-92. MMC/SD/SDIO in - High Speed JC64 - Receiver Mode
JC641
JC642L
JC642H
mmc2_clk
JC645
JC645
mmc2_cmd
JC646
JC646
mmc2_dat[7:0]
vayu_mmc2_04
Figure 5-93. MMC/SD/SDIO in - High Speed JC64 - Transmitter Mode
5.10.6.19.2.3 High-speed HS200 JC64 SDR, 8-bit data, half cycle
Table 5-139 presents Timing requirements and Switching characteristics for MMC2 - HS200 in receiver
and transmitter mode (see Figure 5-94).
Table 5-139. Switching Characteristics for MMC2 - JEDS84 HS200 Mode
NO.
HS2001
PARAMETER
DESCRIPTION
fop(clk)
Operating frequency, mmc2_clk
MIN
MAX
UNIT
192
MHz
HS2002H tw(clkH)
Pulse duration, mmc2_clk high
0.5P0.172 (1)
ns
HS2002L tw(clkL)
Pulse duration, mmc2_clk low
0.5P0.172 (1)
ns
HS2005
td(clkL-cmdV)
Delay time, mmc2_clk falling clock edge to mmc2_cmd transition
-1.136
0.536
ns
HS2006
td(clkL-dV)
Delay time, mmc2_clk falling clock edge to mmc2_dat[7:0] transition
-1.136
0.536
ns
326
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) P = output mmc2_clk period in ns
HS2001
HS2002H
HS2002L
mmc2_clk
HS2005
HS2005
mmc2_cmd
HS2006
HS2006
mmc2_dat[7:0]
MMC2_05
Figure 5-94. eMMC in - HS200 SDR - Transmitter Mode
Table 5-140 and Table 5-141 present Timing requirements and Switching characteristics for MMC2 - High
speed DDR in receiver and transmitter mode (see Figure 5-95 and Figure 5-96).
Table 5-140. Timing Requirements for MMC2 - JC64 High Speed DDR Mode
PARAMETER
DESCRIPTION
DDR3
NO.
tsu(cmdV-clk)
Setup time, mmc2_cmd valid before mmc2_clk transition
MODE
MIN
1.8
MAX
UNIT
ns
DDR4
th(clk-cmdV)
Hold time, mmc2_cmd valid after mmc2_clk transition
1.6
ns
DDR7
tsu(dV-clk)
Setup time, mmc2_dat[7:0] valid before mmc2_clk transition
1.8
ns
DDR8
th(clk-dV)
Hold time, mmc2_dat[7:0] valid after mmc2_clk transition
1.6
ns
Table 5-141. Switching Characteristics for MMC2 - JC64 High Speed DDR Mode
PARAMETER
DESCRIPTION
DDR1
NO.
fop(clk)
Operating frequency, mmc2_clk
MIN
MAX
UNIT
48
DDR2H
tw(clkH)
Pulse duration, mmc2_clk high
0.5P0.172 (1)
MHz
ns
DDR2L
tw(clkL)
Pulse duration, mmc2_clk low
0.5P0.172 (1)
ns
DDR5
td(clk-cmdV)
Delay time, mmc2_clk transition to mmc2_cmd transition
2.9
7.14
ns
DDR6
td(clk-dV)
Delay time, mmc2_clk transition to mmc2_dat[7:0] transition
2.9
7.14
ns
(1) P = output mmc2_clk period in ns
Table 5-142 and Table 5-143 present Timing requirements and Switching characteristics for MMC2 - High
speed DDR in receiver and transmitter mode During Boot (see Figure 5-95 and Figure 5-96).
Table 5-142. Timing Requirements for MMC2 - JC64 High Speed DDR Mode During Boot
PARAMETER
DESCRIPTION
MODE
MIN
DDR3
NO.
tsu(cmdV-clk)
Setup time, mmc2_cmd valid before mmc2_clk transition
Boot
1.8
MAX
ns
DDR4
th(clk-cmdV)
Hold time, mmc2_cmd valid after mmc2_clk transition
Boot
1.6
ns
DDR7
tsu(dV-clk)
Setup time, mmc2_dat[7:0] valid before mmc2_clk transition
Boot
1.8
ns
DDR8
th(clk-dV)
Hold time, mmc2_dat[7:0] valid after mmc2_clk transition
Boot
1.6
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
327
ADVANCE INFORMATION
5.10.6.19.2.4 High-speed JC64 DDR, 8-bit data
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-143. Switching Characteristics for MMC2 - JC64 High Speed DDR Mode During Boot
PARAMETER
DESCRIPTION
DDR1
NO.
fop(clk)
Operating frequency, mmc2_clk
MODE
Boot
MIN
MAX
UNIT
48
DDR2H
tw(clkH)
Pulse duration, mmc2_clk high
Boot
0.5P0.172
MHz
ns
DDR2L
tw(clkL)
Pulse duration, mmc2_clk low
Boot
0.5P0.172
ns
DDR5
td(clk-cmdV)
Delay time, mmc2_clk transition to mmc2_cmd transition
Boot
2.9
7.14
ns
DDR6
td(clk-dV)
Delay time, mmc2_clk transition to mmc2_dat[7:0] transition
Boot
2.9
7.14
ns
DDR1
DDR2H
DDR2L
mmc2_clk
DDR3
DDR4
mmc2_cmd
DDR8
DDR8
DDR7
DDR8
DDR7
DDR8
DDR7
DDR7
ADVANCE INFORMATION
mmc2_dat[7:0]
vayu_mmc2_07
Figure 5-95. MMC/SD/SDIO in - High Speed DDR JC64 - Receiver Mode
DDR1
DDR2
DDR2
mmc2_clk
DDR5
DDR5
DDR5
DDR5
mmc2_cmd
DDR6
DDR6
DDR6
DDR6
DDR6
DDR6
mmc2_dat[7:0]
MMC2_08
Figure 5-96. MMC/SD/SDIO in - High Speed DDR JC64 - Transmitter Mode
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for MMC2. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-144, Manual
Functions Mapping for MMC2 with Internal Loopback Clock and for HS200 for a definition of the Manual
modes.
Table 5-144 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
328
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-144. Manual Functions Mapping for MMC2 With Internal Loopback Clock and for HS200
BALL NAME
MMC2_DDR_LB_MANUAL1
MMC2_STD_HS_LB_MANUAL1
A_DELAY (ps)
G_DELAY
(ps)
A_DELAY (ps)
G_DELAY (ps)
A_DELAY (ps)
MMC2_HS200_MANUAL1
G_DELAY (ps)
CFG REGISTER
MUXMODE
1
K7
gpmc_a19
124
0
850
0
-
-
CFG_GPMC_A19_IN
mmc2_dat4
M7
gpmc_a20
62
0
1264
0
-
-
CFG_GPMC_A20_IN
mmc2_dat5
J5
gpmc_a21
0
0
786
0
-
-
CFG_GPMC_A21_IN
mmc2_dat6
K6
gpmc_a22
0
0
902
0
-
-
CFG_GPMC_A22_IN
mmc2_dat7
J7
gpmc_a23
1145
3054
0
2764
-
-
CFG_GPMC_A23_IN
mmc2_clk
J4
gpmc_a24
48
0
1185
0
-
-
CFG_GPMC_A24_IN
mmc2_dat0
J6
gpmc_a25
0
0
670
0
-
-
CFG_GPMC_A25_IN
mmc2_dat1
H4
gpmc_a26
0
0
972
0
-
-
CFG_GPMC_A26_IN
mmc2_dat2
H5
gpmc_a27
0
0
1116
0
-
-
CFG_GPMC_A27_IN
mmc2_dat3
H6
gpmc_cs1
0
0
250
0
-
-
CFG_GPMC_CS1_IN
mmc2_cmd
K7
gpmc_a19
0
0
0
0
384
0
CFG_GPMC_A19_OEN
mmc2_dat4
K7
gpmc_a19
135
0
0
0
0
174
CFG_GPMC_A19_OUT
mmc2_dat4
M7
gpmc_a20
0
0
0
0
410
0
CFG_GPMC_A20_OEN
mmc2_dat5
M7
gpmc_a20
47
0
0
0
85
0
CFG_GPMC_A20_OUT
mmc2_dat5
J5
gpmc_a21
0
0
0
0
468
0
CFG_GPMC_A21_OEN
mmc2_dat6
J5
gpmc_a21
101
0
0
0
139
0
CFG_GPMC_A21_OUT
mmc2_dat6
K6
gpmc_a22
0
0
0
0
676
0
CFG_GPMC_A22_OEN
mmc2_dat7
K6
gpmc_a22
30
0
0
0
69
0
CFG_GPMC_A22_OUT
mmc2_dat7
J7
gpmc_a23
423
0
0
0
1062
154
CFG_GPMC_A23_OUT
mmc2_clk
J4
gpmc_a24
0
0
0
0
640
0
CFG_GPMC_A24_OEN
mmc2_dat0
J4
gpmc_a24
0
0
0
0
0
0
CFG_GPMC_A24_OUT
mmc2_dat0
J6
gpmc_a25
0
0
0
0
356
0
CFG_GPMC_A25_OEN
mmc2_dat1
J6
gpmc_a25
0
0
0
0
0
0
CFG_GPMC_A25_OUT
mmc2_dat1
H4
gpmc_a26
0
0
0
0
579
0
CFG_GPMC_A26_OEN
mmc2_dat2
H4
gpmc_a26
0
0
0
0
0
0
CFG_GPMC_A26_OUT
mmc2_dat2
H5
gpmc_a27
0
0
0
0
435
0
CFG_GPMC_A27_OEN
mmc2_dat3
H5
gpmc_a27
0
0
0
0
36
0
CFG_GPMC_A27_OUT
mmc2_dat3
H6
gpmc_cs1
0
0
0
0
759
0
CFG_GPMC_CS1_OEN
mmc2_cmd
H6
gpmc_cs1
0
0
0
0
72
0
CFG_GPMC_CS1_OUT
mmc2_cmd
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
329
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
ADVANCE INFORMATION
330
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.19.3 MMC3 and MMC4—SDIO/SD
MMC3 and MMC4 interfaces are compliant with the SDIO3.0 Standard v1.0, SD Part E1 and for generic
SDIO devices, it supports the following applications:
• MMC3 8-bit data and MMC4 4-bit data, SD Default speed, SDR
• MMC3 8-bit data and MMC4 4-bit data, SD High speed, SDR
• MMC3 8-bit data and MMC4 4-bit data, UHS-1 SDR12 (SD Standard v3.01), 4-bit data, SDR, half
cycle
• MMC3 8-bit data and MMC4 4-bit data, UHS-I SDR25 (SD Standard v3.01), 4-bit data, SDR, half cycle
• MMC3 8-bit data, UHS-I SDR50
NOTE
The eMMC/SD/SDIOj (j = 3 to 4) controller is also referred to as MMCj.
NOTE
5.10.6.19.3.1 MMC3 and MMC4, SD Default Speed
Figure 5-97, Figure 5-98, and Table 5-145 through Table 5-148 present Timing requirements and
Switching characteristics for MMC3 and MMC4 - SD Default speed in receiver and transmitter mode.
Table 5-145. Timing Requirements for MMC3 - Default Speed Mode (1)
NO.
PARAMETER
DESCRIPTION
MIN
DS5
tsu(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge
5.11
MAX
UNIT
ns
DS6
th(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge
20.46
ns
DS7
tsu(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge
5.11
ns
DS8
th(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge
20.46
ns
(1) i in [i:0] = 7
Table 5-146. Switching Characteristics for MMC3 - SD/SDIO Default Speed Mode (2)
NO.
PARAMETER
DESCRIPTION
DS0
fop(clk)
Operating frequency, mmc3_clk
MIN
MAX
UNIT
24
DS1
tw(clkH)
Pulse duration, mmc3_clk high
0.5P0.270 (2)
MHz
ns
DS2
tw(clkL)
Pulse duration, mmc3_clk low
0.5P0.270 (2)
ns
DS3
td(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition
-14.93
14.93
ns
DS4
td(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition
-14.93
14.93
ns
MAX
UNIT
(1) P = output mmc3_clk period in ns
(2) i in [i:0] = 7
Table 5-147. Timing Requirements for MMC4 - Default Speed Mode (1)
NO.
PARAMETER
DESCRIPTION
DS5
tsu(cmdV-clkH)
Setup time, mmc4_cmd valid before mmc4_clk rising clock edge
DS6
th(clkH-cmdV)
Hold time, mmc4_cmd valid after mmc4_clk rising clock edge
DS7
tsu(dV-clkH)
Setup time, mmc4_dat[i:0] valid before mmc4_clk rising clock edge
DS8
th(clkH-dV)
Hold time, mmc4_dat[i:0] valid after mmc4_clk rising clock edge
MIN
5.11
ns
20.46
ns
5.11
ns
20.46
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
331
ADVANCE INFORMATION
For more information, see the eMMC/SD/SDIO chapter of the Device TRM.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) i in [i:0] = 3
Table 5-148. Switching Characteristics for MMC4 - Default Speed Mode (2)
NO.
PARAMETER
DESCRIPTION
DS0
fop(clk)
Operating frequency, mmc4_clk
MIN
MAX
UNIT
24
MHz
DS1
tw(clkH)
Pulse duration, mmc4_clk high
0.5P0.270 (1)
ns
DS2
tw(clkL)
Pulse duration, mmc4_clk low
0.5P0.270 (1)
ns
DS3
td(clkL-cmdV)
Delay time, mmc4_clk falling clock edge to mmc4_cmd transition
-14.93
14.93
ns
DS4
td(clkL-dV)
Delay time, mmc4_clk falling clock edge to mmc4_dat[i:0] transition
-14.93
14.93
ns
(1) P = output mmc4_clk period in ns
(2) i in [i:0] = 3
DS2
DS1
DS0
ADVANCE INFORMATION
mmcj_clk
DS6
DS5
mmcj_cmd
DS8
DS7
mmcj_dat[i:0]
vayu_mmc3_07
Figure 5-97. MMC/SD/SDIOj in - Default Speed - Receiver Mode
DS2
DS1
DS0
mmcj_clk
DS3
mmcj_cmd
DS4
mmcj_dat[i:0]
vayu_mmc3_08
Figure 5-98. MMC/SD/SDIOj in - Default Speed - Transmitter Mode
5.10.6.19.3.2 MMC3 and MMC4, SD High Speed
Figure 5-99, Figure 5-100, and Table 5-149 through Table 5-152 present Timing requirements and
Switching characteristics for MMC3 and MMC4 - SD and SDIO High speed in receiver and transmitter
mode.
Table 5-149. Timing Requirements for MMC3 - SD/SDIO High Speed Mode (1)
NO.
PARAMETER
DESCRIPTION
HS3
tsu(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge
5.3
ns
HS4
th(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge
2.6
ns
HS7
tsu(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge
5.3
ns
332
Specifications
MIN
MAX
UNIT
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-149. Timing Requirements for MMC3 - SD/SDIO High Speed Mode (1) (continued)
NO.
PARAMETER
DESCRIPTION
HS8
th(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge
MIN
MAX
2.6
UNIT
ns
(1) i in [i:0] = 7
Table 5-150. Switching Characteristics for MMC3 - SD/SDIO High Speed Mode (2)
NO.
PARAMETER
DESCRIPTION
HS1
fop(clk)
Operating frequency, mmc3_clk
MIN
MAX
UNIT
48
HS2H
tw(clkH)
Pulse duration, mmc3_clk high
0.5P0.270 (1)
MHz
ns
HS2L
tw(clkL)
Pulse duration, mmc3_clk low
0.5P0.270 (1)
ns
HS5
td(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition
-7.6
3.6
ns
HS6
td(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition
-7.6
3.6
ns
(1) P = output mmc3_clk period in ns
Table 5-151. Timing Requirements for MMC4 - High Speed Mode (1)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
HS3
tsu(cmdV-clkH)
Setup time, mmc4_cmd valid before mmc4_clk rising clock edge
5.3
ns
HS4
th(clkH-cmdV)
Hold time, mmc4_cmd valid after mmc4_clk rising clock edge
1.6
ns
HS7
tsu(dV-clkH)
Setup time, mmc4_dat[i:0] valid before mmc4_clk rising clock edge
5.3
ns
HS8
th(clkH-dV)
Hold time, mmc4_dat[i:0] valid after mmc4_clk rising clock edge
1.6
ns
(1) i in [i:0] = 3
Table 5-152. Switching Characteristics for MMC4 - High Speed Mode (2)
NO.
PARAMETER
DESCRIPTION
HS1
fop(clk)
Operating frequency, mmc4_clk
MIN
MAX
UNIT
48
MHz
HS2H
tw(clkH)
Pulse duration, mmc4_clk high
0.5P0.270 (1)
ns
HS2L
tw(clkL)
Pulse duration, mmc4_clk low
0.5P0.270 (1)
ns
HS5
td(clkL-cmdV)
Delay time, mmc4_clk falling clock edge to mmc4_cmd transition
-8.8
6.6
ns
HS6
td(clkL-dV)
Delay time, mmc4_clk falling clock edge to mmc4_dat[i:0] transition
-8.8
6.6
ns
(1) P = output mmc4_clk period in ns
(2) i in [i:0] = 3
HS1
HS2L
HS2H
mmcj_clk
HS3
HS4
mmcj_cmd
HS7
HS8
mmcj_dat[i:0]
vayu_mmc3_09
Figure 5-99. MMC/SD/SDIOj in - High Speed - Receiver Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
333
ADVANCE INFORMATION
(2) i in [i:0] = 7
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
HS1
HS2H
HS2L
mmcj_clk
HS5
HS5
mmcj_cmd
HS6
HS6
mmcj_dat[i:0]
vayu_mmc3_10
Figure 5-100. MMC/SD/SDIOj in - High Speed - Transmitter Mode
5.10.6.19.3.3 MMC3 and MMC4, SD and SDIO SDR12 Mode
Figure 5-101, Figure 5-102, and Table 5-153 through Table 5-156 present Timing requirements and
Switching characteristics for MMC3 and MMC4 - SD and SDIO SDR12 in receiver and transmitter mode.
Table 5-153. Timing Requirements for MMC3 - SDR12 Mode (1)
ADVANCE INFORMATION
PARAMETER
DESCRIPTION
SDR125
NO.
tsu(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge
MIN
SDR126
th(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge
SDR127
tsu(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge
SDR128
th(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge
MAX
UNIT
25.99
ns
1.6
ns
25.99
ns
1.6
ns
(1) i in [i:0] = 7
Table 5-154. Switching Characteristics for MMC3 - SDR12 Mode (2)
PARAMETER
DESCRIPTION
SDR120
NO.
fop(clk)
Operating frequency, mmc3_clk
MIN
MAX
UNIT
24
MHz
SDR121
tw(clkH)
Pulse duration, mmc3_clk high
0.5P0.270 (1)
ns
SDR122
tw(clkL)
Pulse duration, mmc3_clk low
0.5P0.270 (1)
ns
SDR123
td(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition
-19.13
16.93
ns
SDR124
td(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition
-19.13
16.93
ns
MAX
UNIT
(1) P = output mmc3_clk period in ns
(2) i in [i:0] = 7
Table 5-155. Timing Requirements for MMC4 - SDR12 Mode (1)
PARAMETER
DESCRIPTION
SDR125
NO.
tsu(cmdV-clkH)
Setup time, mmc4_cmd valid before mmc4_clk rising clock edge
MIN
SDR126
th(clkH-cmdV)
Hold time, mmc4_cmd valid after mmc4_clk rising clock edge
SDR127
tsu(dV-clkH)
Setup time, mmc4_dat[i:0] valid before mmc4_clk rising clock edge
SDR128
th(clkH-dV)
Hold time, mmc4_dat[i:0] valid after mmc4_clk rising clock edge
25.99
ns
1.6
ns
25.99
ns
1.6
ns
(1) j in [i:0] = 3
Table 5-156. Switching Characteristics for MMC4 - SDR12 Mode (2)
NO.
PARAMETER
DESCRIPTION
SDR120
fop(clk)
Operating frequency, mmc4_clk
SDR121
tw(clkH)
Pulse duration, mmc4_clk high
0.5P0.270 (1)
ns
SDR122
tw(clkL)
Pulse duration, mmc4_clk low
0.5P0.270 (1)
ns
SDR125
td(clkL-cmdV)
Delay time, mmc4_clk falling clock edge to mmc4_cmd transition
334
Specifications
MIN
-19.13
MAX
UNIT
24
MHz
16.93
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-156. Switching Characteristics for MMC4 - SDR12 Mode (2) (continued)
NO.
SDR126
PARAMETER
DESCRIPTION
td(clkL-dV)
Delay time, mmc4_clk falling clock edge to mmc4_dat[i:0] transition
MIN
MAX
UNIT
-19.13
16.93
ns
(1) P = output mmc4_clk period in ns
(2) j in [i:0] = 3
SDR122
SDR121
SDR120
mmcj_clk
SDR126
SDR125
mmcj_cmd
SDR128
SDR127
ADVANCE INFORMATION
mmcj_dat[i:0]
vayu_mmc3_11
Figure 5-101. MMC/SD/SDIOj in - SDR12 - Receiver Mode
SDR122
SDR121
SDR120
mmcj_clk
SDR123
mmcj_cmd
SDR124
mmcj_dat[i:0]
vayu_mmc3_12
Figure 5-102. MMC/SD/SDIOj in - SDR12 - Transmitter Mode
5.10.6.19.3.4 MMC3 and MMC4, SD SDR25 Mode
Figure 5-103, Figure 5-104, and Table 5-157 through Table 5-160 present Timing requirements and
Switching characteristics for MMC3 and MMC4 - SD and SDIO SDR25 in receiver and transmitter mode.
Table 5-157. Timing Requirements for MMC3 - SDR25 Mode (1)
PARAMETER
DESCRIPTION
SDR253
NO.
tsu(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge
MIN
5.3
MAX
UNIT
ns
SDR254
th(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge
1.6
ns
SDR257
tsu(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge
5.3
ns
SDR258
th(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge
1.6
ns
(1) i in [i:0] = 7
Table 5-158. Switching Characteristics for MMC3 - SDR25 Mode (2)
NO.
PARAMETER
DESCRIPTION
SDR251
fop(clk)
Operating frequency, mmc3_clk
SDR252
H
tw(clkH)
Pulse duration, mmc3_clk high
MIN
MAX
UNIT
48
MHz
0.5P(1)0.270
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
335
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-158. Switching Characteristics for MMC3 - SDR25 Mode (2) (continued)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
0.5P(1)0.270
UNIT
SDR252L tw(clkL)
Pulse duration, mmc3_clk low
ns
SDR255
td(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition
-8.8
6.6
ns
SDR256
td(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition
-8.8
6.6
ns
MIN
MAX
(1) P = output mmc3_clk period in ns
(2) i in [i:0] = 7
Table 5-159. Timing Requirements for MMC4 - SDR25 Mode (1)
PARAMETER
DESCRIPTION
SDR255
NO.
tsu(cmdV-clkH)
Setup time, mmc4_cmd valid before mmc4_clk rising clock edge
5.3
UNIT
ns
SDR256
th(clkH-cmdV)
Hold time, mmc4_cmd valid after mmc4_clk rising clock edge
1.6
ns
SDR257
tsu(dV-clkH)
Setup time, mmc4_dat[i:0] valid before mmc4_clk rising clock edge
5.3
ns
SDR258
th(clkH-dV)
Hold time, mmc4_dat[i:0] valid after mmc4_clk rising clock edge
1.6
ns
(1) i in [i:0] = 3
ADVANCE INFORMATION
Table 5-160. Switching Characteristics for MMC4 - SDR25 Mode (2)
PARAMETER
DESCRIPTION
SDR251
NO.
fop(clk)
Operating frequency, mmc4_clk
MIN
MAX
UNIT
48
SDR252
H
tw(clkH)
Pulse duration, mmc4_clk high
0.5P0.270 (1)
MHz
ns
SDR252L tw(clkL)
Pulse duration, mmc4_clk low
0.5P0.270 (1)
ns
SDR255
td(clkL-cmdV)
Delay time, mmc4_clk falling clock edge to mmc4_cmd transition
-8.8
6.6
ns
SDR256
td(clkL-dV)
Delay time, mmc4_clk falling clock edge to mmc4_dat[i:0] transition
-8.8
6.6
ns
(1) P = output mmc4_clk period in ns
(2) i in [i:0] = 3
SDR251
SDR252L
SDR252H
mmcj_clk
SDR253
SDR254
mmcj_cmd
SDR257
SDR258
mmcj_dat[i:0]
vayu_mmc3_13
Figure 5-103. MMC/SD/SDIOj in - SDR25 - Receiver Mode
SDR251
SDR502H
SDR252L
mmcj_clk
SDR255
SDR255
mmcj_cmd
SDR256
SDR256
mmcj_dat[i:0]
vayu_mmc3_14
Figure 5-104. MMC/SD/SDIOj in - SDR25 - Transmitter Mode
336
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.19.3.5 MMC3 SDIO High-Speed UHS-I SDR50 Mode, Half Cycle
Figure 5-105, Figure 5-106, Table 5-161, and Table 5-162 present Timing requirements and Switching
characteristics for MMC3 - SDIO High speed SDR50 in receiver and transmitter mode.
Table 5-161. Timing Requirements for MMC3 - SDR50 Mode (1)
PARAMETER
DESCRIPTION
MIN
SDR503
NO.
tsu(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge
1.48
MAX
UNIT
ns
SDR504
th(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge
1.6
ns
SDR507
tsu(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge
1.48
ns
SDR508
th(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge
1.6
ns
(1) i in [i:0] = 7
Table 5-162. Switching Characteristics for MMC3 - SDR50 Mode (2)
NO.
DESCRIPTION
fop(clk)
Operating frequency, mmc3_clk
MIN
MAX
UNIT
96
MHz
SDR502
H
tw(clkH)
Pulse duration, mmc3_clk high
0.5P0.270 (1)
ns
SDR502L tw(clkL)
Pulse duration, mmc3_clk low
0.5P0.270 (1)
ns
SDR505
td(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition
-3.66
1.46
ns
SDR506
td(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition
-3.66
1.46
ns
ADVANCE INFORMATION
PARAMETER
SDR501
(1) P = output mmc3_clk period in ns
(2) i in [i:0] = 7
SDR501
SDR502L
SDR502H
mmcj_clk
SDR503
SDR504
mmcj_cmd
SDR507
SDR508
mmcj_dat[7:0]
vayu_mmc3_05
Figure 5-105. MMC/SD/SDIOj in - High Speed SDR50 - Receiver Mode
SDR501
SDR502H
SDR502L
mmcj_clk
SDR505
SDR505
mmcj_cmd
SDR506
SDR506
mmcj_dat[7:0]
vayu_mmc3_06
Figure 5-106. MMC/SD/SDIOj in - High Speed SDR50 - Transmitter Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
337
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for MMC3. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-163, Manual
Functions Mapping for MMC3 for a definition of the Manual modes.
Table 5-163 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-163. Manual Functions Mapping for MMC3
BALL
BALL NAME
MMC3_MANUAL1
MMC3_MANUAL2
CFG REGISTER
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY (ps)
G_DELAY (ps)
MUXMODE
0
ADVANCE INFORMATION
AD4
mmc3_clk
0
386
852
0
CFG_MMC3_CLK_IN
mmc3_clk
AD4
mmc3_clk
605
0
94
0
CFG_MMC3_CLK_OUT
mmc3_clk
AC4
mmc3_cmd
0
0
122
0
CFG_MMC3_CMD_IN
mmc3_cmd
AC4
mmc3_cmd
0
0
0
0
CFG_MMC3_CMD_OEN
mmc3_cmd
AC4
mmc3_cmd
0
0
0
0
CFG_MMC3_CMD_OUT
mmc3_cmd
AC7
mmc3_dat0
171
0
91
0
CFG_MMC3_DAT0_IN
mmc3_dat0
AC7
mmc3_dat0
0
0
0
0
CFG_MMC3_DAT0_OEN
mmc3_dat0
AC7
mmc3_dat0
0
0
0
0
CFG_MMC3_DAT0_OUT
mmc3_dat0
AC6
mmc3_dat1
221
0
57
0
CFG_MMC3_DAT1_IN
mmc3_dat1
AC6
mmc3_dat1
0
0
0
0
CFG_MMC3_DAT1_OEN
mmc3_dat1
AC6
mmc3_dat1
0
0
0
0
CFG_MMC3_DAT1_OUT
mmc3_dat1
AC9
mmc3_dat2
0
0
0
0
CFG_MMC3_DAT2_IN
mmc3_dat2
AC9
mmc3_dat2
0
0
0
0
CFG_MMC3_DAT2_OEN
mmc3_dat2
AC9
mmc3_dat2
0
0
0
0
CFG_MMC3_DAT2_OUT
mmc3_dat2
AC3
mmc3_dat3
474
0
375
0
CFG_MMC3_DAT3_IN
mmc3_dat3
AC3
mmc3_dat3
0
0
0
0
CFG_MMC3_DAT3_OEN
mmc3_dat3
AC3
mmc3_dat3
0
0
0
0
CFG_MMC3_DAT3_OUT
mmc3_dat3
AC8
mmc3_dat4
792
0
213
0
CFG_MMC3_DAT4_IN
mmc3_dat4
AC8
mmc3_dat4
0
0
0
0
CFG_MMC3_DAT4_OEN
mmc3_dat4
AC8
mmc3_dat4
0
0
0
0
CFG_MMC3_DAT4_OUT
mmc3_dat4
AD6
mmc3_dat5
782
0
355
0
CFG_MMC3_DAT5_IN
mmc3_dat5
AD6
mmc3_dat5
0
0
0
0
CFG_MMC3_DAT5_OEN
mmc3_dat5
AD6
mmc3_dat5
0
0
0
0
CFG_MMC3_DAT5_OUT
mmc3_dat5
AB8
mmc3_dat6
942
0
437
0
CFG_MMC3_DAT6_IN
mmc3_dat6
AB8
mmc3_dat6
0
0
0
0
CFG_MMC3_DAT6_OEN
mmc3_dat6
AB8
mmc3_dat6
0
0
0
0
CFG_MMC3_DAT6_OUT
mmc3_dat6
AB5
mmc3_dat7
636
0
224
0
CFG_MMC3_DAT7_IN
mmc3_dat7
AB5
mmc3_dat7
0
0
0
0
CFG_MMC3_DAT7_OEN
mmc3_dat7
AB5
mmc3_dat7
0
0
0
0
CFG_MMC3_DAT7_OUT
mmc3_dat7
338
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Manual IO Timings Modes must be used to guarantee some IO timings for MMC4. See Table 5-33, Modes
Summary for a list of IO timings requiring the use of Manual IO Timings Modes. See Table 5-164, Manual
Functions Mapping for MMC4 for a definition of the Manual modes.
Table 5-164 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-164. Manual Functions Mapping for MMC4
BALL NAME
MMC4_MANUAL1
MMC4_DS_MANUAL1
A_DELAY
(ps)
G_DELAY
(ps)
A_DELAY
(ps)
G_DELAY
(ps)
CFG REGISTER
MUXMODE
3
E25
uart1_ctsn
0
0
0
0
CFG_UART1_CTSN_IN
E25
uart1_ctsn
1147
0
0
0
CFG_UART1_CTSN_OUT
mmc4_clk
mmc4_clk
C27
uart1_rtsn
1834
0
307
0
CFG_UART1_RTSN_IN
mmc4_cmd
C27
uart1_rtsn
0
0
0
0
CFG_UART1_RTSN_OEN
mmc4_cmd
C27
uart1_rtsn
0
0
0
0
CFG_UART1_RTSN_OUT
mmc4_cmd
D27
uart2_ctsn
2165
0
785
0
CFG_UART2_CTSN_IN
mmc4_dat2
D27
uart2_ctsn
0
0
0
0
CFG_UART2_CTSN_OEN
mmc4_dat2
D27
uart2_ctsn
0
0
0
0
CFG_UART2_CTSN_OUT
mmc4_dat2
C28
uart2_rtsn
1929
64
613
0
CFG_UART2_RTSN_IN
mmc4_dat3
C28
uart2_rtsn
0
0
0
0
CFG_UART2_RTSN_OEN
mmc4_dat3
C28
uart2_rtsn
0
0
0
0
CFG_UART2_RTSN_OUT
mmc4_dat3
D28
uart2_rxd
1935
128
683
0
CFG_UART2_RXD_IN
mmc4_dat0
D28
uart2_rxd
0
0
0
0
CFG_UART2_RXD_OEN
mmc4_dat0
D28
uart2_rxd
0
0
0
0
CFG_UART2_RXD_OUT
mmc4_dat0
D26
uart2_txd
2172
44
835
0
CFG_UART2_TXD_IN
mmc4_dat1
D26
uart2_txd
0
0
0
0
CFG_UART2_TXD_OEN
mmc4_dat1
D26
uart2_txd
0
0
0
0
CFG_UART2_TXD_OUT
mmc4_dat1
5.10.6.20 PRU-ICSS
The device Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) consists
of dual 32-bit Load / Store RISC CPU cores - Programmable Real-Time Units (PRU0 and PRU1), shared,
data, and instruction memories, internal peripheral modules, and an interrupt controller (PRU-ICSS_INTC).
The programmable nature of the PRUs, along with their access to pins, events and all SoC resources,
provides flexibility in implementing fast real-time responses, specialized data handling operations,
customer peripheral interfaces, and in off-loading tasks from the other processor cores of the system-onchip (SoC).
The each PRU-ICSS includes the following main features:
• 21x Enhanced GPIs (EGPIs) and 21× Enhanced GPOs (EGPOs) with asynchronous capture and serial
support per each PRU CPU core
• One Ethernet MII_RT module (PRU-ICSS_MII_RT) with two MII ports and configurable connections to
PRUs
• 1 MDIO Port (PRU-ICSS_MII_MDIO)
• One Industrial Ethernet Peripheral (IEP) to manage/generate Industrial Ethernet functions
• 1 × 16550-compatible UART with a dedicated 192 MHz clock to support 12 Mbps Profibus
• 1 Industrial Ethernet timer with 7/9 capture and 8 compare events
• 1 Enhanced Capture Module (ECAP)
• 1 Interrupt Controller (PRU-ICSS_INTC)
• A flexible power management support
• Integrated switched central resource with programmable priority
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
339
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
www.ti.com
Parity control supported by all memories
CAUTION
The IO timings provided in this section are only valid if signals within a single
IOSET are used. The IOSETs are defined in the Table 5-187 and Table 5-188.
NOTE
For more information about PRU-ICSS subsystems interfaces, see the Device TRM.
NOTE
To configure the desired virtual mode the user must set MODESELECT bit and
DELAYMODE bitfield for each corresponding pad control register.
The pad control registers are presented in Table 4-33 and described in chapter Control
Module of the Device TRM.
ADVANCE INFORMATION
5.10.6.20.1 Programmable Real-Time Unit (PRU-ICSS PRU)
5.10.6.20.1.1 PRU-ICSS PRU Direct Input/Output Mode Electrical Data and Timing
Table 5-165. PRU-ICSS PRU Timing Requirements - Direct Input Mode
PARAMETER
DESCRIPTION
PRDI1
NO.
tw(GPI)
Pulse width, GPI
PRDI2
tsk(GPI)
Skew between GPI[20:0] signals
MIN
2P
MAX
(1)
UNIT
ns
4.5
ns
(1) PRUSS_GICLK clock period
PRDI1
GPI[m:0]
PRDI2
SPRS91x_TIMING_PRU_01
Figure 5-107. PRU-ICSS PRU Direct Input Timing
(1) m in GPI[m:0] = 20
Table 5-166. PRU-ICSS PRU Switching Requirements – Direct Output Mode
PARAMETER
DESCRIPTION
PRDO1
NO.
tw(GPO)
Pulse width, GPO
PRDO2
tsk(GPO)
Skew between GPO[20:0] signals
MIN
2P
MAX
(1)
UNIT
ns
4.5
ns
(1) PRUSS_GICLK clock period
PRDO1
GPO[n:0]
PRDO2
SPRS91x_TIMING_PRU_02
Figure 5-108. PRU-ICSS PRU Direct Output Timing
(1) n in GPO[n:0] = 20
340
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
5.10.6.20.1.2 PRU-ICSS PRU Parallel Capture Mode Electrical Data and Timing
Table 5-167. PRU-ICSS PRU Timing Requirements - Parallel Capture Mode
NO.
PARAMETER
DESCRIPTION
MIN
MAX
PRPC1
tw(CLOCKIN)
Cyle time, CLOCKIN
PRPC2
tw(CLOCKIN_L)
Pulse duration, CLOCKIN low
9
11
ns
PRPC3
tw(CLOCKIN_H)
Pulse duration, CLOCKIN high
9
11
ns
PRPC4
tsu(DATAIN-CLOCKIN)
Setup time, DATAIN valid before CLOCKIN
PRPC5
th(CLOCKIN-DATAIN)
Hold time, DATAIN valid after CLOCKIN
20
UNIT
ns
4.5
ns
0
ns
(1) PRUSS_GICLK clock period
PRPC1
PRPC3
PRPC2
ADVANCE INFORMATION
CLOCKIN
DATAIN
PRPC5
PRPC4
SPRS91x_TIMING_PRU_03
Figure 5-109. PRU-ICSS PRU Parallel Capture Timing - Rising Edge Mode
PRPC1
PRPC3
PRPC2
CLOCKIN
DATAIN
PRPC5
PRPC4
SPRS91x_TIMING_PRU_04
Figure 5-110. PRU-ICSS PRU Parallel Capture Timing - Falling Edge Mode
5.10.6.20.1.3
PRU-ICSS PRU Shift Mode Electrical Data and Timing
Table 5-168. PRU-ICSS PRU Timing Requirements – Shift In Mode
PARAMETER
DESCRIPTION
PRSI1
NO.
tc(DATAIN)
Cycle time, DATAIN
PRSI2
tw(DATAIN)
Pulse width, DATAIN
MIN
MAX
10.00
0.45P
(1)
UNIT
ns
0.55P
(1)
ns
(1) P = 10.00ns
PRSI1
PRSI2
DATAIN
SPRS91x_TIMING_PRU_05
Figure 5-111. PRU-ICSS PRU Shift In Timing
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
341
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-169. PRU-ICSS PRU Switching Requirements - Shift Out Mode
NO.
PRSO1
PARAMETER
DESCRIPTION
tc(CLOCKOUT)
Cycle time, CLOCKOUT
MIN
MAX
10.00
PRSO2
tw(CLOCKOUT)
Pulse width, CLOCKOUT
PRSO3
td(CLOCKOUT-DATAOUT)
Delay time, CLOCKOUT to DATAOUT Valid
0.45P
(1)
UNIT
ns
(1)
ns
3.60
ns
MAX
UNIT
0.55P
-3.00
(1) P = 10.00ns
PRSO1
PRSO2
CLOCKOUT
DATAOUT
PRSO3
SPRS91x_TIMING_PRU_06
ADVANCE INFORMATION
Figure 5-112. PRU-ICSS PRU Shift Out Timing
5.10.6.20.1.4
PRU-ICSS PRU Sigma Delta and EnDAT Modes
Table 5-170. PRU-ICSS PRU Timing Requirements - Sigma Delta Mode
NO.
PARAMETER
DESCRIPTION
1
tw(SDx_CLK)
Pulse width, SDx_CLK
MIN
2
tsu(SDx_D-SDx_CLK) Setup time, SDx_D valid before SDx_CLK active edge
3
th(SDx_CLK-SDx_D)
Hold time, SDx_D valid before SDx_CLK active edge
20
ns
10
ns
5
ns
1
SDx_CLK
SDx_D
2
3
SPRS91x_TIMING_PRU_07
Figure 5-113. PRU-ICSS PRU SD_CLK Falling Active Edge
1
SDx_CLK
SDx_D
2
3
SPRS91x_TIMING_PRU_08
Figure 5-114. PRU-ICSS PRU SD_CLK Rising Active Edge
342
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-171. PRU-ICSS PRU Timing Requirements - EnDAT Mode
NO.
1
PARAMETER
DESCRIPTION
tw(ENDATx_IN)
Pulse width, ENDATx_IN
MIN
MAX
40
UNIT
ns
Table 5-172. PRU-ICSS PRU Switching Requirements - EnDAT Mode
NO.
PARAMETER
DESCRIPTION
2
tw(ENDATx_CLK)
Pulse width, ENDATx_CLK
MIN
3
td(ENDATx_OUTENDATx_CLK)
Delay time, ENDATx_CLK fall to ENDATx_OUT
4
td(ENDATx_OUT_EN- Delay time, ENDATx_CLK Fall to ENDATx_OUT_EN
ENDATx_CLK)
MAX
20
UNIT
ns
-10
10
ns
-10
10
ns
ENDATx_IN
ADVANCE INFORMATION
1
2
ENDATx_CLK
ENDATx_OUT
3
ENDATx_OUT_EN
4
SPRS91x_TIMING_PRU_09
Figure 5-115. PRU-ICSS PRU EnDAT Timing
5.10.6.20.2
PRU-ICSS EtherCAT (PRU-ICSS ECAT)
5.10.6.20.2.1 PRU-ICSS ECAT Electrical Data and Timing
Table 5-173. PRU-ICSS ECAT Timing Requirements – Input Validated With LATCH_IN
NO.
PARAMETER
DESCRIPTION
EDIOL1
tw(EDIO_LATCH_IN)
Pulse width, EDIO_LATCH_IN
100.00
ns
EDIOL2
tsu(EDIO_DATA_IN-
20.00
ns
EDIO_LATCH_IN)
Setup time, EDIO_DATA_IN valid before EDIO_LATCH_IN active
edge
th(EDIO_LATCH_IN-
Hold time, EDIO_DATA_IN valid after EDIO_LATCH_IN active edge
20.00
ns
EDIOL3
MIN
MAX
UNIT
EDIO_DATA_IN)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
343
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
EDIO_LATCH_IN
EDIOL1
EDIOL2
EDIOL3
EDIO_DATA_IN[7:0]
SPRS91x_TIMING_PRU_ECAT_01
Figure 5-116. PRU-ICSS ECAT Input Validated with LATCH_IN Timing
Table 5-174. PRU-ICSS ECAT Timing Requirements – Input Validated With SYNCx
NO.
ADVANCE INFORMATION
PARAMETER
DESCRIPTION
EDCS1
tw(EDC_SYNCx_OUT)
Pulse width, EDC_SYNCx_OUT
EDCS2
tsu(EDIO_DATA_INEDC_SYNCx_OUT)
th(EDC_SYNCx_OUT-
EDCS3
MIN
MAX
UNIT
100.00
ns
Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT active
edge
20.00
ns
Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT active edge
20.00
ns
EDIO_DATA_IN)
EDC_SYNCx_OUT
EDCS1
EDCS2
EDCS3
EDIO_DATA_IN[7:0]
SPRS91x_TIMING_PRU_ECAT_02
Figure 5-117. PRU-ICSS ECAT Input Validated With SYNCx Timing
Table 5-175. PRU-ICSS ECAT Timing Requirements – Input Validated With Start of Frame (SOF)
NO.
PARAMETER
DESCRIPTION
MIN
MAX
(1)
(1)
5P
UNIT
EDIOS1
tw(EDIO_SOF)
Pulse duration, EDIO_SOF
4P
EDIOS2
tsu(EDIO_DATA_IN-
Setup time, EDIO_DATA_IN valid before EDIO_SOF active edge
20.00
ns
ns
Hold time, EDIO_DATA_IN valid after EDIO_SOF active edge
20.00
ns
EDIO_SOF)
EDIOS3
th(EDIO_SOFEDIO_DATA_IN)
344
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) PRUSS_IEP_CLK clock period
EDIO_SOF
EDIOS1
EDIOS2
EDIOS3
EDIO_DATA_IN[7:0]
SPRS91x_TIMING_PRU_ECAT_03
Figure 5-118. PRU-ICSS ECAT Input Validated With SOF
NO.
EDCL1
PARAMETER
DESCRIPTION
tw(EDC_LATCHx_IN)
Pulse duration, EDC_LATCHx_IN
MIN
3P
MAX
(1)
UNIT
ns
(1) PRUSS_IEP_CLK clock period
EDC_LATCHx_IN
EDCL1
SPRS91x_TIMING_PRU_ECAT_04
Figure 5-119. PRU-ICSS ECAT LATCHx_IN Timing
Table 5-177. PRU-ICSS ECAT Switching Requirements - Digital IOs
NO.
EDIOD1
PARAMETER
DESCRIPTION
tsk(EDIO_DATA_OUT)
EDIO_DATA_OUT skew
MIN
MAX
8
UNIT
ns
5.10.6.20.3 PRU-ICSS MII_RT and Switch
5.10.6.20.3.1 PRU-ICSS MDIO Electrical Data and Timing
Table 5-178. PRU-ICSS MDIO Timing Requirements – MDIO_DATA
PARAMETER
DESCRIPTION
PRMDI1
NO.
tsu(MDIO-MDC)
Setup time, MDIO valid before MDC high
MIN
PRMDI2
th(MDIO-MDC)
Hold time, MDIO valid from MDC high
MAX
UNIT
90
ns
0
ns
PRMDI1
PRMDI2
MDIO_CLK (Output)
MDIO_DATA (Input)
SPRS91x_TIMING_PRU_MII_RT_01
Figure 5-120. PRU-ICSS MDIO_DATA Timing - Input Mode
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
345
ADVANCE INFORMATION
Table 5-176. PRU-ICSS ECAT Timing Requirements - LATCHx_IN
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-179. PRU-ICSS MDIO Switching Characteristics - MDIO_CLK
PARAMETER
DESCRIPTION
MIN
PRMC1
NO.
tc(MDC)
Cycle time, MDC
400
MAX
UNIT
ns
PRMC2
tw(MDCH)
Pulse duration, MDC high
160
ns
PRMC3
tw(MDCL)
Pulse duration, MDC low
160
PRMC4
tt(MDC)
Transition time, MDC
ns
5
ns
PRMC4
PRMC1
PRMC3
PRMC2
MDIO_CLK
PRMC4
SPRS91x_TIMING_PRU_MII_RT_02
Figure 5-121. PRU-ICSS MDIO_CLK Timing
ADVANCE INFORMATION
Table 5-180. PRU-ICSS MDIO Switching Characteristics – MDIO_DATA
NO.
PARAMETER
PRMDO1 td(MDC-MDIO)
DESCRIPTION
Delay time, MDC high to MDIO valid
MIN
MAX
UNIT
0
390
ns
PRMDO1
MDIO_CLK (Output)
MDIO_DATA (Output)
SPRS91x_TIMING_PRU_MII_RT_03
Figure 5-122. PRU-ICSS MDIO_DATA Timing – Output Mode
5.10.6.20.3.2 PRU-ICSS MII_RT Electrical Data and Timing
NOTE
In order to guarantee the MII_RT IO timing values published in the device data manual, the
PRUSS_GICLK clock must be configured for 200 MHz (default value) and the
TX_CLK_DELAY bitfield in the PRUSS_MII_RT_TXCFG0/1 register must be set to 6h (nondefault value).
Table 5-181. PRU-ICSS MII_RT Timing Requirements – MII[x]_RXCLK
NO.
PMIR1
PARAMETER
DESCRIPTION
tc(RX_CLK)
Cycle time, RX_CLK
PMIR2
tw(RX_CLKH)
Pulse duration, RX_CLK high
PMIR3
tw(RX_CLKL)
Pulse duration, RX_CLK low
346
Specifications
SPEED
MIN
MAX
UNIT
10 Mbps
399.96
400.04
ns
100 Mbps
39.996
40.004
ns
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
140
260
ns
100 Mbps
14
26
ns
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
PMIR1
PMIR3
PMIR2
MII_RXCLK
SPRS91x_TIMING_PRU_MII_RT_04
Figure 5-123. PRU-ICSS MII[x]_RXCLK Timing
Table 5-182. PRU-ICSS MII_RT Timing Requirements - MII[x]_TXCLK
NO.
DESCRIPTION
SPEED
MIN
MAX
tc(TX_CLK)
Cycle time, TX_CLK
10 Mbps
399.96
400.04
ns
100 Mbps
39.996
40.004
ns
PMIT2
tw(TX_CLKH)
Pulse duration, TX_CLK high
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
140
260
ns
100 Mbps
14
26
ns
10 Mbps
3
ns
100 Mbps
3
ns
PMIT3
PMIT4
tw(TX_CLKL)
tt(TX_CLK)
Pulse duration, TX_CLK low
Transition time, TX_CLK
UNIT
PMIT4
PMIT1
PMIT3
PMIT2
MII_TXCLK
PMIT4
SPRS91x_TIMING_PRU_MII_RT_05
Figure 5-124. PRU-ICSS MII[x]_TXCLK Timing
Table 5-183. PRU-ICSS MII_RT Timing Requirements - MII_RXD[3:0], MII_RXDV, and MII_RXER
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
PMIR4
tsu(RXD-RX_CLK)
Setup time, RXD[3:0] valid before RX_CLK
10 Mbps
8
ns
tsu(RX_DV-RX_CLK)
Setup time, RX_DV valid before RX_CLK
tsu(RX_ER-RX_CLK)
Setup time, RX_ER valid before RX_CLK
tsu(RXD-RX_CLK)
Setup time, RXD[3:0] valid before RX_CLK
100 Mbps
8
ns
tsu(RX_DV-RX_CLK)
Setup time, RX_DV valid before RX_CLK
tsu(RX_ER-RX_CLK)
Setup time, RX_ER valid before RX_CLK
th(RX_CLK-RXD)
Hold time RXD[3:0] valid after RX_CLK
10 Mbps
8
ns
th(RX_CLK-RX_DV)
Hold time RX_DV valid after RX_CLK
th(RX_CLK-RX_ER)
Hold time RX_ER valid after RX_CLK
th(RX_CLK-RXD)
Hold time RXD[3:0] valid after RX_CLK
100 Mbps
8
ns
th(RX_CLK-RX_DV)
Hold time RX_DV valid after RX_CLK
th(RX_CLK-RX_ER)
Hold time RX_ER valid after RX_CLK
PMIR5
MAX
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
UNIT
347
ADVANCE INFORMATION
PARAMETER
PMIT1
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
PMIR4
PMIR5
MII_MRCLK (Input)
MII_RXD[3:0],
MII_RXDV,
MII_RXER (Inputs)
SPRS91x_TIMING_PRU_MII_RT_06
Figure 5-125. PRU-ICSS MII_RXD[3:0], MII_RXDV, and MII_RXER Timing
Table 5-184. PRU-ICSS MII_RT Switching Characteristics - MII_TXD[3:0] and MII_TXEN
ADVANCE INFORMATION
NO.
PARAMETER
DESCRIPTION
SPEED
MIN
MAX
PMIT5
td(TX_CLK-TXD)
Delay time, TX_CLK high to TXD[3:0] valid
10 Mbps
5
25
UNIT
ns
td(TX_CLK-TX_EN)
Delay time, TX_CLK to TX_EN valid
td(TX_CLK-TXD)
Delay time, TX_CLK high to TXD[3:0] valid
100 Mbps
5
25
ns
td(TX_CLK-TX_EN)
Delay time, TX_CLK to TX_EN valid
PMIT5
MII_TXCLK (input)
MII_TXD[3:0],
MII_TXEN (outputs)
SPRS91x_TIMING_PRU_MII_RT_07
Figure 5-126. PRU-ICSS MII_TXD[3:0], MII_TXEN Timing
5.10.6.20.4 PRU-ICSS Universal Asynchronous Receiver Transmitter (PRU-ICSS UART)
Table 5-185. Timing Requirements for PRU-ICSS UART Receive
NO.
PRUR1
PARAMETER
DESCRIPTION
tw(RX)
Pulse duration, receive start, stop, data bit
MIN
MAX
(1)
1.05U(1)
0.96U
UNIT
ns
(1) U = UART baud time = 1 / programmed baud rate.
Table 5-186. Switching Characteristics Over Recommended Operating Conditions for PRU-ICSS UART
Transmit
NO.
PRUT1
PRUT2
348
PARAMETER
DESCRIPTION
ƒbaud(baud)
Maximum programmable baud rate
tw(TX)
Pulse duration, transmit start, stop, data bit
Specifications
U
MIN
MAX
UNIT
0
12
MHz
+2
ns
(1)
-2
U
(1)
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) U = UART baud time = 1 / programmed baud rate.
PRUR1
PRUR1
pri_uart0_rxd
Start
Bit
(1)
Data Bits
PRUT2
PRUT2
pri_uart0_txd
Start
Bit
(1)
Data Bits
(1) i in pri_uart0_txd and pri_uart0_rxd = 1 or 2
SPRS91x_TIMING_PRU_UART_01
Figure 5-127. PRU-ICSS UART Timing
In Table 5-187 and Table 5-188 are presented the specific groupings of signals (IOSET) for use with PRUICSS1 and PRU-ICSS2.
Table 5-187. PRU-ICSS1 IOSETs
SIGNALS
IOSET1
BALL
IOSET3(1) (2)
IOSET2
MUX
BALL
MUX
BALL
MUX
IOSET4(1) (2)
BALL
MUX
PRU-ICSS1
pr1_pru1_gpi20
A4
12
pr1_pru1_gpi19
B5
12
pr1_pru1_gpi18
B4
12
pr1_pru1_gpi17
B3
12
pr1_pru1_gpi16
A3
12
pr1_pru1_gpi15
C5
12
pr1_pru1_gpi14
D6
12
pr1_pru1_gpi13
B2
12
pr1_pru1_gpi12
C4
12
pr1_pru1_gpi11
C3
12
pr1_pru1_gpi10
C2
12
pr1_pru1_gpo20
A4
13
pr1_pru1_gpo19
B5
13
pr1_pru1_gpo18
B4
13
pr1_pru1_gpo17
B3
13
pr1_pru1_gpo16
A3
13
pr1_pru1_gpo15
C5
13
pr1_pru1_gpo14
D6
13
pr1_pru1_gpo13
B2
13
pr1_pru1_gpo12
C4
13
pr1_pru1_gpo11
C3
13
pr1_pru1_gpo10
C2
13
pr1_pru1_gpi9
D5
12
pr1_pru1_gpi8
F6
12
pr1_pru1_gpi7
D3
12
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
349
ADVANCE INFORMATION
5.10.6.20.5 PRU-ICSS IOSETs
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-187. PRU-ICSS1 IOSETs (continued)
SIGNALS
ADVANCE INFORMATION
350
IOSET1
IOSET3(1) (2)
IOSET2
BALL
MUX
pr1_pru1_gpi6
E6
12
pr1_pru1_gpi5
F5
12
pr1_pru1_gpi4
E4
12
pr1_pru1_gpi3
C1
12
pr1_pru1_gpi2
F4
12
pr1_pru1_gpi1
D2
12
pr1_pru1_gpi0
E2
12
pr1_pru1_gpo9
D5
13
pr1_pru1_gpo8
F6
13
pr1_pru1_gpo7
D3
13
pr1_pru1_gpo6
E6
13
pr1_pru1_gpo5
F5
13
pr1_pru1_gpo4
E4
13
pr1_pru1_gpo3
C1
13
pr1_pru1_gpo2
F4
13
pr1_pru1_gpo1
D2
13
pr1_pru1_gpo0
E2
13
pr1_pru0_gpi20
AD3
12
pr1_pru0_gpi19
AD2
12
pr1_pru0_gpi18
AE6
12
pr1_pru0_gpi17
AE2
12
pr1_pru0_gpi16
AE1
12
pr1_pru0_gpi15
AE5
12
pr1_pru0_gpi14
AE3
12
pr1_pru0_gpi13
AF1
12
pr1_pru0_gpi12
AF4
12
pr1_pru0_gpi11
AF3
12
pr1_pru0_gpi10
AF6
12
pr1_pru0_gpo20
AD3
13
pr1_pru0_gpo19
AD2
13
pr1_pru0_gpo18
AE6
13
pr1_pru0_gpo17
AE2
13
pr1_pru0_gpo16
AE1
13
pr1_pru0_gpo15
AE5
13
pr1_pru0_gpo14
AE3
13
pr1_pru0_gpo13
AF1
13
pr1_pru0_gpo12
AF4
13
pr1_pru0_gpo11
AF3
13
pr1_pru0_gpo10
AF6
13
pr1_pru0_gpi9
AF2
12
pr1_pru0_gpi8
AG5
12
pr1_pru0_gpi7
AG3
12
pr1_pru0_gpi6
AG2
12
pr1_pru0_gpi5
AG4
12
pr1_pru0_gpi4
AH4
12
pr1_pru0_gpi3
AG6
12
BALL
MUX
BALL
Specifications
MUX
IOSET4(1) (2)
BALL
MUX
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-187. PRU-ICSS1 IOSETs (continued)
SIGNALS
IOSET1
IOSET3(1) (2)
IOSET2
MUX
BALL
MUX
BALL
MUX
BALL
MUX
pr1_pru0_gpi2
AH5
12
pr1_pru0_gpi1
AH3
12
pr1_pru0_gpi0
AH6
12
pr1_pru0_gpo9
AF2
13
pr1_pru0_gpo8
AG5
13
pr1_pru0_gpo7
AG3
13
pr1_pru0_gpo6
AG2
13
pr1_pru0_gpo5
AG4
13
pr1_pru0_gpo4
AH4
13
pr1_pru0_gpo3
AG6
13
pr1_pru0_gpo2
AH5
13
pr1_pru0_gpo1
AH3
13
pr1_pru0_gpo0
AH6
13
pr1_edio_data_out7
AD3
pr1_edio_data_out6
AD2
11
D1
13
11
F3
pr1_edio_data_out5
13
AE6
11
F2
13
pr1_edio_data_out4
AE2
11
G6
13
pr1_edio_data_out3
AE1
11
G1
13
pr1_edio_data_out2
AE5
11
H7
13
pr1_edio_data_out1
AE3
11
G2
13
pr1_edio_data_out0
AF1
11
E1
13
pr1_edio_data_in7
AD3
10
D1
12
pr1_edio_data_in6
AD2
10
F3
12
pr1_edio_data_in5
AE6
10
F2
12
pr1_edio_data_in4
AE2
10
G6
12
pr1_edio_data_in3
AE1
10
G1
12
pr1_edio_data_in2
AE5
10
H7
12
pr1_edio_data_in1
AE3
10
G2
12
pr1_edio_data_in0
AF1
10
E1
12
pr1_edio_sof
AF4
10
F4
11
pr1_edc_latch0_in
AG3
10
E2
pr1_edc_latch1_in
AG5
10
11
D18
12
pr1_edc_sync1_out
AF6
10
pr1_edc_sync0_out
AF2
10
pr1_edio_latch_in
AF3
10
D2
11
B18
13
pr1_uart0_cts_n
G1
11
F11
10
pr1_uart0_rts_n
pr1_uart0_txd
G6
11
G10
10
F3
11
G11
10
pr1_uart0_rxd
F2
11
F10
10
pr1_ecap0_ecap_capin
_apwm_o
D1
11
E9
10
pr1_mii1_txd3
F5
11
F5
11
pr1_mii1_txd2
E6
pr1_mii1_txd1
D5
11
E6
11
11
D2
pr1_mii1_txd0
13
C2
11
F4
pr1_mii1_rxd3
13
B2
11
E9
12
ADVANCE INFORMATION
BALL
IOSET4(1) (2)
PRU-ICSS1 MII
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
351
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-187. PRU-ICSS1 IOSETs (continued)
SIGNALS
IOSET1
IOSET3(1) (2)
IOSET2
BALL
MUX
pr1_mii1_rxd2
D6
pr1_mii1_rxd1
C5
pr1_mii1_rxd0
BALL
MUX
BALL
IOSET4(1) (2)
MUX
ADVANCE INFORMATION
BALL
MUX
11
F9
12
11
F8
12
A3
11
E7
12
pr1_mii1_rxdv
C4
11
G11
12
pr1_mii1_txen
E4
11
E4
11
pr1_mii1_rxer
B3
11
E11
12
pr1_mii_mr1_clk
C3
11
F10
12
pr1_mii_mt1_clk
C1
11
C1
11
pr1_mii0_txd3
V5
11
D9
13
pr1_mii0_txd2
V4
11
D7
13
pr1_mii0_txd1
Y2
11
A5
13
pr1_mii0_txd0
W2
11
C6
13
pr1_mii0_rxd3
W9
11
B7
12
pr1_mii0_rxd2
V9
11
B8
12
pr1_mii0_rxd1
V6
11
A7
12
pr1_mii0_rxd0
U6
11
A8
12
pr1_mii0_rxdv
V2
11
C7
12
pr1_mii0_txen
V3
11
D8
13
pr1_mii0_rxer
U7
11
C9
12
pr1_mii_mt0_clk
U5
11
E8
12
pr1_mii_mr0_clk
Y1
11
C8
12
pr1_mdio_mdclk
D3
11
pr1_mdio_data
F6
11
pr1_mii1_crs
A4
11
G10
12
pr1_mii1_rxlink
B4
11
F11
12
pr1_mii1_col
B5
11
E2
12
pr1_mii0_col
V1
11
B9
12
pr1_mii0_rxlink
U4
11
A9
12
pr1_mii0_crs
V7
11
A10
12
(1) These signals are internally muxed with the PRU GPI/GPO signals. When PRUSS1_MII pins are selected from IOSЕТ3, the PRUSS
internal wrapper multiplexing must be configured for PRUSS_MII functionality (or MII2 mode). In this configuration, the PRU pins listed
below are not available for any other I/O functionality and cannot be selected. Refer to the PRU chapter in the TRM for more details
about the PRU-ICSS internal wrapper multiplexing.
– PRUSS1_MII0 pins selected from IOSЕТ3:
– pr2_pru1_* cannot be used.
– PRUSS1_MII1 pins selected from IOSЕТ4:
– pr1_pru1_*, pr2_pru0_*, pr2_pru1_* cannot be used.
(2) These IOSETS (PRU-ICSS1 IOSET3 and IOSET4) are combined in the TI PinMux Tool and renamed PRUSS1_MII_IOSЕТ_3.
Table 5-188. PRU-ICSS2 IOSETs
SIGNALS
IOSET1
BALL
IOSET2
MUX
BALL
MUX
PRU-ICSS2
352
pr2_pru1_gpi20
F10
12
F10
12
pr2_pru1_gpi19
G10
12
G10
12
pr2_pru1_gpi18
F11
12
F11
12
pr2_pru1_gpi17
E11
12
E11
12
pr2_pru1_gpi16
W2
12
G14
12
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-188. PRU-ICSS2 IOSETs (continued)
IOSET1
IOSET2
BALL
MUX
BALL
MUX
pr2_pru1_gpi15
Y2
12
A13
12
pr2_pru1_gpi14
V3
12
E14
12
pr2_pru1_gpi13
V4
12
A12
12
pr2_pru1_gpi12
V5
12
B13
12
pr2_pru1_gpi11
U5
12
A11
12
pr2_pru1_gpi10
U6
12
B12
12
pr2_pru1_gpi9
V6
12
F12
12
pr2_pru1_gpi8
U7
12
G12
12
pr2_pru1_gpi7
V7
12
C14
12
pr2_pru1_gpi6
V9
12
E17
12
pr2_pru1_gpi5
W9
12
D18
12
pr2_pru1_gpi4
Y1
12
AA4
12
pr2_pru1_gpi3
V2
12
AB3
12
pr2_pru1_gpi2
U3
12
AB9
12
pr2_pru1_gpi1
U4
12
AA3
12
pr2_pru1_gpi0
V1
12
D17
12
pr2_pru1_gpo20
F10
13
F10
13
pr2_pru1_gpo19
G10
13
G10
13
pr2_pru1_gpo18
F11
13
F11
13
pr2_pru1_gpo17
E11
13
E11
13
pr2_pru1_gpo16
W2
13
G14
13
pr2_pru1_gpo15
Y2
13
A13
13
pr2_pru1_gpo14
V3
13
E14
13
pr2_pru1_gpo13
V4
13
A12
13
pr2_pru1_gpo12
V5
13
B13
13
pr2_pru1_gpo11
U5
13
A11
13
pr2_pru1_gpo10
U6
13
B12
13
pr2_pru1_gpo9
V6
13
F12
13
pr2_pru1_gpo8
U7
13
G12
13
pr2_pru1_gpo7
V7
13
C14
13
pr2_pru1_gpo6
V9
13
E17
13
pr2_pru1_gpo5
W9
13
D18
13
pr2_pru1_gpo4
Y1
13
AA4
13
pr2_pru1_gpo3
V2
13
AB3
13
pr2_pru1_gpo2
U3
13
AB9
13
pr2_pru1_gpo1
U4
13
AA3
13
pr2_pru1_gpo0
V1
13
D17
13
pr2_pru0_gpi20
A10
12
F14
12
pr2_pru0_gpi19
B9
12
A18
12
pr2_pru0_gpi18
A9
12
A19
12
pr2_pru0_gpi17
C9
12
A16
12
pr2_pru0_gpi16
A8
12
C15
12
pr2_pru0_gpi15
A7
12
C17
12
pr2_pru0_gpi14
B8
12
B19
12
pr2_pru0_gpi13
B7
12
F15
12
pr2_pru0_gpi12
C7
12
B18
12
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
SIGNALS
353
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-188. PRU-ICSS2 IOSETs (continued)
SIGNALS
ADVANCE INFORMATION
354
IOSET1
IOSET2
BALL
MUX
BALL
MUX
pr2_pru0_gpi11
C8
12
AB5
12
pr2_pru0_gpi10
C6
12
AB8
12
pr2_pru0_gpi9
A5
12
AD6
12
pr2_pru0_gpi8
D8
12
AC8
12
pr2_pru0_gpi7
D7
12
AC3
12
pr2_pru0_gpi6
D9
12
AC9
12
pr2_pru0_gpi5
E8
12
AC6
12
pr2_pru0_gpi4
E7
12
AC7
12
pr2_pru0_gpi3
F8
12
AC4
12
pr2_pru0_gpi2
F9
12
AD4
12
pr2_pru0_gpi1
E9
12
AB4
12
pr2_pru0_gpi0
G11
12
AC5
12
pr2_pru0_gpo20
A10
13
F14
13
pr2_pru0_gpo19
B9
13
A18
13
pr2_pru0_gpo18
A9
13
A19
13
pr2_pru0_gpo17
C9
13
A16
13
pr2_pru0_gpo16
A8
13
C15
13
pr2_pru0_gpo15
A7
13
C17
13
pr2_pru0_gpo14
B8
13
B19
13
pr2_pru0_gpo13
B7
13
F15
13
pr2_pru0_gpo12
C7
13
B18
13
pr2_pru0_gpo11
C8
13
AB5
13
pr2_pru0_gpo10
C6
13
AB8
13
pr2_pru0_gpo9
A5
13
AD6
13
pr2_pru0_gpo8
D8
13
AC8
13
pr2_pru0_gpo7
D7
13
AC3
13
pr2_pru0_gpo6
D9
13
AC9
13
pr2_pru0_gpo5
E8
13
AC6
13
pr2_pru0_gpo4
E7
13
AC7
13
pr2_pru0_gpo3
F8
13
AC4
13
pr2_pru0_gpo2
F9
13
AD4
13
pr2_pru0_gpo1
E9
13
AB4
13
pr2_pru0_gpo0
G11
13
AC5
13
pr2_edio_data_out7
A10
11
pr2_edio_data_out6
B9
11
pr2_edio_data_out5
A9
11
pr2_edio_data_out4
C9
11
pr2_edio_data_out3
A8
11
pr2_edio_data_out2
A7
11
pr2_edio_data_out1
B8
11
pr2_edio_data_out0
B7
11
pr2_edio_data_in7
A10
10
pr2_edio_data_in6
B9
10
pr2_edio_data_in5
A9
10
pr2_edio_data_in4
C9
10
pr2_edio_data_in3
A8
10
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-188. PRU-ICSS2 IOSETs (continued)
SIGNALS
IOSET1
IOSET2
BALL
MUX
pr2_edio_data_in2
A7
10
pr2_edio_data_in1
B8
10
pr2_edio_data_in0
B7
10
pr2_edio_latch_in
D9
10
pr2_edio_sof
D7
10
pr2_edc_sync0_out
E7
10
pr2_edc_sync1_out
E8
10
pr2_edc_latch0_in
F9
10
pr2_edc_latch1_in
F8
10
pr2_uart0_rxd
C6
10
pr2_uart0_txd
C8
10
pr2_uart0_cts_n
D8
10
pr2_uart0_rts_n
A5
10
pr2_ecap0_ecap_capin_apwm_o
C7
BALL
MUX
F15
13
E17
12
ADVANCE INFORMATION
10
PRU-ICSS2 MII
pr2_mii1_txd3
AD4
11
pr2_mii1_txd2
AC4
11
pr2_mii1_txd1
AC7
11
pr2_mii1_txd0
AC6
11
pr2_mii1_rxd3
AC8
11
pr2_mii1_rxd2
AD6
11
pr2_mii1_rxd1
AB8
11
pr2_mii1_rxd0
AB5
11
pr2_mii_mr1_clk
AC9
11
pr2_mii1_rxer
B19
11
pr2_mii_mt1_clk
AC5
11
pr2_mii1_rxdv
AC3
11
pr2_mii1_txen
AB4
11
pr2_mii0_txd3
A11
11
pr2_mii0_txd2
B13
11
pr2_mii0_txd1
A12
11
pr2_mii0_txd0
E14
11
pr2_mii0_rxd3
F14
11
pr2_mii0_rxd2
A19
11
pr2_mii0_rxd1
A18
11
pr2_mii0_rxd0
C15
11
pr2_mii_mr0_clk
A13
11
pr2_mii0_rxer
G12
11
pr2_mii_mt0_clk
F12
11
pr2_mii0_rxdv
G14
11
pr2_mii0_txen
B12
11
pr2_mdio_mdclk
C14
11
AB3
11
pr2_mdio_data
D14
11
AA4
11
pr2_mii1_crs
E17
11
pr2_mii1_rxlink
C17
11
pr2_mii0_crs
B18
11
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
355
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-188. PRU-ICSS2 IOSETs (continued)
SIGNALS
IOSET1
IOSET2
BALL
MUX
pr2_mii0_rxlink
A16
11
pr2_mii0_col
F15
11
pr2_mii1_col
D18
11
BALL
MUX
Table 5-189. PRU-ICSS2 IOSETs (EnDAT)
SIGNALS
IOSET1
IOSET3
ADVANCE INFORMATION
BALL
MUX
BALL
MUX
pr2_pru1_endat0_clk
V1
13
D17
13
pr2_pru1_endat0_out
U4
13
AA3
13
pr2_pru1_endat0_out_en
U3
13
AB9
13
pr2_pru1_endat1_clk
V2
13
AB3
13
pr2_pru1_endat1_out
Y1
13
AA4
13
pr2_pru1_endat1_out_en
W9
13
D18
13
pr2_pru1_endat2_clk
V9
13
E17
13
pr2_pru1_endat2_out
V7
13
C14
13
pr2_pru1_endat2_out_en
U7
13
G12
13
pr2_pru1_endat0_in
V6
12
F12
12
pr2_pru1_endat1_in
U6
12
B12
12
pr2_pru1_endat2_in
U5
12
A11
12
pr2_pru0_endat0_clk
AC5
13
G11
13
pr2_pru0_endat0_out
AB4
13
E9
13
pr2_pru0_endat0_out_en
AD4
13
F9
13
pr2_pru0_endat1_clk
AC4
13
F8
13
pr2_pru0_endat1_out
AC7
13
E7
13
pr2_pru0_endat1_out_en
AC6
13
E8
13
pr2_pru0_endat2_clk
AC9
13
D9
13
pr2_pru0_endat2_out
AC3
13
D7
13
pr2_pru0_endat2_out_en
AC8
13
D8
13
pr2_pru0_endat0_in
AD6
12
A5
12
pr2_pru0_endat1_in
AB8
12
C6
12
pr2_pru0_endat2_in
AB5
12
C8
12
Table 5-190. PRU-ICSS2 IOSETs (Sigma Delta)
SIGNALS
IOSET1
IOSET3
BALL
MUX
BALL
MUX
pr2_pru1_sd0_clk
V1
12
D17
12
pr2_pru1_sd0_d
U4
12
AA3
12
pr2_pru1_sd1_clk
U3
12
AB9
12
pr2_pru1_sd1_d
V2
12
AB3
12
pr2_pru1_sd2_clk
Y1
12
AA4
12
pr2_pru1_sd2_d
W9
12
D18
12
pr2_pru1_sd3_clk
V9
12
E17
12
pr2_pru1_sd3_d
V7
12
C14
12
pr2_pru1_sd4_clk
U7
12
G12
12
356
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-190. PRU-ICSS2 IOSETs (Sigma Delta) (continued)
IOSET1
IOSET3
BALL
MUX
BALL
MUX
pr2_pru1_sd4_d
V6
pr2_pru1_sd5_clk
U6
12
F12
12
12
B12
pr2_pru1_sd5_d
12
U5
12
A11
12
pr2_pru1_sd6_clk
V5
12
B13
12
pr2_pru1_sd6_d
V4
12
A12
12
pr2_pru1_sd7_clk
V3
12
E14
12
pr2_pru1_sd7_d
Y2
12
A13
12
pr2_pru1_sd8_clk
W2
12
G14
12
pr2_pru1_sd8_d
E11
12
E11
12
pr2_pru0_sd0_clk
G11
12
AC5
12
pr2_pru0_sd0_d
E9
12
AB4
12
pr2_pru0_sd1_clk
F9
12
AD4
12
pr2_pru0_sd1_d
F8
12
AC4
12
pr2_pru0_sd2_clk
E7
12
AC7
12
pr2_pru0_sd2_d
E8
12
AC6
12
pr2_pru0_sd3_clk
D9
12
AC9
12
pr2_pru0_sd3_d
D7
12
AC3
12
pr2_pru0_sd4_clk
D8
12
AC8
12
pr2_pru0_sd4_d
A5
12
AD6
12
pr2_pru0_sd5_clk
C6
12
AB8
12
pr2_pru0_sd5_d
C8
12
AB5
12
pr2_pru0_sd6_clk
C7
12
B18
12
pr2_pru0_sd6_d
B7
12
F15
12
pr2_pru0_sd7_clk
B8
12
B19
12
pr2_pru0_sd7_d
A7
12
C17
12
pr2_pru0_sd8_clk
A8
12
C15
12
pr2_pru0_sd8_d
C9
12
A16
12
ADVANCE INFORMATION
SIGNALS
5.10.6.20.6 PRU-ICSS Manual Functional Mapping
NOTE
To configure the desired Manual IO Timing Mode the user must follow the steps described in
section Manual IO Timing Modes of the Device TRM.
The associated registers to configure are listed in the CFG REGISTER column. For more
information, see chapter Control Module of the Device TRM.
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU0 Direct
Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-191, Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Output mode
for a definition of the Manual modes.
Table 5-191 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
357
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-191. Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Output mode
BALL
BALL NAME
PR1_PRU0_DIR_OUT_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
ADVANCE INFORMATION
AG3
vin1a_d10
0
600
CFG_VIN1A_D10_OUT
pr1_pru0_gpo7
AG5
vin1a_d11
0
0
CFG_VIN1A_D11_OUT
pr1_pru0_gpo8
AF2
vin1a_d12
0
2400
CFG_VIN1A_D12_OUT
pr1_pru0_gpo9
AF6
vin1a_d13
0
200
CFG_VIN1A_D13_OUT
pr1_pru0_gpo10
AF3
vin1a_d14
0
900
CFG_VIN1A_D14_OUT
pr1_pru0_gpo11
AF4
vin1a_d15
0
0
CFG_VIN1A_D15_OUT
pr1_pru0_gpo12
AF1
vin1a_d16
0
100
CFG_VIN1A_D16_OUT
pr1_pru0_gpo13
AE3
vin1a_d17
0
300
CFG_VIN1A_D17_OUT
pr1_pru0_gpo14
AE5
vin1a_d18
0
0
CFG_VIN1A_D18_OUT
pr1_pru0_gpo15
AE1
vin1a_d19
0
400
CFG_VIN1A_D19_OUT
pr1_pru0_gpo16
AE2
vin1a_d20
0
300
CFG_VIN1A_D20_OUT
pr1_pru0_gpo17
AE6
vin1a_d21
0
500
CFG_VIN1A_D21_OUT
pr1_pru0_gpo18
AD2
vin1a_d22
0
0
CFG_VIN1A_D22_OUT
pr1_pru0_gpo19
AD3
vin1a_d23
0
500
CFG_VIN1A_D23_OUT
pr1_pru0_gpo20
AH6
vin1a_d3
0
1400
CFG_VIN1A_D3_OUT
pr1_pru0_gpo0
AH3
vin1a_d4
0
2600
CFG_VIN1A_D4_OUT
pr1_pru0_gpo1
AH5
vin1a_d5
0
0
CFG_VIN1A_D5_OUT
pr1_pru0_gpo2
AG6
vin1a_d6
0
0
CFG_VIN1A_D6_OUT
pr1_pru0_gpo3
AH4
vin1a_d7
0
0
CFG_VIN1A_D7_OUT
pr1_pru0_gpo4
AG4
vin1a_d8
0
0
CFG_VIN1A_D8_OUT
pr1_pru0_gpo5
AG2
vin1a_d9
0
300
CFG_VIN1A_D9_OUT
pr1_pru0_gpo6
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU1 Direct
Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-192, Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Output mode
for a definition of the Manual modes.
Table 5-192 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-192. Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Output mode
BALL
358
BALL NAME
PR1_PRU1_DIR_OUT_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
D3
vin2a_d10
0
300
CFG_VIN2A_D10_OUT
pr1_pru1_gpo7
F6
vin2a_d11
0
800
CFG_VIN2A_D11_OUT
pr1_pru1_gpo8
D5
vin2a_d12
0
1800
CFG_VIN2A_D12_OUT
pr1_pru1_gpo9
C2
vin2a_d13
0
1600
CFG_VIN2A_D13_OUT
pr1_pru1_gpo10
C3
vin2a_d14
0
1400
CFG_VIN2A_D14_OUT
pr1_pru1_gpo11
C4
vin2a_d15
0
1300
CFG_VIN2A_D15_OUT
pr1_pru1_gpo12
B2
vin2a_d16
0
1100
CFG_VIN2A_D16_OUT
pr1_pru1_gpo13
D6
vin2a_d17
0
1400
CFG_VIN2A_D17_OUT
pr1_pru1_gpo14
C5
vin2a_d18
0
200
CFG_VIN2A_D18_OUT
pr1_pru1_gpo15
A3
vin2a_d19
0
600
CFG_VIN2A_D19_OUT
pr1_pru1_gpo16
B3
vin2a_d20
0
200
CFG_VIN2A_D20_OUT
pr1_pru1_gpo17
B4
vin2a_d21
0
0
CFG_VIN2A_D21_OUT
pr1_pru1_gpo18
B5
vin2a_d22
0
0
CFG_VIN2A_D22_OUT
pr1_pru1_gpo19
A4
vin2a_d23
0
0
CFG_VIN2A_D23_OUT
pr1_pru1_gpo20
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-192. Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Output mode (continued)
BALL
BALL NAME
PR1_PRU1_DIR_OUT_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
E2
vin2a_d3
0
1700
CFG_VIN2A_D3_OUT
pr1_pru1_gpo0
D2
vin2a_d4
0
2800
CFG_VIN2A_D4_OUT
pr1_pru1_gpo1
F4
vin2a_d5
0
200
CFG_VIN2A_D5_OUT
pr1_pru1_gpo2
C1
vin2a_d6
0
1100
CFG_VIN2A_D6_OUT
pr1_pru1_gpo3
E4
vin2a_d7
0
1200
CFG_VIN2A_D7_OUT
pr1_pru1_gpo4
F5
vin2a_d8
0
1100
CFG_VIN2A_D8_OUT
pr1_pru1_gpo5
E6
vin2a_d9
0
700
CFG_VIN2A_D9_OUT
pr1_pru1_gpo6
Table 5-193 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-193. Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Input mode
BALL
BALL NAME
PR1_PRU0_DIR_IN_MANUAL
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
AG3
vin1a_d10
0
500
CFG_VIN1A_D10_IN
pr1_pru0_gpi7
AG5
vin1a_d11
0
0
CFG_VIN1A_D11_IN
pr1_pru0_gpi8
AF2
AF6
vin1a_d12
0
800
CFG_VIN1A_D12_IN
pr1_pru0_gpi9
vin1a_d13
0
300
CFG_VIN1A_D13_IN
pr1_pru0_gpi10
AF3
vin1a_d14
0
600
CFG_VIN1A_D14_IN
pr1_pru0_gpi11
AF4
vin1a_d15
0
1100
CFG_VIN1A_D15_IN
pr1_pru0_gpi12
AF1
vin1a_d16
0
800
CFG_VIN1A_D16_IN
pr1_pru0_gpi13
AE3
vin1a_d17
0
1000
CFG_VIN1A_D17_IN
pr1_pru0_gpi14
AE5
vin1a_d18
0
1100
CFG_VIN1A_D18_IN
pr1_pru0_gpi15
AE1
vin1a_d19
0
2500
CFG_VIN1A_D19_IN
pr1_pru0_gpi16
AE2
vin1a_d20
0
900
CFG_VIN1A_D20_IN
pr1_pru0_gpi17
AE6
vin1a_d21
0
800
CFG_VIN1A_D21_IN
pr1_pru0_gpi18
AD2
vin1a_d22
0
900
CFG_VIN1A_D22_IN
pr1_pru0_gpi19
AD3
vin1a_d23
0
500
CFG_VIN1A_D23_IN
pr1_pru0_gpi20
AH6
vin1a_d3
0
500
CFG_VIN1A_D3_IN
pr1_pru0_gpi0
AH3
vin1a_d4
0
0
CFG_VIN1A_D4_IN
pr1_pru0_gpi1
AH5
vin1a_d5
0
900
CFG_VIN1A_D5_IN
pr1_pru0_gpi2
AG6
vin1a_d6
0
400
CFG_VIN1A_D6_IN
pr1_pru0_gpi3
AH4
vin1a_d7
0
500
CFG_VIN1A_D7_IN
pr1_pru0_gpi4
AG4
vin1a_d8
0
0
CFG_VIN1A_D8_IN
pr1_pru0_gpi5
AG2
vin1a_d9
0
600
CFG_VIN1A_D9_IN
pr1_pru0_gpi6
12
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU1 Direct Input
mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings
Modes. See Table 5-194, Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Input mode for a
definition of the Manual modes.
Table 5-194 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
359
ADVANCE INFORMATION
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU0 Direct Input
mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO Timings
Modes. See Table 5-193, Manual Functions Mapping for PRU-ICSS1 PRU0 Direct Input mode for a
definition of the Manual modes.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-194. Manual Functions Mapping for PRU-ICSS1 PRU1 Direct Input mode
BALL
BALL NAME
PR1_PRU1_DIR_IN_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
ADVANCE INFORMATION
D3
vin2a_d10
0
1600
CFG_VIN2A_D10_IN
pr1_pru1_gpi7
F6
vin2a_d11
0
1000
CFG_VIN2A_D11_IN
pr1_pru1_gpi8
D5
vin2a_d12
0
1400
CFG_VIN2A_D12_IN
pr1_pru1_gpi9
C2
vin2a_d13
0
1000
CFG_VIN2A_D13_IN
pr1_pru1_gpi10
C3
vin2a_d14
0
0
CFG_VIN2A_D14_IN
pr1_pru1_gpi11
C4
vin2a_d15
0
1000
CFG_VIN2A_D15_IN
pr1_pru1_gpi12
B2
vin2a_d16
0
1200
CFG_VIN2A_D16_IN
pr1_pru1_gpi13
D6
vin2a_d17
0
1300
CFG_VIN2A_D17_IN
pr1_pru1_gpi14
C5
vin2a_d18
0
2000
CFG_VIN2A_D18_IN
pr1_pru1_gpi15
A3
vin2a_d19
0
1100
CFG_VIN2A_D19_IN
pr1_pru1_gpi16
B3
vin2a_d20
0
1700
CFG_VIN2A_D20_IN
pr1_pru1_gpi17
B4
vin2a_d21
0
1300
CFG_VIN2A_D21_IN
pr1_pru1_gpi18
B5
vin2a_d22
0
1200
CFG_VIN2A_D22_IN
pr1_pru1_gpi19
A4
vin2a_d23
0
1300
CFG_VIN2A_D23_IN
pr1_pru1_gpi20
E2
vin2a_d3
0
2100
CFG_VIN2A_D3_IN
pr1_pru1_gpi0
D2
vin2a_d4
0
1000
CFG_VIN2A_D4_IN
pr1_pru1_gpi1
F4
vin2a_d5
0
1700
CFG_VIN2A_D5_IN
pr1_pru1_gpi2
C1
vin2a_d6
0
700
CFG_VIN2A_D6_IN
pr1_pru1_gpi3
E4
vin2a_d7
0
1300
CFG_VIN2A_D7_IN
pr1_pru1_gpi4
F5
vin2a_d8
0
1700
CFG_VIN2A_D8_IN
pr1_pru1_gpi5
E6
vin2a_d9
0
1600
CFG_VIN2A_D9_IN
pr1_pru1_gpi6
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU0 Parallel
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-195, Manual Functions Mapping for PRU-ICSS1 PRU0 Parallel Capture
mode for a definition of the Manual modes.
Table 5-195 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-195. Manual Functions Mapping for PRU-ICSS1 PRU0 Parallel Capture mode
BALL
360
BALL NAME
PR1_PRU0_PAR_CAP_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
AG3
vin1a_d10
516
0
CFG_VIN1A_D10_IN
pr1_pru0_gpi7
AG5
vin1a_d11
234
0
CFG_VIN1A_D11_IN
pr1_pru0_gpi8
AF2
vin1a_d12
586
0
CFG_VIN1A_D12_IN
pr1_pru0_gpi9
AF6
vin1a_d13
495
0
CFG_VIN1A_D13_IN
pr1_pru0_gpi10
AF3
vin1a_d14
643
0
CFG_VIN1A_D14_IN
pr1_pru0_gpi11
AF4
vin1a_d15
715
0
CFG_VIN1A_D15_IN
pr1_pru0_gpi12
AF1
vin1a_d16
590
0
CFG_VIN1A_D16_IN
pr1_pru0_gpi13
AE3
vin1a_d17
713
0
CFG_VIN1A_D17_IN
pr1_pru0_gpi14
AE5
vin1a_d18
669
0
CFG_VIN1A_D18_IN
pr1_pru0_gpi15
AE1
vin1a_d19
0
0
CFG_VIN1A_D19_IN
pr1_pru0_gpi16
AH6
vin1a_d3
363
0
CFG_VIN1A_D3_IN
pr1_pru0_gpi0
AH3
vin1a_d4
391
0
CFG_VIN1A_D4_IN
pr1_pru0_gpi1
AH5
vin1a_d5
471
0
CFG_VIN1A_D5_IN
pr1_pru0_gpi2
AG6
vin1a_d6
386
0
CFG_VIN1A_D6_IN
pr1_pru0_gpi3
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-195. Manual Functions Mapping for PRU-ICSS1 PRU0 Parallel Capture mode (continued)
BALL
BALL NAME
PR1_PRU0_PAR_CAP_MANUAL
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
AH4
vin1a_d7
351
0
CFG_VIN1A_D7_IN
pr1_pru0_gpi4
AG4
vin1a_d8
360
0
CFG_VIN1A_D8_IN
pr1_pru0_gpi5
AG2
vin1a_d9
669
0
CFG_VIN1A_D9_IN
pr1_pru0_gpi6
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS1 PRU1 Parallel
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-196, Manual Functions Mapping for PRU-ICSS1 PRU1 Parallel Capture
mode for a definition of the Manual modes.
Table 5-196 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-196. Manual Functions Mapping for PRU-ICSS1 PRU1 Parallel Capture mode
BALL NAME
PR1_PRU1_PAR_CAP_MANUAL
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
D3
vin2a_d10
2410
799
CFG_VIN2A_D10_IN
pr1_pru1_gpi7
12
F6
vin2a_d11
2305
173
CFG_VIN2A_D11_IN
pr1_pru1_gpi8
D5
vin2a_d12
2261
513
CFG_VIN2A_D12_IN
pr1_pru1_gpi9
C2
vin2a_d13
2507
244
CFG_VIN2A_D13_IN
pr1_pru1_gpi10
C3
vin2a_d14
1992
0
CFG_VIN2A_D14_IN
pr1_pru1_gpi11
C4
vin2a_d15
2379
209
CFG_VIN2A_D15_IN
pr1_pru1_gpi12
B2
vin2a_d16
2278
339
CFG_VIN2A_D16_IN
pr1_pru1_gpi13
D6
vin2a_d17
2290
448
CFG_VIN2A_D17_IN
pr1_pru1_gpi14
C5
vin2a_d18
2546
1185
CFG_VIN2A_D18_IN
pr1_pru1_gpi15
A3
vin2a_d19
0
0
CFG_VIN2A_D19_IN
pr1_pru1_gpi16
E2
vin2a_d3
2651
685
CFG_VIN2A_D3_IN
pr1_pru1_gpi0
D2
vin2a_d4
2379
0
CFG_VIN2A_D4_IN
pr1_pru1_gpi1
F4
vin2a_d5
2607
747
CFG_VIN2A_D5_IN
pr1_pru1_gpi2
C1
vin2a_d6
2141
0
CFG_VIN2A_D6_IN
pr1_pru1_gpi3
E4
vin2a_d7
2339
441
CFG_VIN2A_D7_IN
pr1_pru1_gpi4
F5
vin2a_d8
2396
663
CFG_VIN2A_D8_IN
pr1_pru1_gpi5
E6
vin2a_d9
2384
443
CFG_VIN2A_D9_IN
pr1_pru1_gpi6
ADVANCE INFORMATION
BALL
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET1
Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-197, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Input
mode for a definition of the Manual modes.
Table 5-197 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-197. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Input mode
BALL
BALL NAME
PR2_PRU0_DIR_IN_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
D7
vout1_d10
0
100
CFG_VOUT1_D10_IN
pr2_pru0_gpi7
D8
vout1_d11
0
756
CFG_VOUT1_D11_IN
pr2_pru0_gpi8
A5
vout1_d12
0
531
CFG_VOUT1_D12_IN
pr2_pru0_gpi9
C6
vout1_d13
0
180
CFG_VOUT1_D13_IN
pr2_pru0_gpi10
C8
vout1_d14
0
334
CFG_VOUT1_D14_IN
pr2_pru0_gpi11
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
361
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-197. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Input mode (continued)
BALL
BALL NAME
PR2_PRU0_DIR_IN_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
ADVANCE INFORMATION
C7
vout1_d15
0
1060
CFG_VOUT1_D15_IN
pr2_pru0_gpi12
B7
vout1_d16
0
488
CFG_VOUT1_D16_IN
pr2_pru0_gpi13
B8
vout1_d17
0
400
CFG_VOUT1_D17_IN
pr2_pru0_gpi14
A7
vout1_d18
0
254
CFG_VOUT1_D18_IN
pr2_pru0_gpi15
A8
vout1_d19
0
500
CFG_VOUT1_D19_IN
pr2_pru0_gpi16
C9
vout1_d20
0
716
CFG_VOUT1_D20_IN
pr2_pru0_gpi17
A9
vout1_d21
0
400
CFG_VOUT1_D21_IN
pr2_pru0_gpi18
B9
vout1_d22
0
404
CFG_VOUT1_D22_IN
pr2_pru0_gpi19
A10
vout1_d23
0
290
CFG_VOUT1_D23_IN
pr2_pru0_gpi20
G11
vout1_d3
0
226
CFG_VOUT1_D3_IN
pr2_pru0_gpi0
E9
vout1_d4
0
0
CFG_VOUT1_D4_IN
pr2_pru0_gpi1
F9
vout1_d5
0
365
CFG_VOUT1_D5_IN
pr2_pru0_gpi2
F8
vout1_d6
0
0
CFG_VOUT1_D6_IN
pr2_pru0_gpi3
E7
vout1_d7
0
218
CFG_VOUT1_D7_IN
pr2_pru0_gpi4
E8
vout1_d8
0
400
CFG_VOUT1_D8_IN
pr2_pru0_gpi5
D9
vout1_d9
0
500
CFG_VOUT1_D9_IN
pr2_pru0_gpi6
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET2
Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-198, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Input
mode for a definition of the Manual modes.
Table 5-198 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-198. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Input mode
BALL
362
BALL NAME
PR2_PRU0_DIR_IN_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
AC5
gpio6_10
1000
4200
CFG_GPIO6_10_IN
AB4
gpio6_11
1000
4400
CFG_GPIO6_11_IN
pr2_pru0_gpi0
pr2_pru0_gpi1
F14
mcasp1_axr15
0
1300
CFG_MCASP1_AXR15_IN
pr2_pru0_gpi20
A19
mcasp2_aclkx
0
700
CFG_MCASP2_ACLKX_IN
pr2_pru0_gpi18
C15
mcasp2_axr2
0
1800
CFG_MCASP2_AXR2_IN
pr2_pru0_gpi16
A16
mcasp2_axr3
0
1400
CFG_MCASP2_AXR3_IN
pr2_pru0_gpi17
A18
mcasp2_fsx
0
900
CFG_MCASP2_FSX_IN
pr2_pru0_gpi19
B18
mcasp3_aclkx
0
0
CFG_MCASP3_ACLKX_IN
pr2_pru0_gpi12
B19
mcasp3_axr0
0
1200
CFG_MCASP3_AXR0_IN
pr2_pru0_gpi14
C17
mcasp3_axr1
0
1200
CFG_MCASP3_AXR1_IN
pr2_pru0_gpi15
F15
mcasp3_fsx
0
1400
CFG_MCASP3_FSX_IN
pr2_pru0_gpi13
AD4
mmc3_clk
1000
4400
CFG_MMC3_CLK_IN
pr2_pru0_gpi2
AC4
mmc3_cmd
1000
4100
CFG_MMC3_CMD_IN
pr2_pru0_gpi3
AC7
mmc3_dat0
1000
4200
CFG_MMC3_DAT0_IN
pr2_pru0_gpi4
AC6
mmc3_dat1
1000
4500
CFG_MMC3_DAT1_IN
pr2_pru0_gpi5
AC9
mmc3_dat2
1000
4200
CFG_MMC3_DAT2_IN
pr2_pru0_gpi6
AC3
mmc3_dat3
1000
4500
CFG_MMC3_DAT3_IN
pr2_pru0_gpi7
AC8
mmc3_dat4
1000
3800
CFG_MMC3_DAT4_IN
pr2_pru0_gpi8
AD6
mmc3_dat5
1000
4300
CFG_MMC3_DAT5_IN
pr2_pru0_gpi9
AB8
mmc3_dat6
1000
4200
CFG_MMC3_DAT6_IN
pr2_pru0_gpi10
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-198. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Input mode (continued)
BALL
AB5
BALL NAME
mmc3_dat7
PR2_PRU0_DIR_IN_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
1000
3700
CFG REGISTER
MUXMODE
12
CFG_MMC3_DAT7_IN
pr2_pru0_gpi11
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET1
Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual
IO Timings Modes. See Table 5-199, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct
Output mode for a definition of the Manual modes.
Table 5-199 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-199. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Direct Output mode
BALL NAME
PR2_PRU0_DIR_OUT_MANUAL1
CFG REGISTER
MUXMODE
0
CFG_VOUT1_D10_OUT
pr2_pru0_gpo7
pr2_pru0_gpo8
A_DELAY (ps)
G_DELAY (ps)
13
D7
vout1_d10
0
D8
vout1_d11
0
500
CFG_VOUT1_D11_OUT
A5
vout1_d12
0
1600
CFG_VOUT1_D12_OUT
pr2_pru0_gpo9
C6
vout1_d13
0
250
CFG_VOUT1_D13_OUT
pr2_pru0_gpo10
C8
vout1_d14
0
300
CFG_VOUT1_D14_OUT
pr2_pru0_gpo11
C7
vout1_d15
0
300
CFG_VOUT1_D15_OUT
pr2_pru0_gpo12
B7
vout1_d16
0
0
CFG_VOUT1_D16_OUT
pr2_pru0_gpo13
B8
vout1_d17
0
100
CFG_VOUT1_D17_OUT
pr2_pru0_gpo14
A7
vout1_d18
0
500
CFG_VOUT1_D18_OUT
pr2_pru0_gpo15
A8
vout1_d19
0
500
CFG_VOUT1_D19_OUT
pr2_pru0_gpo16
C9
vout1_d20
0
700
CFG_VOUT1_D20_OUT
pr2_pru0_gpo17
A9
vout1_d21
0
500
CFG_VOUT1_D21_OUT
pr2_pru0_gpo18
B9
vout1_d22
0
100
CFG_VOUT1_D22_OUT
pr2_pru0_gpo19
A10
vout1_d23
0
100
CFG_VOUT1_D23_OUT
pr2_pru0_gpo20
G11
vout1_d3
0
800
CFG_VOUT1_D3_OUT
pr2_pru0_gpo0
E9
vout1_d4
0
2000
CFG_VOUT1_D4_OUT
pr2_pru0_gpo1
F9
vout1_d5
0
550
CFG_VOUT1_D5_OUT
pr2_pru0_gpo2
F8
vout1_d6
0
600
CFG_VOUT1_D6_OUT
pr2_pru0_gpo3
E7
vout1_d7
0
400
CFG_VOUT1_D7_OUT
pr2_pru0_gpo4
E8
vout1_d8
0
100
CFG_VOUT1_D8_OUT
pr2_pru0_gpo5
D9
vout1_d9
0
500
CFG_VOUT1_D9_OUT
pr2_pru0_gpo6
ADVANCE INFORMATION
BALL
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET2
Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual
IO Timings Modes. See Table 5-200, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct
Output mode for a definition of the Manual modes.
Table 5-200 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-200. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Output mode
BALL
BALL NAME
PR2_PRU0_DIR_OUT_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
AC5
gpio6_10
1000
3800
CFG_GPIO6_10_OUT
AB4
gpio6_11
1000
4400
CFG_GPIO6_11_OUT
pr2_pru0_gpo0
pr2_pru0_gpo1
F14
mcasp1_axr15
0
1300
CFG_MCASP1_AXR15_OUT
pr2_pru0_gpo20
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
363
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-200. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Direct Output mode (continued)
BALL
BALL NAME
PR2_PRU0_DIR_OUT_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
ADVANCE INFORMATION
A19
mcasp2_aclkx
0
2500
CFG_MCASP2_ACLKX_OUT
pr2_pru0_gpo18
C15
mcasp2_axr2
0
1800
CFG_MCASP2_AXR2_OUT
pr2_pru0_gpo16
A16
mcasp2_axr3
0
1200
CFG_MCASP2_AXR3_OUT
pr2_pru0_gpo17
A18
mcasp2_fsx
0
0
CFG_MCASP2_FSX_OUT
pr2_pru0_gpo19
B18
mcasp3_aclkx
0
2300
CFG_MCASP3_ACLKX_OUT
pr2_pru0_gpo12
B19
mcasp3_axr0
0
300
CFG_MCASP3_AXR0_OUT
pr2_pru0_gpo14
C17
mcasp3_axr1
0
400
CFG_MCASP3_AXR1_OUT
pr2_pru0_gpo15
F15
mcasp3_fsx
0
400
CFG_MCASP3_FSX_OUT
pr2_pru0_gpo13
AD4
mmc3_clk
1000
4100
CFG_MMC3_CLK_OUT
pr2_pru0_gpo2
AC4
mmc3_cmd
1000
4200
CFG_MMC3_CMD_OUT
pr2_pru0_gpo3
AC7
mmc3_dat0
1000
3400
CFG_MMC3_DAT0_OUT
pr2_pru0_gpo4
AC6
mmc3_dat1
1000
3600
CFG_MMC3_DAT1_OUT
pr2_pru0_gpo5
AC9
mmc3_dat2
1000
3900
CFG_MMC3_DAT2_OUT
pr2_pru0_gpo6
AC3
mmc3_dat3
1000
3700
CFG_MMC3_DAT3_OUT
pr2_pru0_gpo7
AC8
mmc3_dat4
1000
4400
CFG_MMC3_DAT4_OUT
pr2_pru0_gpo8
AD6
mmc3_dat5
1000
4600
CFG_MMC3_DAT5_OUT
pr2_pru0_gpo9
AB8
mmc3_dat6
1000
4200
CFG_MMC3_DAT6_OUT
pr2_pru0_gpo10
AB5
mmc3_dat7
1000
4000
CFG_MMC3_DAT7_OUT
pr2_pru0_gpo11
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET1
Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-201, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Input
mode for a definition of the Manual modes.
Table 5-201 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-201. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Input mode
BALL
PR2_PRU1_DIR_IN_MANUAL1
CFG REGISTER
MUXMODE
CFG_RMII_MHZ_50_CLK_IN
pr2_pru1_gpi2
3000
CFG_MDIO_D_IN
pr2_pru1_gpi1
2422
CFG_MDIO_MCLK_IN
pr2_pru1_gpi0
0
1904
CFG_RGMII0_RXC_IN
pr2_pru1_gpi11
A_DELAY (ps)
G_DELAY (ps)
RMII_MHZ_50_CL
K
0
2500
U4
mdio_d
0
V1
mdio_mclk
0
U5
rgmii0_rxc
U3
364
BALL NAME
12
V5
rgmii0_rxctl
0
3000
CFG_RGMII0_RXCTL_IN
pr2_pru1_gpi12
W2
rgmii0_rxd0
0
2800
CFG_RGMII0_RXD0_IN
pr2_pru1_gpi16
Y2
rgmii0_rxd1
0
3100
CFG_RGMII0_RXD1_IN
pr2_pru1_gpi15
V3
rgmii0_rxd2
0
2800
CFG_RGMII0_RXD2_IN
pr2_pru1_gpi14
V4
rgmii0_rxd3
0
3100
CFG_RGMII0_RXD3_IN
pr2_pru1_gpi13
W9
rgmii0_txc
0
2488
CFG_RGMII0_TXC_IN
pr2_pru1_gpi5
V9
rgmii0_txctl
0
2263
CFG_RGMII0_TXCTL_IN
pr2_pru1_gpi6
U6
rgmii0_txd0
0
2292
CFG_RGMII0_TXD0_IN
pr2_pru1_gpi10
V6
rgmii0_txd1
0
2900
CFG_RGMII0_TXD1_IN
pr2_pru1_gpi9
U7
rgmii0_txd2
0
2600
CFG_RGMII0_TXD2_IN
pr2_pru1_gpi8
V7
rgmii0_txd3
0
2600
CFG_RGMII0_TXD3_IN
pr2_pru1_gpi7
V2
uart3_rxd
0
1900
CFG_UART3_RXD_IN
pr2_pru1_gpi3
Y1
uart3_txd
0
1900
CFG_UART3_TXD_IN
pr2_pru1_gpi4
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-201. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Input mode (continued)
BALL
BALL NAME
PR2_PRU1_DIR_IN_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
F11
vout1_d0
0
1300
CFG_VOUT1_D0_IN
pr2_pru1_gpi18
G10
vout1_d1
0
1300
CFG_VOUT1_D1_IN
pr2_pru1_gpi19
F10
vout1_d2
0
1100
CFG_VOUT1_D2_IN
pr2_pru1_gpi20
E11
vout1_vsync
0
0
CFG_VOUT1_VSYNC_IN
pr2_pru1_gpi17
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET2
Direct Input mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual IO
Timings Modes. See Table 5-202, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Input
mode for a definition of the Manual modes.
Table 5-202 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
BALL
BALL NAME
PR2_PRU1_DIR_IN_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
ADVANCE INFORMATION
Table 5-202. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Input mode
12
C14
mcasp1_aclkx
0
900
CFG_MCASP1_ACLKX_IN
pr2_pru1_gpi7
G12
mcasp1_axr0
0
1900
CFG_MCASP1_AXR0_IN
pr2_pru1_gpi8
F12
mcasp1_axr1
0
1250
CFG_MCASP1_AXR1_IN
pr2_pru1_gpi9
B13
mcasp1_axr10
0
1600
CFG_MCASP1_AXR10_IN
pr2_pru1_gpi12
A12
mcasp1_axr11
0
1700
CFG_MCASP1_AXR11_IN
pr2_pru1_gpi13
E14
mcasp1_axr12
0
1000
CFG_MCASP1_AXR12_IN
pr2_pru1_gpi14
A13
mcasp1_axr13
0
1300
CFG_MCASP1_AXR13_IN
pr2_pru1_gpi15
G14
mcasp1_axr14
0
1200
CFG_MCASP1_AXR14_IN
pr2_pru1_gpi16
B12
mcasp1_axr8
0
1450
CFG_MCASP1_AXR8_IN
pr2_pru1_gpi10
A11
mcasp1_axr9
0
1600
CFG_MCASP1_AXR9_IN
pr2_pru1_gpi11
D17
mcasp4_axr1
0
1600
CFG_MCASP4_AXR1_IN
pr2_pru1_gpi0
AA3
mcasp5_aclkx
800
3900
CFG_MCASP5_ACLKX_IN
pr2_pru1_gpi1
AB3
mcasp5_axr0
1100
4200
CFG_MCASP5_AXR0_IN
pr2_pru1_gpi3
AA4
mcasp5_axr1
1200
4200
CFG_MCASP5_AXR1_IN
pr2_pru1_gpi4
AB9
mcasp5_fsx
1000
3800
CFG_MCASP5_FSX_IN
pr2_pru1_gpi2
F11
vout1_d0
0
0
CFG_VOUT1_D0_IN
pr2_pru1_gpi18
G10
vout1_d1
0
0
CFG_VOUT1_D1_IN
pr2_pru1_gpi19
F10
vout1_d2
0
0
CFG_VOUT1_D2_IN
pr2_pru1_gpi20
E11
vout1_vsync
0
0
CFG_VOUT1_VSYNC_IN
pr2_pru1_gpi17
D18
xref_clk0
0
0
CFG_XREF_CLK0_IN
pr2_pru1_gpi5
E17
xref_clk1
0
750
CFG_XREF_CLK1_IN
pr2_pru1_gpi6
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET1
Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual
IO Timings Modes. See Table 5-203, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct
Output mode for a definition of the Manual modes.
Table 5-203 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
365
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-203. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Direct Output mode
BALL
BALL NAME
PR2_PRU1_DIR_OUT_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
U3
RMII_MHZ_50_CLK
0
2600
CFG_RMII_MHZ_50_CLK_OUT
pr2_pru1_gpo2
U4
mdio_d
0
3600
CFG_MDIO_D_OUT
pr2_pru1_gpo1
V1
mdio_mclk
0
3000
CFG_MDIO_MCLK_OUT
pr2_pru1_gpo0
U5
rgmii0_rxc
0
2700
CFG_RGMII0_RXC_OUT
pr2_pru1_gpo11
V5
rgmii0_rxctl
0
2800
CFG_RGMII0_RXCTL_OUT
pr2_pru1_gpo12
W2
rgmii0_rxd0
0
2800
CFG_RGMII0_RXD0_OUT
pr2_pru1_gpo16
Y2
rgmii0_rxd1
0
2600
CFG_RGMII0_RXD1_OUT
pr2_pru1_gpo15
V3
rgmii0_rxd2
0
2800
CFG_RGMII0_RXD2_OUT
pr2_pru1_gpo14
V4
rgmii0_rxd3
0
2700
CFG_RGMII0_RXD3_OUT
pr2_pru1_gpo13
W9
rgmii0_txc
0
3500
CFG_RGMII0_TXC_OUT
pr2_pru1_gpo5
V9
rgmii0_txctl
0
2700
CFG_RGMII0_TXCTL_OUT
pr2_pru1_gpo6
U6
rgmii0_txd0
0
3200
CFG_RGMII0_TXD0_OUT
pr2_pru1_gpo10
ADVANCE INFORMATION
V6
rgmii0_txd1
0
2700
CFG_RGMII0_TXD1_OUT
pr2_pru1_gpo9
U7
rgmii0_txd2
0
3100
CFG_RGMII0_TXD2_OUT
pr2_pru1_gpo8
V7
rgmii0_txd3
0
3200
CFG_RGMII0_TXD3_OUT
pr2_pru1_gpo7
V2
uart3_rxd
0
3400
CFG_UART3_RXD_OUT
pr2_pru1_gpo3
Y1
uart3_txd
0
2700
CFG_UART3_TXD_OUT
pr2_pru1_gpo4
F11
vout1_d0
0
600
CFG_VOUT1_D0_OUT
pr2_pru1_gpo18
G10
vout1_d1
0
0
CFG_VOUT1_D1_OUT
pr2_pru1_gpo19
F10
vout1_d2
0
200
CFG_VOUT1_D2_OUT
pr2_pru1_gpo20
E11
vout1_vsync
0
1200
CFG_VOUT1_VSYNC_OUT
pr2_pru1_gpo17
Manual IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET2
Direct Output mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of Manual
IO Timings Modes. See Table 5-204, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct
Output mode for a definition of the Manual modes.
Table 5-204 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-204. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Output mode
BALL
366
BALL NAME
PR2_PRU1_DIR_OUT_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
C14
mcasp1_aclkx
0
1800
CFG_MCASP1_ACLKX_OUT
pr2_pru1_gpo7
G12
mcasp1_axr0
0
1000
CFG_MCASP1_AXR0_OUT
pr2_pru1_gpo8
F12
mcasp1_axr1
0
1400
CFG_MCASP1_AXR1_OUT
pr2_pru1_gpo9
B13
mcasp1_axr10
0
2300
CFG_MCASP1_AXR10_OUT
pr2_pru1_gpo12
A12
mcasp1_axr11
0
900
CFG_MCASP1_AXR11_OUT
pr2_pru1_gpo13
E14
mcasp1_axr12
0
1000
CFG_MCASP1_AXR12_OUT
pr2_pru1_gpo14
A13
mcasp1_axr13
0
1500
CFG_MCASP1_AXR13_OUT
pr2_pru1_gpo15
G14
mcasp1_axr14
0
2000
CFG_MCASP1_AXR14_OUT
pr2_pru1_gpo16
B12
mcasp1_axr8
0
2000
CFG_MCASP1_AXR8_OUT
pr2_pru1_gpo10
A11
mcasp1_axr9
0
800
CFG_MCASP1_AXR9_OUT
pr2_pru1_gpo11
D17
mcasp4_axr1
0
0
CFG_MCASP4_AXR1_OUT
pr2_pru1_gpo0
AA3
mcasp5_aclkx
1000
3900
CFG_MCASP5_ACLKX_OUT
pr2_pru1_gpo1
AB3
mcasp5_axr0
1000
3500
CFG_MCASP5_AXR0_OUT
pr2_pru1_gpo3
AA4
mcasp5_axr1
1000
2600
CFG_MCASP5_AXR1_OUT
pr2_pru1_gpo4
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-204. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Direct Output mode (continued)
BALL NAME
PR2_PRU1_DIR_OUT_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
13
AB9
mcasp5_fsx
1000
2800
CFG_MCASP5_FSX_OUT
pr2_pru1_gpo2
F11
vout1_d0
0
0
CFG_VOUT1_D0_OUT
pr2_pru1_gpo18
G10
vout1_d1
0
0
CFG_VOUT1_D1_OUT
pr2_pru1_gpo19
F10
vout1_d2
0
0
CFG_VOUT1_D2_OUT
pr2_pru1_gpo20
E11
vout1_vsync
0
0
CFG_VOUT1_VSYNC_OUT
pr2_pru1_gpo17
D18
xref_clk0
0
1600
CFG_XREF_CLK0_OUT
pr2_pru1_gpo5
E17
xref_clk1
0
1200
CFG_XREF_CLK1_OUT
pr2_pru1_gpo6
Manual
Parallel
Manual
Parallel
IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET1
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of
IO Timings Modes. See Table 5-205, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1
Capture mode for a definition of the Manual modes.
Table 5-205 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-205. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET1 Parallel Capture mode
BALL
BALL NAME
PR2_PRU0_PAR_CAP_MANUAL1
CFG REGISTER
MUXMODE
A_DELAY (ps)
G_DELAY (ps)
D7
vout1_d10
1472
0
CFG_VOUT1_D10_IN
pr2_pru0_gpi7
D8
vout1_d11
1601
0
CFG_VOUT1_D11_IN
pr2_pru0_gpi8
12
A5
vout1_d12
1488
0
CFG_VOUT1_D12_IN
pr2_pru0_gpi9
C6
vout1_d13
1447
0
CFG_VOUT1_D13_IN
pr2_pru0_gpi10
C8
vout1_d14
1265
0
CFG_VOUT1_D14_IN
pr2_pru0_gpi11
C7
vout1_d15
1738
0
CFG_VOUT1_D15_IN
pr2_pru0_gpi12
B7
vout1_d16
1411
0
CFG_VOUT1_D16_IN
pr2_pru0_gpi13
B8
vout1_d17
1753
0
CFG_VOUT1_D17_IN
pr2_pru0_gpi14
A7
vout1_d18
1214
0
CFG_VOUT1_D18_IN
pr2_pru0_gpi15
A8
vout1_d19
0
0
CFG_VOUT1_D19_IN
pr2_pru0_gpi16
G11
vout1_d3
1581
0
CFG_VOUT1_D3_IN
pr2_pru0_gpi0
E9
vout1_d4
1242
0
CFG_VOUT1_D4_IN
pr2_pru0_gpi1
F9
vout1_d5
1250
0
CFG_VOUT1_D5_IN
pr2_pru0_gpi2
F8
vout1_d6
1273
0
CFG_VOUT1_D6_IN
pr2_pru0_gpi3
E7
vout1_d7
1278
0
CFG_VOUT1_D7_IN
pr2_pru0_gpi4
E8
vout1_d8
1742
0
CFG_VOUT1_D8_IN
pr2_pru0_gpi5
D9
vout1_d9
1823
0
CFG_VOUT1_D9_IN
pr2_pru0_gpi6
Manual
Parallel
Manual
Parallel
IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU0 IOSET2
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of
IO Timings Modes. See Table 5-206, Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2
Capture mode for a definition of the Manual modes.
Table 5-206 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-206. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Parallel Capture mode
BALL
AC5
BALL NAME
PR2_PRU0_PAR_CAP_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
3958
1843
gpio6_10
CFG REGISTER
MUXMODE
CFG_GPIO6_10_IN
pr2_pru0_gpi0
12
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
367
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 5-206. Manual Functions Mapping for PRU-ICSS2 PRU0 IOSET2 Parallel Capture mode (continued)
BALL
BALL NAME
PR2_PRU0_PAR_CAP_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
AB4
gpio6_11
3922
1888
CFG_GPIO6_11_IN
pr2_pru0_gpi1
C15
mcasp2_axr2
0
0
CFG_MCASP2_AXR2_IN
pr2_pru0_gpi16
B18
mcasp3_aclkx
173
0
CFG_MCASP3_ACLKX_IN
pr2_pru0_gpi12
ADVANCE INFORMATION
B19
mcasp3_axr0
1396
0
CFG_MCASP3_AXR0_IN
pr2_pru0_gpi14
C17
mcasp3_axr1
1752
0
CFG_MCASP3_AXR1_IN
pr2_pru0_gpi15
F15
mcasp3_fsx
1651
0
CFG_MCASP3_FSX_IN
pr2_pru0_gpi13
AD4
mmc3_clk
4001
1940
CFG_MMC3_CLK_IN
pr2_pru0_gpi2
AC4
mmc3_cmd
3960
1772
CFG_MMC3_CMD_IN
pr2_pru0_gpi3
AC7
mmc3_dat0
3907
1751
CFG_MMC3_DAT0_IN
pr2_pru0_gpi4
AC6
mmc3_dat1
3804
2185
CFG_MMC3_DAT1_IN
pr2_pru0_gpi5
AC9
mmc3_dat2
3911
1810
CFG_MMC3_DAT2_IN
pr2_pru0_gpi6
AC3
mmc3_dat3
3898
2167
CFG_MMC3_DAT3_IN
pr2_pru0_gpi7
AC8
mmc3_dat4
3974
1487
CFG_MMC3_DAT4_IN
pr2_pru0_gpi8
AD6
mmc3_dat5
3895
1926
CFG_MMC3_DAT5_IN
pr2_pru0_gpi9
AB8
mmc3_dat6
3939
1802
CFG_MMC3_DAT6_IN
pr2_pru0_gpi10
AB5
mmc3_dat7
3961
1278
CFG_MMC3_DAT7_IN
pr2_pru0_gpi11
Manual
Parallel
Manual
Parallel
IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET1
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of
IO Timings Modes. See Table 5-207, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1
Capture mode for a definition of the Manual modes.
Table 5-206 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-207. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET1 Parallel Capture mode
BALL
368
BALL NAME
PR2_PRU1_PAR_CAP_MANUAL1
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
U3
RMII_MHZ_50_CLK
1214
0
CFG_RMII_MHZ_50_CLK_IN
pr2_pru1_gpi2
U5
rgmii0_rxc
787
0
CFG_RGMII0_RXC_IN
pr2_pru1_gpi11
V5
rgmii0_rxctl
1554
0
CFG_RGMII0_RXCTL_IN
pr2_pru1_gpi12
W2
rgmii0_rxd0
0
0
CFG_RGMII0_RXD0_IN
pr2_pru1_gpi16
Y2
rgmii0_rxd1
1212
0
CFG_RGMII0_RXD1_IN
pr2_pru1_gpi15
V3
rgmii0_rxd2
1145
0
CFG_RGMII0_RXD2_IN
pr2_pru1_gpi14
V4
rgmii0_rxd3
1492
0
CFG_RGMII0_RXD3_IN
pr2_pru1_gpi13
W9
rgmii0_txc
823
0
CFG_RGMII0_TXC_IN
pr2_pru1_gpi5
V9
rgmii0_txctl
833
0
CFG_RGMII0_TXCTL_IN
pr2_pru1_gpi6
U6
rgmii0_txd0
886
0
CFG_RGMII0_TXD0_IN
pr2_pru1_gpi10
V6
rgmii0_txd1
1350
0
CFG_RGMII0_TXD1_IN
pr2_pru1_gpi9
U7
rgmii0_txd2
1026
0
CFG_RGMII0_TXD2_IN
pr2_pru1_gpi8
V7
rgmii0_txd3
1366
0
CFG_RGMII0_TXD3_IN
pr2_pru1_gpi7
V2
uart3_rxd
922
0
CFG_UART3_RXD_IN
pr2_pru1_gpi3
Y1
uart3_txd
604
0
CFG_UART3_TXD_IN
pr2_pru1_gpi4
U4
mdio_d
1192
0
CFG_MDIO_D_IN
pr2_pru1_gpi1
V1
mdio_mclk
819
0
CFG_MDIO_MCLK_IN
pr2_pru1_gpi0
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
Manual
Parallel
Manual
Parallel
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
IO Timings Modes must be used to guarantee some IO timings for PRU-ICSS2 PRU1 IOSET2
Capture mode. See Table 5-33, Modes Summary for a list of IO timings requiring the use of
IO Timings Modes. See Table 5-208, Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2
Capture mode for a definition of the Manual modes.
Table 5-208 lists the A_DELAY and G_DELAY values needed to calculate the correct values to be set in
the CFG_x registers.
Table 5-208. Manual Functions Mapping for PRU-ICSS2 PRU1 IOSET2 Parallel Capture mode
BALL NAME
PR2_PRU1_PAR_CAP_MANUAL2
A_DELAY (ps)
G_DELAY (ps)
CFG REGISTER
MUXMODE
12
C14
mcasp1_aclkx
1460
0
CFG_MCASP1_ACLKX_IN
pr2_pru1_gpi7
G12
mcasp1_axr0
2613
0
CFG_MCASP1_AXR0_IN
pr2_pru1_gpi8
F12
mcasp1_axr1
1765
0
CFG_MCASP1_AXR1_IN
pr2_pru1_gpi9
B13
mcasp1_axr10
1990
0
CFG_MCASP1_AXR10_IN
pr2_pru1_gpi12
A12
mcasp1_axr11
2333
0
CFG_MCASP1_AXR11_IN
pr2_pru1_gpi13
E14
mcasp1_axr12
1680
0
CFG_MCASP1_AXR12_IN
pr2_pru1_gpi14
A13
mcasp1_axr13
1681
0
CFG_MCASP1_AXR13_IN
pr2_pru1_gpi15
G14
mcasp1_axr14
0
0
CFG_MCASP1_AXR14_IN
pr2_pru1_gpi16
B12
mcasp1_axr8
2063
0
CFG_MCASP1_AXR8_IN
pr2_pru1_gpi10
A11
mcasp1_axr9
1979
0
CFG_MCASP1_AXR9_IN
pr2_pru1_gpi11
D17
mcasp4_axr1
2303
0
CFG_MCASP4_AXR1_IN
pr2_pru1_gpi0
AA3
mcasp5_aclkx
3735
1700
CFG_MCASP5_ACLKX_IN
pr2_pru1_gpi1
AB3
mcasp5_axr0
3729
2308
CFG_MCASP5_AXR0_IN
pr2_pru1_gpi3
AA4
mcasp5_axr1
3731
2345
CFG_MCASP5_AXR1_IN
pr2_pru1_gpi4
AB9
mcasp5_fsx
3700
1877
CFG_MCASP5_FSX_IN
pr2_pru1_gpi2
D18
xref_clk0
130
0
CFG_XREF_CLK0_IN
pr2_pru1_gpi5
E17
xref_clk1
1552
0
CFG_XREF_CLK1_IN
pr2_pru1_gpi6
5.10.6.21 System and Miscellaneous interfaces
The Device includes the following System and Miscellaneous interfaces:
• Sysboot Interface
• System DMA Interface
• Interrupt Controllers (INTC) Interface
• Observability Signal (OBS) Interface
5.10.7 Emulation and Debug Subsystem
The Device includes the following Test interfaces:
• IEEE 1149.1 Standard-Test-Access Port (JTAG)
• Trace Port Interface Unit (TPIU)
• Advanced Event Triggering Interface (AET)
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
369
ADVANCE INFORMATION
BALL
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
5.10.7.1 JTAG
The JTAG (IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture)
interface is used for BSDL testing and emulation of the device. The trstn pin only needs to be released
when it is necessary to use a JTAG controller to debug the device or exercise the device's boundary scan
functionality. For maximum reliability, the device includes an internal Pulldown (IPD) on the trstn pin to
ensure that trstn is always asserted upon power up and the device's internal emulation logic is always
properly initialized. JTAG controllers from Texas Instruments actively drive trstn high. However, some
third-party JTAG controllers may not drive trstn high but expect the use of a pullup resistor on trstn. When
using this type of JTAG controller, assert trstn to initialize the device after powerup and externally drive
trstn high before attempting any emulation or boundary-scan operations.
ADVANCE INFORMATION
The main JTAG features include:
• 32KB Embedded Trace Buffer™ (ETB)
• 5-pin system trace interface for debug
• Supports Advanced Event Triggering (AET)
• All processors can be emulated via JTAG ports
• All functions on EMU pins of the device:
– EMU[1:0] - cross-triggering, boot mode (WIR), STM trace
– EMU[4:2] - STM trace only (single direction)
5.10.7.1.1 JTAG Electrical Data/Timing
Table 5-209, Table 5-210, and Figure 5-128 assume testing over the recommended operating conditions
and electrical characteristic conditions below.
Table 5-209. Timing Requirements for IEEE 1149.1 JTAG
NO.
J1
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
tc(TCK)
Cycle time, TCK
62.29
ns
J1H
tw(TCKH)
Pulse duration, TCK high (40% of tc)
24.92
ns
J1L
tw(TCKL)
Pulse duration, TCK low (40% of tc)
24.92
ns
tsu(TDI-TCK)
Input setup time, TDI valid to TCK high
6.23
ns
tsu(TMS-TCK)
Input setup time, TMS valid to TCK high
6.23
ns
th(TCK-TDI)
Input hold time, TDI valid from TCK high
31.15
ns
th(TCK-TMS)
Input hold time, TMS valid from TCK high
31.15
ns
J3
J4
Table 5-210. Switching Characteristics Over Recommended Operating Conditions for IEEE 1149.1 JTAG
NO.
J2
PARAMETER
td(TCKL-TDOV)
DESCRIPTION
Delay time, TCK low to TDO valid
MIN
MAX
UNIT
0
30.5
ns
J1
J1H
J1L
TCK
J2
TDO
J3
J4
TDI/TMS
JTAG_01
Figure 5-128. JTAG Timing
370
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 5-211, Table 5-212, and Figure 5-129 assume testing over the recommended operating conditions
and electrical characteristic conditions below.
Table 5-211. Timing Requirements for IEEE 1149.1 JTAG With RTCK
NO.
PARAMETER
JR1
DESCRIPTION
MIN
MAX
UNIT
tc(TCK)
Cycle time, TCK
62.29
ns
JR1H
tw(TCKH)
Pulse duration, TCK high (40% of tc)
24.92
ns
JR1L
tw(TCKL)
Pulse duration, TCK low (40% of tc)
24.92
ns
tsu(TDI-TCK)
Input setup time, TDI valid to TCK high
6.23
ns
tsu(TMS-TCK)
Input setup time, TMS valid to TCK high
6.23
ns
th(TCK-TDI)
Input hold time, TDI valid from TCK high
31.15
ns
th(TCK-TMS)
Input hold time, TMS valid from TCK high
31.15
ns
JR3
JR4
Table 5-212. Switching Characteristics Over Recommended Operating Conditions for
IEEE 1149.1 JTAG With RTCK
PARAMETER
DESCRIPTION
MIN
MAX
0
27
UNIT
JR5
td(TCK-RTCK)
Delay time, TCK to RTCK with no selected subpaths (i.e. ICEPick is
the only tap selected - when the Arm is in the scan chain, the delay
time is a function of the Arm functional clock).
JR6
tc(RTCK)
Cycle time, RTCK
62.29
ns
JR7
tw(RTCKH)
Pulse duration, RTCK high (40% of tc)
24.92
ns
JR8
tw(RTCKL)
Pulse duration, RTCK low (40% of tc)
24.92
ns
ADVANCE INFORMATION
NO.
ns
JR5
TCK
JR6
JR7
JR8
RTCK
JTAG_02
Figure 5-129. JTAG With RTCK Timing
5.10.7.2 TPIU
CAUTION
The I/O timings provided in this section are valid only if signals within a single
IOSET are used. The IOSETs are defined in Table 5-214.
5.10.7.2.1 TPIU PLL DDR Mode
Table 5-213 and Figure 5-130 assume testing over the recommended operating conditions and electrical
characteristic conditions below.
Table 5-213. Switching Characteristics for TPIU
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
TPIU1
tc(clk)
Cycle time, TRACECLK period
5.56
ns
TPIU4
td(clk-ctlV)
Skew time, TRACECLK transition to TRACECTL
transition
-0.96
0.96
ns
TPIU5
td(clk-dataV)
Skew time, TRACECLK transition to
TRACEDATA[17:0]
-0.96
0.96
ns
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
371
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
TPIU1
TPIU2
TPIU3
TRACECLK
TPIU4
TPIU4
TRACECTL
TPIU5
TPIU5
TRACEDATA[X:0]
TPIU_01
(1)
Figure 5-130. TPIU—PLL DDR Transmit Mode
(1) In d[X:0], X is equal to 15 or 17.
In Table 5-214 are presented the specific groupings of signals (IOSET) for use with TPIU signals.
Table 5-214. TPIU IOSETs
SIGNALS
ADVANCE INFORMATION
372
IOSET1
IOSET2
BALL
MUX
BALL
MUX
emu0
G21
0
G21
0
emu1
D24
0
D24
0
emu2
F10
2
F10
2
emu3
D7
2
D7
2
emu4
A7
2
A7
2
emu5
E1
5
G11
2
emu6
G2
5
E9
2
emu7
H7
5
F9
2
emu8
G1
5
F8
2
emu9
G6
5
E7
2
emu10
F2
5
D8
2
emu11
F3
5
A5
2
emu12
D1
5
C6
2
emu13
E2
5
C8
2
emu14
D2
5
C7
2
emu15
F4
5
A8
2
emu16
C1
5
C9
2
emu17
E4
5
A9
2
emu18
F5
5
B9
2
emu19
E6
5
A10
2
Specifications
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
6 Detailed Description
6.1
Description
AM574x Sitara Arm applications processors are built to meet the intense processing needs of modern
embedded products.
AM574x devices bring high processing performance through the maximum flexibility of a fully integrated
mixed processor solution. The devices also combine programmable video processing with a highly
integrated peripheral set. Cryptographic acceleration is available in every AM574x device.
Programmability is provided by dual-core Arm Cortex-A15 RISC CPUs with Neon™ extension, and two TI
C66x VLIW floating-point DSP cores. The Arm allows developers to keep control functions separate from
other algorithms programmed on the DSPs and coprocessors, thus reducing the complexity of the system
software.
Cryptographic acceleration is available in all devices. All other supported security features, including
support for secure boot, debug security and support for trusted execution environment are available on
High-Security (HS) devices. For more information about HS devices, contact your TI representative.
6.2
Functional Block Diagram
Figure 6-1 is functional block diagram for the device.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
373
ADVANCE INFORMATION
Additionally, TI provides a complete set of development tools for the Arm and C66x DSP, including C
compilers, a DSP assembly optimizer to simplify programming and scheduling, and a debugging interface
for visibility into source code execution.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
AM574x
Display Subsystem
MPU
IVA HD
(2x Arm
Cortex–A15)
1080p Video
Co-Processor
1x GFX Pipeline
LCD1
LCD2
3x Video Pipeline
GPU
BB2D
(Dual Core
SGX544 3D)
DSP
(2x C66x
Co-Processor)
IPU1
(Dual Cortex–M4)
IPU2
(Dual Cortex–M4)
ADVANCE INFORMATION
EDMA
Blend / Scale
(GC320 2D)
SDMA
MMU x2
VIP x2
LCD3
HDMI 1.4a
Secure Boot
Debug
Security
TEE
(HS devices)
Crypto
VPE
High-Speed Interconnect
System
Spinlock
Connectivity
Timers x16
PWM SS x3
USB 3.0
PCIe SS x2
PRU-ICSS x2
Mailbox x13
WDT
HDQ
Dual Role FS/HS/SS
w/ PHYs
GPIO x8
RTC SS
KBD
USB 2.0
Dual Role FS/HS
w/ PHY
GMAC_SW
Serial Interfaces
UART x10
QSPI
McSPI x4
McASP x8
DCAN x2
MCAN-FD x1
I2C x5
Program/Data Storage
MMC / SD x4
Up to 2.5 MB
OCMC_RAM
w/ ECC
SATA
GPMC / ELM
(NAND/NOR/
Async)
DMM
EMIF x2
2x 32-bit
(1)
DDR3(L) w/ ECC
intro-001
Copyright © 2016, Texas Instruments Incorporated
Figure 6-1. AM574x Block Diagram
(1) ECC is only available on EMIF1.
374
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
6.3
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
MPU
The dual Cortex®-A15 microprocessor unit (MPU) subsystem serves the applications processing role by
running the high-level operating system (HLOS) and application code.
The MPU subsystem incorporates two Cortex-A15 MPU cores (MPU_C0 and MPU_C1), individual level 1
(L1) caches, level 2 (L2) cache (MPU_L2CACHE) shared between them, and various other shared
peripherals. To aid software development, the processor cores can be kept cache-coherent with each
other and with the L2 cache.
The MPU subsystem provides a high-performance computing platform with high peak-computing
performance and low memory latency.
ADVANCE INFORMATION
The MPU subsystem integrates the following:
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
375
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
ADVANCE INFORMATION
376
www.ti.com
Arm Cortex-A15 MP Core (MPU_CLUSTER)
– Two Cortex-A15 MPU cores (revision r2p2, SMP architecture), each of them having the following
features:
• Superscalar, dynamic multi-issue technology
– Out-of-order (OoO) instruction dispatch and completion
– Dynamic branch prediction with branch target buffer (BTB), global history buffer (GHB), and
48-entry return stack
– Continuous fetch and decoding of three instructions per clock cycle
– Dispatch of up to four instructions and completion of eight instructions per clock cycle
– Provides optimal performance from binaries compiled for previous Arm processors
– Five execution units handle simple instructions, branch instructions, Neon™ and floating
point instructions, multiply instructions, and load and store instructions.
– Simple instructions take two cycles from dispatch, while complex instructions take up to 11
cycles.
– Can issue two simple instructions in a cycle
– Can issue a load and a store instruction in the same cycle
• Integrated Neon processing engine to include the Arm Neon Advanced SIMD (single instruction,
multiple data) support for accelerated media and signal processing computation
• Includes VFPv4-compatible hardware to support single- and double-precision add, subtract,
divide, multiply and accumulate, and square root operations
• Extensive support to accelerate virtualization using a hypervisor
• 32-KiB L1 instruction (L1I) and 32-KiB L1 data (L1D) cache:
– 64-byte line size
– 2-way set associative
• Memory management unit (MMU):
– Two-level translation lookaside buffer (TLB) organization
– First level is an 32-entry, fully associative micro-TLB implemented for each of instruction
fetch, load, and store.
– Second level is a unified, 4-way associative, 512-entry main TLB
– Supports hardware TLB table-walk for backward-compatible and new 64-bit entry page table
formats
– New page table format can produce 40-bit physical addresses
– Two-stage translation where first stage is HLOS-controlled and the second level may be
controlled by a hypervisor. Second stage always uses the new page table format
– Integrated L2 cache (MPU_L2CACHE) and snoop control unit (SCU):
• 2-MiB of unified (instructions and data) cache organized as 16 ways of 2048 sets of 64-byte
lines
• Redundant L1 data (cache) tags to perform snoop filtering (L1 instruction cache tags are not
duplicated)
• Operates at Cortex-A15 MPU core clock rate
• Integrated L2 cache controller (MPU_L2CACHE_CTRL):
– Sixteen 64-byte line buffers that handle evictions, line fills and snoop transfers
– One 128-bit AMBA4 Coherent Bus (AXI4-ACE) port
– Auto-prefetch buffer for up to 16 streams per core and detecting forward and backward
strides
– Generalized interrupt controller (GIC, also referred to as MPU_INTC): An interrupt controller
supplied by Arm. The single GIC in the MPU_CLUSTER routes interrupts to each of the MPU
cores. The GIC supports:
• Number of shared peripheral interrupts (SPI): 160
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
•
•
•
Number of software generated interrupts (SGI): 16
Number of CPU interfaces: 2
Virtual CPU interface for virtualization support. This allows the majority of guest operating
system (OS) interactions with the GIC to be handled in hardware, but with physical interrupts
still requiring hypervisor intervention to assign them to the appropriate virtual machine.
– Integrated timer counter and one timer block per MPU core
– Arm CoreSight™ debug and trace modules. For more information, see chapter On-Chip Debug
Support of the Device TRM.
MPU_AXI2OCP bridge (local interconnect):
– Connected to Memory Adapter (MPU_MA), which routes the non-EMIF address space transactions
to MPU_AXI2OCP
– Single request multiple data (SRMD) protocol on L3_MAIN port
– Multiple targets:
• 64-bit port to the L3_MAIN interconnect. Interface frequency is 1/4 or 1/8 of core frequency
• MPU_ROM
• Internal MPU subsystem peripheral targets, including Memory Adapter LISA Section Manager
(MA_LSM), wake-up generator (MPU_WUGEN), watchdog timer (MPU_WD_TIMER), and local
PRCM module (MPU_PRCM) configuration
• Internal AXI target, CoreSight System Trace Module (CS_STM)
Memory adapter (MPU_MA): Helps decrease the latency of accesses between the MPU_L2CACHE
and the two EMIFs (EMIF0 and EMIF1) by providing a direct path between the MPU subsystem and
the EMIFs:
– Connected to 128-bit AMBA4 interface of MPU_CLUSTER
– Direct 128-bit interface to each of EMIF0 and EMIF1
– Interface speed between MPU_CLUSTER and MPU_MA is at half-speed of MPU_CLUSTER
internal core frequency
– Quarter-speed interface to EMIF
– Uses firewall logic to check access rights of incoming addressess
Local PRCM (MPU_PRCM):
– Handles MPU_C0 and MPU_C1 power domains
– Supports SR3-APG (SmartReflex3 Automatic Power Gating) power management technology inside
the MPU_CLUSTER
– MPU subsystem has six power domains
Wake-up generator (MPU_WUGEN)
– Responsible for waking up the MPU cores
Standby controller: Handles the power transitions inside the MPU subsystem
Realtime (master) counter (COUNTER_REALTIME): Produces the count used by the private timer
peripherals in the MPU_CLUSTER
Watchdog timer (MPU_WD_TIMER): Used to generate a chip-level watchdog reset request to global
PRCM
On-chip boot ROM (MPU_ROM): The MPU_ROM size is 48-KiB, and the address range is from
0x4003 8000 to 0x4004 3FFF. For more information about booting from this memory, see chapter
Initialization of the Device TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
377
ADVANCE INFORMATION
•
•
•
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
www.ti.com
Interfaces:
– 128-bit interface to each of EMIF0 and EMIF1
– 64-bit master port to the L3_MAIN interconnect
– 32-bit slave port from the L4_CFG_EMU interconnect (debug subsystem) for configuration of the
MPU subsystem debug modules
– 32-bit slave port from the L4_CFG interconnect for memory adapter firewall (MPU_MA_NTTP_FW)
configuration
– 32-bit ATB output for transmitting debug and trace data
– 160 peripheral interrupt inputs
For more information, see chapter Dual Cortex-A15 MPU Subsystem of the Device TRM.
6.4
DSP Subsystem
The device includes two identical instances (DSP1 and DSP2) of a digital signal processor (DSP)
subsystem, based on the TI's standard TMS320C66x™ DSP CorePac core.
ADVANCE INFORMATION
The TMS320C66x DSP core enhances the TMS320C674x™ core, which merges the C674x™ floating
point and the C64x+™ fixed-point instruction set architectures. The C66x DSP is object-code compatible
with the C64x+/C674x DSPs.
For more information on the TMS320C66x core CPU, see the TMS320C66x DSP CPU and Instruction Set
Reference Guide, (SPRUGH7).
The DSP subsystem integrated in the device includes the following components:
• A TMS320C66x™ CorePac DSP core that encompasses:
– L1 program-dedicated (L1P) cacheable memory
– L1 data-dedicated (L1D) cacheable memory
– L2 (program and data) cacheable memory
– Extended Memory Controller (XMC)
– External Memory Controller (EMC)
– DSP CorePac located interrupt controller (INTC)
– DSP CorePac located power-down controller (PDC)
• Dedicated enhanced data memory access engine - EDMA, to transfer data from/to memories and
peripherals external to the DSP subsystems and to local DSP memory (most commonly L2 SRAM).
The external DMA requests are passed through DSP system level (SYS) wakeup logic, and collected
from the DSP1 / DSP2 dedicated outputs of the device DMA Events Crossbar for each of the two
subsystems.
• A level 2 (L2) interconnect network (DSP NoC) to allow connectivity between different modules of the
subsystem or the remainder of the device via the device L3_MAIN interconnect.
• Two memory management units (on EDMA L2 interconnect and DSP MDMA paths) for accessing the
device L3_MAIN interconnect address space
• Dedicated system control logic (DSP_SYSTEM) responsible for power management, clock generation,
and connection to the device power, reset, and clock management (PRCM) module
The TMS320C66x Instruction Set Architecture (ISA) is the latest for the C6000 family. As with its
predecessors (C64x, C64x+ and C674x), the C66x is an advanced VLIW architecture with 8 functional
units (two multiplier units and six arithmetic logic units) that operate in parallel. The C66x CPU has a total
of 64 general-purpose 32-bit registers.
Some features of the DSP C6000 family devices are:
• Advanced VLIW CPU with eight functional units (two multipliers and six ALUs) which:
– Executes up to eight instructions per cycle for up to ten times the performance of typical DSPs
– Allows designers to develop highly effective RISC-like code for fast development time
378
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
•
•
•
•
•
•
Instruction packing
– Gives code size equivalence for eight instructions executed serially or in parallel
– Reduces code size, program fetches, and power consumption
Conditional execution of most instructions
– Reduces costly branching
– Increases parallelism for higher sustained performance
Efficient code execution on independent functional units
– Industry's most efficient C compiler on DSP benchmark suite
– Industry's first assembly optimizer for fast development and improved parallelization
8-/16-/32-/64-bit data support, providing efficient memory support for a variety of applications
40-bit arithmetic options which add extra precision for vocoders and other computationally intensive
applications
Saturation and normalization to provide support for key arithmetic operations
Field manipulation and instruction extract, set, clear, and bit counting support common operation found
in control and data manipulation applications.
The C66x CPU has the following additional features:
• Each multiplier can perform two 16 × 16-bit or four 8 × 8 bit multiplies every clock cycle.
• Quad 8-bit and dual 16-bit instruction set extensions with data flow support
• Support for non-aligned 32-bit (word) and 64-bit (double word) memory accesses
• Special communication-specific instructions have been added to address common operations in errorcorrecting codes.
• Bit count and rotate hardware extends support for bit-level algorithms.
• Compact instructions: Common instructions (AND, ADD, LD, MPY) have 16-bit versions to reduce
code size.
• Protected mode operation: A two-level system of privileged program execution to support highercapability operating systems and system features such as memory protection.
• Exceptions support for error detection and program redirection to provide robust code execution
• Hardware support for modulo loop operation to reduce code size and allow interrupts during fullypipelined code
• Each multiplier can perform 32 × 32 bit multiplies
• Additional instructions to support complex multiplies allowing up to eight 16-bit multiply/add/subtracts
per clock cycle
The TMS320C66x has the following key improvements to the ISA:
• 4x Multiply Accumulate improvement for both fixed and floating point
• Improvement of the floating point arithmetic
• Enhancement of the vector processing capability for fixed and floating point
• Addition of domain-specific instructions for complex arithmetic and matrix operations
On the C66x ISA, the vector processing capability is improved by extending the width of the SIMD
instructions. The C674x DSP supports 2-way SIMD operations for 16-bit data and 4-way SIMD
operations for 8-bit data. C66x enhances this capabilities with the addition of SIMD instructions for 32-bit
data allowing operation on 128-bit vectors. For example the QMPY32 instruction is able to perform the
element to element multiplication between two vectors of four 32-bit data each.
C66x ISA includes a set of specific instructions to handle complex arithmetic and matrix operations.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
379
ADVANCE INFORMATION
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
ADVANCE INFORMATION
•
•
•
380
www.ti.com
TMS320C66x DSP CorePac memory components:
– A 32-KiB L1 program memory (L1P) configurable as cache and/or SRAM:
• When configured as a cache, the L1P is a 1-way set-associative cache with a 32-byte cache
line
• The DSP CorePac L1P memory controller provides bandwidth management, memory
protection, and power-down functions
• The L1P is capable of cache block and global coherence operations
• The L1P controller has an Error Detection (ED) mechanism, including necessary SRAM
• The L1P memory can be fully configured as a cache or SRAM
• Page size for L1P memory is 2KB
– A 32-KiB L1 data memory (L1D) with ECC, configurable as cache and / or SRAM:
• When configured as a cache, the L1D is a 2-way set-associative cache with a 64-byte cache
line
• The DSP CorePac L1D memory controller provides bandwidth management, memory
protection, and power-down functions
• The L1D memory can be fully configured as a cache or SRAM
• No support for error correction or detection
• Page size for L1D memory is 2KB
– A 288-KiB (program and data) L2 memory, only part of which is cacheable:
• When configured as a cache, the L2 memory is a 4-way set associative cache with a 128-byte
cache line
• Only 256 KiB of L2 memory can be configured as cache or SRAM
• 32 KiB of the L2 memory is always mapped as SRAM
• The L2 memory controller has an Error Correction Code (ECC) and ED mechanism, including
necessary SRAM
• The L2 memory controller supports hardware prefetching and also provides bandwidth
management, memory protection, and power-down functions.
• Page size for L2 memory is 16KB
The External Memory Controller (EMC) is a bridge from the C66x CorePac to the rest of the DSP
subsystem and device. It has:
– a 32-bit configuration port (CFG) providing access to local subsystem resources (like DSP_EDMA,
DSP_SYSTEM, and so forth) or to L3_MAIN resources accessible via the CFG address range.
– a 128-bit slave-DMA port (SDMA) which provides accesses of system masters outside the DSP
subsystem to resources inside the DSP subsystem or C66x DSP CorePac memories, i.e. when the
DSP subsystem is the slave in a transaction.
The Extended Memory Controller (XMC) processes requests from the L2 Cache Controller (which
are a result of CPU instruction fetches, load/store commands, cache operations) to device resources
via the C66x DSP CorePac 128-bit master DMA (MDMA) port:
– Memory protection for addresses outside C66x DSP CorePac generated over device L3_MAIN on
the MDMA port
– Prefetch, multi-in-flight requests
A DSP local Interrupt Controller (INTC) in the DSP C66x CorePac, interfaces the system events to
the DSP C66x core CPU interrupt and exceptions inputs. Each DSP subsystem C66x CorePac
interrupt controller supports up to 128 system events of which 64 interrupts are external to DSP
subsystems, collected from the DSP1 /DSP2 dedicated outputs of the device Interrupt Crossbar.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Local Enhanced Direct Memory Access (EDMA) controller features:
– Channel controller (CC): 64-channel, 128 PaRAM, 2 Queues
– 2 x Third-party Transfer Controllers (TPTC0 and TPTC1):
• Each TC has a 128-bit read port and a 128-bit write port
• 2KiB FIFOs on each TPTC
– 1-dimensional/2-dimensional (1D/2D) addressing
– Chaining capability
DSP subsystem integrated MMUs:
– Two MMUs are integrated:
• The MMU0 is located between DSP MDMA master port and the device L3_MAIN interconnect
and can be optionally bypassed
• The MMU1 is located between the EDMA master port and the device L3_MAIN interconnect
A DSP local Power-Down Controller (PDC) is responsible to power-down various parts of the DSP
C66x CorePac, or the entire DSP C66x CorePac.
The DSP subsystem System Control logic provides:
– Slave idle and master standby protocols with device PRCM for powerdown
– OCP Disconnect handshake for init and target busses
– Asynchronous reset
– Power-down modes:
• "Clockstop" mode featuring wake-up on interrupt event. The DMA event wake-up is managed in
software.
The device DSP subsystems are supplied by a PRCM DPLL, but each DSP1/2 has integrated its
own PLL module outside the C66x CorePac for clock gating and division.
The device DSP subsystem has following port instances to connect to remaining part of the
device. See also:
– A 128-bit initiator (DSP MDMA master) port for MDMA/Cache requests
– A 128-bit initiator (DSP EDMA master) port for EDMA requests
– A 32-bit initiator (DSP CFG master) port for configuration requests
– A 128-bit target (DSP slave) port for requests to DSP memories and various peripherals
C66x DSP subsystem (DSPSS) safety aspects:
– Above mentioned memory ECC/ED mechanisms
– MMUs enable mapping of only the necessary application space to the processor
– Memory Protection Units internal to the DSPSS (in L1P, L1D and L2 memory controllers) and
external to DSPSS (firewalls) to help define legal accesses and raise exceptions on illegal
accesses
– Exceptions: Memory errors, various DSP errors, MMU errors and some system errors are detected
and cause exceptions. The exceptions could be handled by the DSP or by a designated safety
processor at the chip level. Note that it may not be possible for the safety processor to completely
handle some exceptions
Unsupported features on the C66x DSP core for the device are:
• The Extended Memory Controller MPAX (memory protection and address extension) 36-bit addressing
is NOT supported
Known DSP subsystem powermode restrictions for the device are:
• "Full logic / RAM retention" mode featuring wake-up on both interrupt or DMA event (logic in “always
on” domain). Only OFF mode is supported by DSP subsystem, requiring full boot.
For more information about C66x debug/trace support, see chapter On-Chip Debug Support of the Device
TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
381
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
6.5
www.ti.com
IVA
The IVA supports resolutions up to 1080 p/i with full performance of 60 fps (or 120 fields), achievable for
encode or decode only (not for simultaneous encode and decode).
ADVANCE INFORMATION
The IVA subsystem is composed of:
• A primary sequencer, including its memories and an imaging controller: ICONT1
• A video direct memory access (VDMA) processor, which can be used as a secondary sequencer:
ICONT2
• A VDMA engine: DMA_IVA
• An entropy codec: ECD3
• A motion compensation engine: MC3
• A transform and quantization calculation engine: CALC3
• A loop filter acceleration engine: ILF3
• A motion estimation acceleration engine: IME3
• An intraprediction estimation engine: IPE3
• Shared level 2 (L2) interface and memory
• Local interconnect (L4_IVA)
• A message interface for communication between SYNCBOXes
• Mailbox
• A debug module for trace event and software instrumentation: SMSET
For more information, see chapter IVA Subsystem of the Device TRM.
6.6
IPU
Each IPU subsystem contains two Arm® Cortex-M4 processors (IPUx_C0 and IPUx_C1) that share a
common level 1 (L1) cache (called unicache [IPUx_UNICACHE]). The two Cortex-M4 cores are
completely homogeneous to one another. Any task possible using one Cortex-M4 core is also possible
using the other Cortex-M4 core. It is software responsibility to distribute the various tasks between each
Cortex-M4 core for optimal performance.
The key features of the IPU subsystem are:
• Two Arm Cortex-M4 microprocessors (IPUx_C0 and IPUx_C1):
– Armv7-M and Thumb®-2 instruction set architecture (ISA)
– Armv6 SIMD and digital signal processor (DSP) extensions
– Single-cycle MAC
– Integrated nested vector interrupt controller (NVIC) (also called IPUx_Cx_INTC, where x = 0, 1)
– Integrated bus matrix
– Registers:
• Thirteen general-purpose 32-bit registers
• Link register (LR)
• Program counter (PC)
• Program status register, xPSR
• Two banked SP registers
– Integrated power management
– Extensive debug capabilities
• Unicache interface:
– Instruction and data interface
– Supports paralleled accesses
• Level 2 (L2) master interface (MIF) splitter for access to memory or configuration port
382
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
•
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Configuration port: Used for unicache maintenance and unicache memory management unit
(IPUx_UNICACHE_MMU) configuration
Unicache:
– 32 KiB divided into 16 banks
– 4-way
– Cache configuration lock/freeze/preload
– Internal MMU:
• 16-entry region-based address translation
• Read/write control and access type control
• Execute Never (XN) MMU protection policy
• Little-endian format
Subsystem counter timer module (IPUx_UNICACHE_SCTM, or just SCTM)
On-chip ROM (IPUx_ROM) and banked RAM (IPUx_RAM) memory
Emulation/debug: Emulation feature embedded in Cortex-M4
L2 MMU (IPUx_MMU): 32 entries with table walking logic
Wake-up generator (IPUx_WUGEN): Generates wake-up request from external interrupts
Power management:
– Local power-management control: Configurable through the IPUx_WUGEN registers.
– Three sleep modes supported, controlled by the local power-management module.
– IPUx is clock-gated in all sleep modes.
– IPUx_Cx_INTC interrupt interface stays awake.
For more information, see chapter Dual Cortex-M4 IPU Subsystem of the Device TRM.
6.7
VPE
VPE Features:
• Supports memory to memory operations only.
• VPE consist of a single memory to memory path which can perform the following operations:
– Read of raster or tiled YUV420 coplanar, YUV422 coplanar or YUV422 interleaved video
– Deinterlacing of the input video using a 4 field motion based algorithm
– Scaling of the input video up to 1080p (1920x1080) resolution
– Write of the resulting video in YUV420 coplanar (raster or tiled), YUV422 coplanar (raster or tiled),
YUV422 interleaved (raster or tiled), YUV444 single plane (raster only) or RGB888 (raster only)
– Deinterlacing up to two 1080i video sources.
– The single data path performs operations in the following order
• Chroma Upsampling from 420 to 422 (if needed)
• Deinterlacing of 422 video from interlaced to progressive (if needed)
• Scaling of 422 video after deinterlace
• Conversion of 422 video to 420, 444 or RGB (if needed)
– VC-1 Range Mapping and Range Reduction support on input video before Chroma Upsampling (if
needed)
• Chroma Upsampling Features
– 4 line Catmull-Rom based implementation
– Programmable coefficients for interlaced or progressive conversion. Separate coefficients can be
provided for top and bottom fields
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
383
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
ADVANCE INFORMATION
•
•
•
•
www.ti.com
Deinterlacer Features
– 8-bit, YCbCr 4:2:2
– Motion-adaptive deinterlacing (MDT)
• Motion detection is based on Luma only
• 4-field data is used
• Motion values adaptive to the frequency of luma texture
– Edge-Directed Interpolation (EDI)
• Edge detection using luma pixels in a 2x7 window
• Seven edge vectors: -1.5, -1, -0.5, 0, 0.5, 1, 1.5
• Edge-directed chroma interpolation
• Soft-switch between edge directed interpolation and vertical interpolation depending on the
confidence factor
– Film Mode Detection (FMD
• 3-2 pull down detection
• 2-2 pull down detection
• Hysteresis controls how fast FMD can enter/exit film mode (software function)
• Bad Edit Detection (BED)
– Progessive Inpu
• For Progressive Input, the module passes input to output. No internal processing is performed.
This is essentially a bypass mode
– Interlace Bypass
• For Interlace Input, the module can pass the inputs data directly to the outputs in a bypass
configuration. No internal processing is performed
Scaler Features
– Vertical and horizontal up/down scaling
• Polyphase filter upscaling
– Running average vertical down scaling for memory optimization
– Decimation and polyphase filtering for horizontal scaling
– Non-linear scaling for stretched/compressed left and right sides
– Input image trimmer for pan/scan support
– Pre-scaling peaking filter for enhanced sharpness
– Scale field as frame
– Interlacing of scaled output
– Full 1080p input and output support
– YCbCr422 input and output
– Minimum horizontal scaling ratio = 1/8x
– Maximum horizontal scaling ratio – limited by output line buffer (2014 pixels)
– Scaling filter Coefficient memory download
Chroma Downsampler Features
– Simple two-line averager capable of converting from YUV422 to YUV420 space
422 to 444 Features
– Catmull-Rom based filter
– 4 pixel, fixed coefficient
Color Space Converter Features
– Fully programmable 3x3 matrix multiplier with offset control
For more information, see chapter Video Processing Engine of the Device TRM.
6.8
GPU
384
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
The 3D graphics processing unit (GPU) accelerates 2-dimensional (2D) and 3-dimensional (3D) graphics
and compute applications. It is based on the POWERVR® SGX544-MP2 core from Imagination
Technologies. The SGX544-MP2 core is a multicore (dual-core) evolution of the POWERVR SGX544
GPU.
SGX is a new generation of programmable POWERVR graphics and video IP cores. The POWERVR
SGX is a scalable architecture which efficiently processes a number of differing multimedia data types
concurrently:
• Pixel Data
• Vertex Data
• General Purpose Processing
The dual core GPU splits geometry and pixel rendering among the cores to improve performance
proportional to the number of cores.
ADVANCE INFORMATION
GPU Features:
• API support for industry standards:
– OpenGL® - ES 1.1 and 2.0
• Multicore GPU architecture:
– 2 × SGX544 cores
– Shared system level cache of 128 KiB (64 KiB per SGX-544 core)
• Tile-based deferred rendering architecture:
– Reduces external bandwidth to SDRAM
• Universal Scalable Shader Engine ( USSE™):
– Multithreaded engine incorporating vertex and pixel shader functionality
– Automatic load balancing of vertex and pixel processing tasks
• Present and texture load accelerator (PTLA):
– Enables to move, rotate, twiddle, and scale texture surfaces
– Supports RGB, ARGB, YUV4:2:2, and YUV4:2:0 surface formats
– Supports bilinear upscale
– Supports source color key
• Fully virtualized memory addressing for operating system (OS) in a unified memory architecture:
– Memory management unit (MMU)
– Up to 4-GiB virtual address space
For more information, see chapter 3D Graphics Accelerator of the Device TRM.
6.9
PRU-ICSS
The device Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) consists
of dual 32-bit Load / Store RISC CPU cores - Programmable Real-Time Units (PRU0 and PRU1), shared,
data, and instruction memories, internal peripheral modules, and an interrupt controller (PRU-ICSS_INTC).
The programmable nature of the PRUs, along with their access to pins, events and all SoC resources,
provides flexibility in implementing fast real-time responses, specialized data handling operations,
customer peripheral interfaces, and in off-loading tasks from the other processor cores of the system-onchip (SoC).
The each PRU-ICSS includes the following main features:
• 21× Enhanced GPIs (EGPIs) and 21× Enhanced GPOs (EGPOs) with asynchronous capture and
serial support per each PRU CPU core
• One Ethernet MII_RT module (PRU-ICSS_MII_RT) with two MII ports and configurable connections to
PRUs
• 1 MDIO Port (PRU-ICSS_MII_MDIO)
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
385
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
•
•
•
www.ti.com
One Industrial Ethernet Peripheral (IEP) to manage/generate Industrial Ethernet functions
1 x 16550-compatible UART with a dedicated 192 MHz clock to support 12Mbps Profibus
1 Industrial Ethernet timer with 7/9 capture and 8 compare events
1 Enhanced Capture Module (ECAP)
1 Interrupt Controller (PRU-ICSS_INTC)
A flexible power management support
Integrated switched central resource with programmable priority
Parity control supported by all memories
For more information, see chapter Programmable Real-Time Unit Subsystem and Industrial
Communication Subsystem of the Device TRM.
ADVANCE INFORMATION
386
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
6.10 Memory Subsystem
6.10.1 EMIF
The EMIF module has the following capabilities:
• Supports JEDEC standard-compliant DDR3/DDR3L-SDRAM memory types
• 2-GiB SDRAM address range over one chip-select. This range is configurable through the dynamic
memory manager (DMM) module
• Supports SDRAM devices with one, two, four or eight internal banks
• Supports SDRAM devices with single or dual die packages
• Data bus widths:
– 128-bit L3_MAIN (system) interconnect data bus width
– 128-bit port for direct connection with MPU subsystem
– 32-bit SDRAM data bus width
– 16-bit SDRAM data bus width used in narrow mode
• Supported CAS latencies:
– DDR3: 5, 6, 7, 8, 9, 10 and 11
• Supports 256-, 512-, 1024-, and 2048-word page sizes
• Supported burst length: 8
• Supports sequential burst type
• SDRAM auto initialization from reset or configuration change
• Supports self refresh and power-down modes for low power
• Partial array self-refresh mode for low power.
• Output impedance (ZQ) calibration for DDR3
• Supports on-die termination (ODT) DDR3
• Supports prioritized refresh
• Programmable SDRAM refresh rate and backlog counter
• Programmable SDRAM timing parameters
• Write and read leveling/calibration and data eye training for DDR3
The EMIF module does not support:
• Burst chop for DDR3
• Interleave burst type
• Auto precharge because of better Bank Interleaving performance
• DLL disabling from EMIF side
• SDRAM devices with more than one die, or topologies which require more than one chip select on a
single EMIF channel
For more information, see section EMIF Controller in chapter Memory Subsystem of the Device TRM.
6.10.2 GPMC
The General-Purpose Memory Controller (GPMC) is an external memory controller of the device. Its data
access engine provides a flexible programming model for communication with all standard memories.
The GPMC supports the following various access types:
• Asynchronous read/write access
• Asynchronous read page access (4, 8, and 16 Word16)
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
387
ADVANCE INFORMATION
The EMIF module provides connectivity between DDR memory types and manages data bus read/write
accesses between external memory and device subsystems which have master access to the L3_MAIN
interconnect and DMA capability.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
•
www.ti.com
Synchronous read/write access
Synchronous read/write burst access without wrap capability (4, 8 and 16 Word16)
Synchronous read/write burst access with wrap capability (4, 8 and 16 Word16)
Address-data-multiplexed (AD) access
Address-address-data (AAD) multiplexed access
Little- and big-endian access
The GPMC can communicate with a wide range of external devices:
• External asynchronous or synchronous 8-bit wide memory or device (non burst device)
• External asynchronous or synchronous 16-bit wide memory or device
• External 16-bit non-multiplexed NOR flash device
• External 16-bit address and data multiplexed NOR Flash device
• External 8-bit and 16-bit NAND flash device
• External 16-bit pseudo-SRAM (pSRAM) device
ADVANCE INFORMATION
The main features of the GPMC are:
• 8- or 16-bit-wide data path to external memory device
• Supports up to eight CS regions of programmable size and programmable base addresses in a total
address space of 1 GiB
• Supports transactions controlled by a firewall
• On-the-fly error code detection using the Bose-ChaudhurI-Hocquenghem (BCH) (t = 4, 8, or 16) or
Hamming code to improve the reliability of NAND with a minimum effect on software (NAND flash with
512-byte page size or greater)
• Fully pipelined operation for optimal memory bandwidth use
• The clock to the external memory is provided from GPMC functional clock divided by 1, 2, 3, or 4
• Supports programmable autoclock gating when no access is detected
• Independent and programmable control signal timing parameters for setup and hold time on a per-chip
basis. Parameters are set according to the memory device timing parameters, with a timing granularity
of one GPMC functional clock cycle.
• Flexible internal access time control (WAIT state) and flexible handshake mode using external WAIT
pin monitoring
• Support bus keeping
• Support bus turnaround
• Prefetch and write posting engine associated with to achieve full performance from the NAND device
with minimum effect on NOR/SRAM concurrent access
For more information, see section General-Purpose Memory Controller in chapter Memory Subsystem of
the Device TRM.
6.10.3 ELM
In the case of NAND modules with no internal correction capability, sometimes referred to as bare NAND,
the correction process can be delegated to the error location module (ELM) used in conjunction with the
GPMC.
The ELM supports the following features:
• 4, 8, and 16 bits per 512-byte block error location based on BCH algorithm
• Eight simultaneous processing contexts
• Page-based and continuous modes
388
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Interrupt generation when error location process completes:
– When the full page has been processed in page mode
– For each syndrome polynomial (checksum-like information) in continuous mode
For more information, see section Error Location Module in chapter Memory Subsystem of the Device
TRM.
6.10.4 OCMC
The OCM Controller supports the following features:
• L3_MAIN data interface:
– Used for maximum throughput performance
– 128-bit data bus width
– Burst supported
• L4 interface (OCMC_RAM only):
– Used for access to configuration registers
– 32-bit data bus width
– Only single accesses supported
– The L4 associated OCMC clock is two times lower than the L3 associated OCMC clock
• Error correction and detection:
– Single error correction and dual error detection
– 9-bit Hamming error correction code (ECC) calculated on 128-bit data word which is concatenated
with memory address bits
– Hamming distance of 4
– Enable/Disable mode control through a dedicated register
– Single bit error correction on a read transaction
– Exclusion of repeated addresses from correctable error address trace history
– ECC valid for all write transactions to an enabled region
– Sub-128-bit writes supported via read modify write
• ECC Error Status Reporting:
– Trace history buffer (FIFO) with depth of 4 for corrected error address
– Trace history buffer with depth of 4 for non correctable error address and also including double
error detection
– Interrupt generation for correctable and uncorrectable detected errors
• ECC Diagnostics Configuration:
– Counters for single error correction (SEC), double error detection (DED) and address error events
(AEE)
– Programmable threshold registers for exeptions associated with SEC, DED and AEE counters
– Register control for enabling and disabling of diagnostics
– Configuration registers and ECC status accessible through L4 interconnect
• Circular buffer for sliced based VIP frame transfers:
– Up to 12 programmable circular buffers mapped with unique virtual frame addresses
– On the fly (with no additional latency) address translation from virtual to OCMC circular buffer
memory space
– Virtual frame size up to 8 MiB and circular buffer size up to 1 MiB
– Error handling and reporting of illegal CBUF addressing
– Underflow and Overflow status reporting and error handling
– Last access read/write address history
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
389
ADVANCE INFORMATION
There is one on-chip memory controller (OCMC) in the device.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
www.ti.com
Two Interrupt outputs configured independently to service either ECC or CBUF interrupt events
The OCM controller does not have a memory protection logic and does not support endianism conversion.
For more information, see section On-Chip Memory (OCM) Subsystem in chapter Memory Subsystem of
the Device TRM.
6.11 Interprocessor Communication
6.11.1 Mailbox
Communication between the on-chip processors of the device uses a queued mailbox-interrupt
mechanism.
The queued mailbox-interrupt mechanism allows the software to establish a communication channel
between two processors through a set of registers and associated interrupt signals by sending and
receiving messages (mailboxes).
ADVANCE INFORMATION
The device implements the following mailbox types:
• System mailbox:
– Number of instances: 13
– Used for communication between: MPU, DSP1, IPU1, and IPU2 subsystems
– Reference name: MAILBOX(1..13)
• IVA mailbox:
– Number of instances: 1
– Used for communication between: IVA local user (ICONT1, or ICONT2) and three external users
(selected among MPU, DSP1, IPU1, and IPU2 subsystems)
– Reference name: IVA_MBOX
Each mailbox module supports the following features:
• Parameters configurable at design time
– Number of users
– Number of mailbox message queues
– Number of messages (FIFO depth) for each message queue
• 32-bit message width
• Message reception and queue-not-full notification using interrupts
• Support of 16-/32-bit addressing scheme
• Power management support
For more information, see chapter Mailbox of the Device TRM.
6.11.2 Spinlock
The Spinlock module provides hardware assistance for synchronizing the processes running on multiple
processors in the device:
• Dual Cortex®-A15 microprocessor unit (MPU) subsystem
• Digital signal processor (DSP) subsystems – DSP1 and DSP2
• Dual Cortex-M4 image processing unit (IPU) subsystems – IPU1 and IPU2
The Spinlock module implements 256 spinlocks (or hardware semaphores), which provide an efficient
way to perform a lock operation of a device resource using a single read-access, avoiding the need of
a readmodify- write bus transfer that the programmable cores are not capable of.
For more information, see chapter Spinlock of the Device TRM.
6.12 Interrupt Controller
390
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
The device has a large number of interrupts to service the needs of its many peripherals and subsystems.
The MPU, DSP (×2), IPU (×2), and PRU-ICSS (×2) subsystems are capable of servicing these interrupts
via their integrated interrupt controllers. In addition, each processor's interrupt controller is preceded by an
Interrupt Controller Crossbar (IRQ_CROSSBAR) that provides flexibility in mapping the device interrupts
to processor interrupt inputs. For more information about IRQ crossbar, see chapter Control Module of the
Device TRM.
The MPU_INTC module (also called Generalized Interrupt Controller [GIC]) is a single functional unit that
is integrated in the Arm® Cortex-A15 multiprocessor core (MPCore) alongside Cortex-A15 processors. It
provides:
• 160 hardware interrupt inputs
• Generation of interrupts by software
• Prioritization of interrupts
• Masking of any interrupts
• Distribution of the interrupts to the target Cortex-A15 processor(s)
• Tracking the status of interrupts
Each Cortex-A15 processor supports three main groups of interrupt sources, with each interrupt source
having a unique ID:
• Software Generated Interrupts (SGIs): SGIs are generated by writing to the Cortex-A15 Software
Generated Interrupt Register (GICD_SGIR). A maximum of 16 SGIs (ID0–ID15) can be generated for
each CPU interface. An SGI has edge-triggered properties. The software triggering of the interrupt is
equivalent to the edge transition of the interrupt signal on a peripheral input.
• Private Peripheral Interrupts (PPIs): A PPI is an interrupt generated by a peripheral that is specific to a
single processor. Although interrupts ID16–ID31 are dedicated to PPIs in general, only seven PPIs are
actually used for each CPU interface (ID25–ID31). Interrupts ID16–ID24 are reserved (not used).
• Shared Peripheral Interrupts (SPIs): SPIs are triggered by events generated on associated interrupt
input lines. In this device, the GIC is configured to support 160 SPIs corresponding to its external
IRQS[159:0] signals.
For detailed information about this module and description of SGIs and PPIs, see the Arm Cortex-A15 MP
Core Technical Reference Manual (available at infocenter.arm.com/help/index.jsp).
C66x DSP Subsystem Interrupt Controller (DSPx_INTC, where x = 1, 2)
There are two Digital Signal Processing (DSP) subsystems in the device - DSP1, and DSP2. Each DSP
subsystem integrates an interrupt controller - DSPx_INTC, which interfaces the system events to the C66x
core interrupt and exceptions inputs. It combines up to 128 interrupts into 12 prioritized interrupts
presented to the C66x CPU.
For detailed information about this module, see chapter DSP Subsystems of the Device TRM.
Dual Cortex-M4 IPU Subsystem Interrupt Controller (IPUx_Cx_INTC, where x = 1, 2)
There are two Image Processing Unit (IPU) subsystems in the device - IPU1, and IPU2. Each IPU
subsystem integrates two Arm Cortex-M4 cores.
A Nested Vectored Interrupt Controller (NVIC) is integrated within each Cortex-M4. The interrupt mapping
is the same (per IPU) for the two cores to facilitate parallel processing. The NVIC supports:
• 64 external interrupts (in addition to 16 Cortex-M4 internal interrupts), which are dynamically prioritized
with 16 levels of priority defined for each core
• Low-latency exception and interrupt handling
• Prioritization and handling of exceptions
• Control of the local power management
• Debug accesses to the processor core
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
391
ADVANCE INFORMATION
Dual Cortex®-A15 MPU Subsystem Interrupt Controller (MPU_INTC)
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
For detailed information about this module, refer to Arm Cortex-M4 Technical Reference Manual (available
at infocenter.arm.com/help/index.jsp).
6.13 EDMA
The primary purpose of the Enhanced Direct Memory Access (EDMA) controller is to service userprogrammed data transfers between two memory-mapped slave endpoints on the device.
Typical usage of the EDMA controller includes:
• Servicing software-driven paging transfers (for example, data movement between external memory
[such as SDRAM] and internal memory [such as DSP L2 SRAM])
• Servicing event-driven peripherals, such as a serial port
• Performing sorting or sub-frame extraction of various data structures
• Offloading data transfers from the main device CPUs, such as the C66x DSP CorePac or the Arm
CorePac
ADVANCE INFORMATION
The EDMA controller consists of two major principle blocks:
• EDMA Channel Controller
• EDMA Transfer Controller(s)
The EDMA Channel Controller (EDMACC) serves as the user interface for the EDMA controller. The
EDMACC includes parameter RAM (PaRAM), channel control registers, and interrupt control registers.
The EDMACC serves to prioritize incoming software requests or events from peripherals and submits
transfer requests (TR) to the EDMA transfer controller.
The EDMA Transfer Controller (EDMATC) is responsible for data movement. The transfer request packets
(TRP) submitted by the EDMACC contain the transfer context, based on which the transfer controller
issues read/write commands to the source and destination addresses programmed for a given transfer.
There are two EDMA controllers present on this device:
• EDMA_0, integrating:
– 1 Channel Controller, referenced as: EDMACC_0
– 2 Transfer Controllers, referenced as: EDMACC_0_TC_0 (or EDMATC_0) and EDMACC_0_TC_1
(or EDMATC_1)
• EDMA_1, integrating:
– 1 Channel Controller, referenced as: EDMACC_1
– 2 Transfer Controllers, referenced as: EDMACC_1_TC_0 (or EDMATC_2) and EDMACC_1_TC_1
(or EDMATC_3)
The two EDMA channel controllers (EDMACC_0 and EDMACC_1) are functionally identical. For
simplification, the unified name EDMACC shall be regularly used throughout this chapter when referring to
EDMA Channel Controllers functionality and features.
The four EDMA transfer controllers (EDMACC_0_TC_0, EDMACC_0_TC_1, EDMACC_1_TC_0 and
EDMACC_1_TC_1) are functionally identical. For simplification, the unified name EDMATC shall be
regularly used throughout this chapter when referring to EDMA Transfer Controllers functionality and
features.
Each EDMACC has the following features:
• Fully orthogonal transfer description
– 3 transfer dimensions:
• Array (multiple bytes)
• Frame (multiple arrays)
• Block (multiple frames)
– Single event can trigger transfer of array, frame, or entire block
– Independent indexes on source and destination
392
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
•
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Flexible transfer definition
– Increment or constant addressing modes
– Linking mechanism allows automatic PaRAM set update
– Chaining allows multiple transfers to execute with one event
64 DMA channels
– Channels triggered by either:
• Event synchronization
• Manual synchronization (CPU write to event set register)
• Chain synchronization (completion of one transfer triggers another transfer)
– Support for programmable DMA Channel to PaRAM mapping
8 Quick DMA (QDMA) channels
– QDMA channels are triggered automatically upon writing to PaRAM set entry
– Support for programmable QDMA channel to PaRAM mapping
512 PaRAM sets
– Each PaRAM set can be used for a DMA channel, QDMA channel, or link set
2 transfer controllers/event queues
– 16 event entries per event queue
Interrupt generation based on:
– Transfer completion
– Error conditions
Debug visibility
– Queue water marking/threshold
– Error and status recording to facilitate debug
Memory protection support
– Proxied memory protection for TR submission
– Active memory protection for accesses to PaRAM and registers
Each EDMATC has the following features:
• Supports 2-dimensional (2D) transfers with independent indexes on source and destination (EDMACC
manages the 3rd dimension)
• Up to 4 in-flight transfer requests (TR)
• Programmable priority levels
• Support for increment or constant addressing mode transfers
• Interrupt and error support
• Supports only little-endian operation in this device
• Memory mapped register (MMR) bit fields are fixed position in 32-bit MMR
For more information, see section Enhanced DMA in chapter DMA Controllers of the Device TRM.
6.14 Peripherals
6.14.1 VIP
The VIP module provides video capture functions for the device. VIP incorporates a multi-channel raw
video parser, various video processing blocks, and a flexible Video Port Direct Memory Access (VPDMA)
engine to store incoming video in various formats. The device uses three instantiations of the VIP module
giving the ability of capturing up to six video streams.
A VIP module includes the following main features:
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
393
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
•
•
ADVANCE INFORMATION
•
•
•
394
www.ti.com
Two independently configurable external video input capture slices (Slice 0 and Slice 1) each of which
has two video input ports, Port A and Port B, where Port A can be configured as a 24/16/8-bit port, and
Port B is a fixed 8-bit port.
Each video Port A can be operated as a port with clock independent input channels (with interleaved or
separated Y/C data input). Embedded sync and external sync modes are supported for all input
configurations.
Support for a single external asynchronous pixel clock, up to 165 MHz per port.
Pixel Clock Input Domain Port A supports up to one 24-bit input data bus, including BT.1120 style
embedded sync for 16-bit and 24-bit data.
Embedded Sync data interface mode supports single or multiplexed sources
Discrete Sync data interface mode supports only single source input
24-bit data input plus discrete syncs can be configured to include:
– 8-bit YUV422 (Y and U/V time interleaved)
– 16-bit YUV422 (CbY and CrY time interleaved)
– 24-bit YUV444
– 16-bit RGB565
– 24-bit RGB888
– 12/16-bit RAW Capture
– 24-bit RAW capture
Discrete sync modes include:
– VSYNC + HSYNC (FID determined by FID signal pin or HSYNC/VSYNC skew)
– VSYNC + ACTVID + FID
– VBLANK + ACTVID (ACTVID toggles in VBLANK) + FID
– VBLANK + ACTVID (no ACTVID toggles in VBLANK) + FID
VBLANK + ACTVID (no ACTVID toggles in VBLANK) + FID
– Embedded syncs only
– Pixel (2x or 4x) or Line multiplexed modes supported
– Performs demultiplexing and basic error checking
– Supports maximum of 9 channels in Line Mux (8 normal + 1 split line)
Ancillary data capture support
– For 16-bit or 24-bit input, ancillary data may be extracted from any single channel
– For 8-bit time interleaved input, ancillary data can be chosen from the Luma channel, the Chroma
channel, or both channels
– Horizontal blanking interval data capture only supported when using discrete syncs (VSYNC +
HSYNC or VSYNC + HBLANK)
– Ancillary data extraction supported on multichannel capture as well as single source streams
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Format conversion and scaling
– Programmable color space conversion
– YUV422 to YUV444 conversion
– YUV444 to YUV422 conversion
– YUV422 to YUV420 conversion
– YUV444 Source: YUV444 to YUV444, YUV444 to RGB888, YUV444 to YUV422, YUV444 to
YUV420
– RGB888 Source: RGB888 to RGB888, RGB888 to YUV444, RGB888 to YUV422, RGB888 to
YUV420
– YUV422 Source: YUV422 to YUV422, YUV422 to YUV420, YUV422 to YUV444, YUV422 to
RGB888
– Supports RAW to RAW (no processing)
– Scaling and format conversions do not work for multiplexed input
Supports up to 2047 pixels wide input - when scaling is engaged
Supports up to 3840 pixels wide input - when only chroma up/down sampling is engaged, without
scaling
Supports up to 4095 pixels wide input - without scaling and chroma up/down sampling
The maximum supported input resolution is further limited by:
– Pixel clock and feature-dependent constraints
– For RGB24-bit format (RAW data), the maximum frame width is limited to 2730 pixels
A VPDMA module includes the following main features:
• VPDMA output buffer size restriction feature, which ensures that writes do not exceed allocated
memory buffer size
• Support for Tiled (2D) and raster addressing without bandwidth penalty
• Dual clients per channel allows for capture of scaled and nonscaled versions of the data stream
(nonmultiplexed mode only)
• Start on new frame capability
• Interrupt every X number of frames
• Interrupt every X lines (synced to frame start)
For more information, see chapter Video Input Port of the Device TRM.
6.14.2 DSS
Display Port Interfaces (DPI) is available in DSS named DPI Video Output (VOUT).
VOUT interface consists of:
• 24-bit data bus (data[23:0])
• Horizontal synchronization signal (HSYNC)
• Vertical synchronization signal (VSYNC)
• Data enable (DE)
• Field ID (FID)
• Pixel clock (CLK)
For more information, see section Display Subsystem of the Device TRM.
6.14.3 Timers
The device has 16 general-purpose (GP) timers (TIMER1 - TIMER16), two watchdog timers, and a 32-kHz
synchronized timer (COUNTER_32K) that have the following features:
• Dedicated input trigger for capture mode and dedicated output trigger/pulse width modulation (PWM)
signal
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
395
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
www.ti.com
Interrupts generated on overflow, compare, and capture
Free-running 32-bit upward counter
Supported modes:
– Compare and capture modes
– Auto-reload mode
– Start-stop mode
On-the-fly read/write register (while counting)
The device has two system watchdog timer (WD_TIMER1 and WD_TIMER2) that have the following
features:
• Free-running 32-bit upward counter
• On-the-fly read/write register (while counting)
• Reset upon occurrence of a timer overflow condition
The device includes one instance of the 32-bit watchdog timer: WD_TIMER2, also called the MPU
watchdog timer.
ADVANCE INFORMATION
The watchdog timer is used to provide a recovery mechanism for the device in the event of a fault
condition, such as a non-exiting code loop.
For more information, see section General-Purpose Timers in chapter Timers of the Device TRM.
6.14.4 I2C
The device contains five multimaster high-speed (HS) inter-integrated circuit (I2C) controllers (I2Ci
modules, where i = 1, 2, 3, 4, 5) each of which provides an interface between a local host (LH), such as a
digital signal processor (DSP), and any I2C-bus-compatible device that connects through the I2C serial
bus. External components attached to the I2C bus can serially transmit and receive up to 8 bits of data to
and from the LH device through the 2-wire I2C interface.
Each multimaster HS I2C controller can be configured to act like a slave or master I2C-compatible device.
I2C1 and I2C2 controllers have dedicated I2C compliant open drain buffers, and support Fast mode (up to
400Kbps). I2C3, I2C4 and I2C5 controllers are multiplexed with standard LVCMOS IO and connected to
emulate open drain. I2C emulation is achieved by configuring the LVCMOS buffers to output Hi-Z instead
of driving high when transmitting logic 1. These controllers support HS mode (up to 3.4Mbps).
For more information, see section Multimaster High-Speed I2C Controller (I2C) in chapter Serial
Communication Interfaces of the Device TRM.
6.14.5 HDQ1W
The HDQ1W module implements the hardware protocol of the master functions of the TI/Benchmarq HDQ
and the Dallas Semiconductor 1-Wire® protocols. These protocols use a single wire for communication
between the master (HDQ1W controller) and the slaves (HDQ/1-Wire external compliant devices).
The HDQ1W has a generic L4 interface and is intended to be used in an interrupt-driven fashion. The 1pin interface is implemented as an open-drain output at the device level.
The main features supported by the HDQ1W are the following:
• Benchmarq HDQ protocol
• Dallas Semiconductor 1-Wire protocol
• Power-down mode
The HDQ1W provides a communication rate of 5 Kbps over an address space of 128 bytes.
A typical application of the HDQ1W is the communication with battery monitor (gas gauge) integrated
circuits.
396
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
For more information, see section HDQ/1-Wire in chapter Serial Communication Interfaces of the Device
TRM.
6.14.6 UART
The UART is a simple L4 slave peripheral that utilizes the DMA_SYSTEM or EDMA for data transfer or
IRQ polling via CPU. There are 10 UART modules in the device. Only one UART supports IrDA features.
Each UART can be used for configuration and data exchange with a number of external peripheral
devices or interprocessor communication between devices.
6.14.6.1 UART Features
Oversampling is programmed by software as 16 or 13. Thus, the baud rate computation is one of two
options:
• Baud rate = (functional clock / 16) / N
• Baud rate = (functional clock / 13) / N
• This software programming mode enables higher baud rates with the same error amount without
changing the clock source
• Break character detection and generation
• Configurable data format:
– Data bit: 5, 6, 7, or 8 bits
– Parity bit: Even, odd, none
– Stop-bit: 1, 1.5, 2 bit(s)
• Flow control: Hardware (RTS/CTS) or software (XON/XOFF)
• The 48 MHz functional clock option allows baud rates up to 3.6 Mbps
• The 192 MHz functional clock option allows baud rates up to 12 Mbps
• UART1 module has extended modem control signals (DCD, RI, DTR, DSR)
• UART3 supports IrDA
6.14.6.2 IrDA Features
UART3 supports the following IrDA key features:
• Support of IrDA 1.4 slow infrared (SIR), medium infrared (MIR), and fast infrared (FIR)
communications:
– Frame formatting: Addition of variable beginning-of-frame (xBOF) characters and end-of-frame
(EOF) characters
– Uplink/downlink cyclic redundancy check (CRC) generation/detection
– Asynchronous transparency (automatic insertion of break character)
– Eight-entry status FIFO (with selectable trigger levels) to monitor frame length and frame errors
– Framing error, CRC error, illegal symbol (FIR), and abort pattern (SIR, MIR) detection
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
397
ADVANCE INFORMATION
The UARTi (where i = 1 to 10) include the following features:
• 16C750 compatibility
• 64-byte FIFO buffer for receiver and 64-byte FIFO for transmitter
• Programmable interrupt trigger levels for FIFOs
• Baud generation based on programmable divisors N (where N = 1…16,384) operating from a fixed
functional clock of 48 MHz or 192 MHz
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
6.14.6.3 CIR Features
The CIR mode uses a variable pulse-width modulation (PWM) technique (based on multiples of a
programmable t period) to encompass the various formats of infrared encoding for remote-control
applications. The CIR logic transmits data packets based on a user-definable frame structure and packet
content.
The CIR (UART3 only) includes the following features to provide CIR support for remote-control
applications:
• Transmit mode only (receive mode is not supported)
• Free data format (supports any remote-control private standards)
• Selectable bit rate
• Configurable carrier frequency
• 1/2, 5/12, 1/3, or 1/4 carrier duty cycle
For more information, see section UART/IrDA/CIR in chapter Serial Communication Interfaces of the
Device TRM.
6.14.7 McSPI
ADVANCE INFORMATION
The McSPI is a master/slave synchronous serial bus. There are four separate McSPI modules (McSPI1,
McSPI2, McSPI3, and McSPI4) in the device. All these four modules support up to four external devices
(four chip selects) and are able to work as both master and slave.
The McSPI modules include the following main features:
• Serial clock with programmable frequency, polarity, and phase for each channel
• Wide selection of McSPI word lengths, ranging from 4 to 32 bits
• Up to four master channels, or single channel in slave mode
• Master multichannel mode:
– Full duplex/half duplex
– Transmit-only/receive-only/transmit-and-receive modes
– Flexible input/output (I/O) port controls per channel
– Programmable clock granularity
– McSPI configuration per channel. This means, clock definition, polarity enabling and word width
• Single interrupt line for multiple interrupt source events
• Power management through wake-up capabilities
• Enable the addition of a programmable start-bit for McSPI transfer per channel (start-bit mode)
• Supports start-bit write command
• Supports start-bit pause and break sequence
• Programmable timing control between chip select and external clock generation
• Built-in FIFO available for a single channel
For more information, see section Multichannel Serial Peripheral Interface in chapter Serial
Communication Interfaces of the Device TRM.
6.14.8 QSPI
The quad serial peripheral interface ( QSPI™) module is a kind of SPI module that allows single, dual, or
quad read access to external SPI devices. This module has a memory mapped register interface, which
provides a direct interface for accessing data from external SPI devices and thus simplifying software
requirements. The QSPI works as a master only.
The QSPI supports the following features:
398
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
General SPI features:
– Programmable clock divider
– Six pin interface
– Programmable length (from 1 to 128 bits) of the words transferred
– Programmable number (from 1 to 4096) of the words transferred
– 4 external chip-select signals
– Support for 3-, 4-, or 6-pin SPI interface
– Optional interrupt generation on word or frame (number of words) completion
– Programmable delay between chip select activation and output data from 0 to 3 QSPI clock cycles
– Programmable signal polarities
– Programmable active clock edge
– Software-controllable interface allowing for any type of SPI transfer
– Control through L3_MAIN configuration port
Serial flash interface (SFI) features:
– Serial flash read/write interface
– Additional registers for defining read and write commands to the external serial flash device
– 1 to 4 address bytes
– Fast read support, where fast read requires dummy bytes after address bytes; 0 to 3 dummy bytes
can be configured.
– Dual read support
– Quad read support
– Little-endian support only
– Linear increment addressing mode only
The QSPI supports only dual and quad reads. Dual or quad writes are not supported. In addition, there is
no "pass through" mode supported where the data present on the QSPI input is sent to its output.
For more information, see section Quad Serial Peripheral Interface in chapter Serial Communication
Interfaces of the Device TRM.
6.14.9 McASP
The McASP functions as a general-purpose audio serial port optimized to the requirements of various
audio applications. The McASP module can operate in both transmit and receive modes. The McASP is
useful for time-division multiplexed (TDM) stream, Inter-IC Sound (I2S) protocols reception and
transmission as well as for an intercomponent digital audio interface transmission (DIT). The McASP has
the flexibility to gluelessly connect to a Sony/Philips digital interface (S/PDIF) transmit physical layer
component.
Although intercomponent digital audio interface reception (DIR) mode (i.e. S/PDIF stream receiving) is not
natively supported by the McASP module, a specific TDM mode implementation for the McASP receivers
allows an easy connection to external DIR components (for example, S/PDIF to I2S format converters).
The device have integrated 8 McASP modules (McASP1-McASP8) with:
• McASP1 and McASP2 supporting 16 channels with independent TX/RX clock/sync domain
• McASP3 through McASP8 modules supporting 4 channels with independent TX/RX clock/sync domain
For more information, see section Multichannel Audio Serial Port in chapter Serial Communication
Interfaces of the Device TRM.
6.14.10 USB
SuperSpeed USB DRD Subsystem has three instances in the device providing the following functions:
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
399
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
www.ti.com
USB1: SuperSpeed (SS) USB 3.0 Dual-Role-Device (DRD) subsystem with integrated SS (USB3.0)
PHY and HS/FS (USB2.0) PHY
USB2: High-Speed (HS) USB 2.0 Dual-Role-Device (DRD) subsystem with integrated HS/FS PHY
ADVANCE INFORMATION
SuperSpeed USB DRD Subsystem has the following features:
• Dual-role-device (DRD) capability:
– Supports USB Peripheral (or Device) mode at speeds SS (5 Gbps) (USB1 only), HS (480 Mbps),
and FS (12 Mbps)
– Supports USB Host mode at speeds SS (5 Gbps) (USB1 only), HS (480 Mbps), FS (12 Mbps), and
LS (1.5 Mbps)
– USB static peripheral operation
– USB static host operation
– Flexible stream allocation
– Stream priority
– External Buffer Control
• Each instance contains single xHCI controller with the following features:
– Internal DMA controller
– Descriptor caching and data prefetching
– Interrupt moderation and blocking
– Power management USB3.0 states for U0, U1, U2, and U3
– Dynamic FIFO memory allocation for all endpoints
– Supports all modes of transfers (control, bulk, interrupt, and isochronous)
– Supports high bandwidth ISO mode
• Connects to an external charge pump for VBUS 5 V generation
• USB-HS PHY (USB2PHY1 and USB2PHY2 for USB1 and USB2, respectively): contain the USB
functions, drivers, receivers, and pads for correct D+/D– signalling
For more information, see section SuperSpeed USB DRD in chapter Serial Communication Interfaces of
the Device TRM.
6.14.11 SATA
The SATA host controller handles data interactions between a local host system memory and a SATA
mass storage device with minimal local host (LH) intervention.
In contrast to the parallel 16-bit - ATA (PATA) interface, the SATA interface takes advantage of serial data
transmission/reception over a differential pair of conductors. SATA uses the command set from the
ATA/ATAPI-6 standard augmented with native command queuing (NCQ) commands optimized for the
serialized interface.
The device has one embedded SATA host bus adapter (HBA) controller with a single port.
For more information, see section SATA Controller in chapter Serial Communication Interface of the
Device TRM.
6.14.12 PCIe
The Peripheral Component Interconnect Express (PCIe) module is a multi-lane I/O interconnect that
provides low pin-count, high reliability, and high-speed data transfer at rates of up to 5.0 Gbps per lane,
per direction, for serial links on backplanes and printed wiring boards. It is a 3-rd Generation I/O
Interconnect technology succeeding PCI and ISA bus that is designed to be used as a general-purpose
serial I/O interconnect. It is also used as a bridge to other interconnects like USB2/3.0, GbE MAC, and so
forth.
400
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
The PCI Express standard predecessor - PCI, is a parallel bus architecture that is increasingly difficult to
scale-up in bandwidth, which is usually performed by increasing the number of data signal lines. The PCIe
architecture was developed to help minimize I/O bus bottlenecks within systems and to provide the
necessary bandwidth for high-speed, chip-to-chip, and board-to-board communications within a system. It
is designed to replace the PCI-based shared, parallel bus signaling technology that is approaching its
practical performance limits while simplifying the interface design.
When the PCIe_SS1 controller PIPE port is configured to operate in a single-lane mode, it operates on a
single pair of PCIe PHY serializer and deserializer - PCIe1_PHY_TX/PCIe1_PHY_RX. When PCIe_SS1
PIPE is configured to operate in dual-lane mode, it operates on two pairs of PCIe PHY serializer and
deserializer - PCIe1_PHY_TX/PCIe1_PHY_RX and PCIe2_PHY_TX/PCIe2_PHY_RX, respectively. The
single-lane PCIe_SS2 controller PIPE port (if enabled) can operate only on the
PCIe2_PHY_TX/PCIe2_PHY_RX pair. Hereby, if PCIe_SS2 controller is used, the PCIe_SS1 can operate
only in a single-lane mode on the PCIe1_PHY_TX/PCIe1_PHY_RX. In addition, PCIe PHY subsystem
encompasses a PCIe PCS (physical coding sublayer), a PCIe power management logic, APLL, a DPLL
reference clock generator and an APLL clock low-jitter buffer.
• The PCIe Controller implements the transport and link layers of the PCIe interface protocol.
• PCIe PCS (a physical coding sublayer component) converts a 8-bit portion of parallel data over a PCIe
lane to a 10-bit parallel data to adapt the process of serialization and deserialization in the TX/RX
PHYs to various requirements. At the same time it transforms the transmission rate to maintain the
PCIe Gen2 bandwidth (5 Gbps) on both sides (PCIe controller and PHY).
• A multiplexer logic which adds flexibility to connect a PCIe controller hardware mapped PCS logic
output to a single (for the single-lane PCIe_SS2 controller) or to a couple (for the 2-lane PCIe_SS1
controller) of PHY ports at a time
• Physical layer (PHY) serializer/deserializer components with associated power control logic, building
the so called PMA (physical media attachment) part of the PCIe_PHY transceiver, as follows:
– PCIe physical port 0 associated serializer (TX) - PCIe1_PHY_TX and deserializer (RX) PCIe1_PHY_RX
– PCIe physical port 1 associated serializer (TX) - PCIe2_PHY_TX and deserializer (RX) PCIe2_PHY_RX
• DPLL_PCIe_REF is a DPLL clock source, controlled from the device PRCM, that provides a 100-MHz
clock to the PCIe PHY serializer/deserializer components reference clock inputs.
• Both the PCIe_SS1 and PCIe_SS2 share the same APLL (APLLPCIe) which by default multiplies the
DPLL_PCIe_REF (typically 100 MHz or 20 MHz) clock to 2.5 GHz.
• The APLLPCIe low-jitter buffer (ACSPCIE) and additional logic takes care to provide the PCIe APLL
reference input clock.
PCIe module supports the following features:
• PCI Local Bus Specification revision 3.0
• PCI Express Base 3.0 Specification, revision 1.0.
At system level the device supports PCI express interface in the following configurations:
• Each PCIe subsystem controller has support for PCIe Gen2 mode (5.0 Gbps per lane) and Gen1 mode
(2.5 Gbps per lane).
• One PCIe (PCIe_SS1) operates as Gen2 2-lanes supporting in either root-complex (RC) or end-point
EP.
• Two PCIe (PCIe_SS1 and PCIe_SS2) operates Gen2 1-lane supporting either RC or EP with the
possibility of one operating in Gen1 and one in Gen2.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
401
ADVANCE INFORMATION
The device instantiates two PCIe subsystems (PCIe_SS1 and PCIe_SS2). The PCIe controller is capable
to operate either in Root Complex (RC) or in End Point (EP) PCIe mode. The device PCIe_SS1 controller
supports up to two 16-bit data lanes on its PIPE port. The device PCIe_SS2 controller supports only one
16-bit data lane on its PIPE port.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
www.ti.com
PCIe_SS1 can be configured to operate in either 2-Lane (dual lane) or 1-Lane (single lane) mode, as
follows:
– Single Lane - lane 0 mapped to the PCIe port 0 of the device
– Flexible dual lane configuration - lanes 0 and 1 can be swapped on the two PCIe ports
PCIe_SS2 can only operate in 1-Lane mode, as follows:
– Single Lane - lane 0 mapped to the device PCIe port 1
When PCie_SS1 is configured to operate in dual-lane mode, PCIe_SS2 is in-operable as both
PCIe1_PHY_RX/TX and PCIe2_PHY_RX/TX are assigned to PCIe_SS1, and thereby NOT available to
PCIe_SS2.
ADVANCE INFORMATION
The main features of a device PCIe controller are:
• 16-bit operation at 250 MHz on PIPE interface (per 16-bit lane)
• One master port on the L3_MAIN supporting 32-bit address and 64-bit data bus.
• PCIe_SS1 master port dedicated MMU (device MMU2) on L3_MAIN path, to which PCIe traffic can be
optionally mapped.
• One slave port on the L3_MAIN supporting 29-bit address and 64-bit data bus.
• Maximum outbound payload size of 64 Bytes (the L3 Interconnect PCIe1/2 target ports split bursts of
size >64 Bytes to the into multiple 64 Byte bursts)
• Maximum inbound payload size of 256 Bytes (internally converted to 128 Byte - bursts)
• No remote read request size limit: implicit support for 4 KiB-size and greater
• Support of EP legacy mode
• Support of inbound I/O accesses in EP legacy mode
• PIPE interface features fixed-width (16-bit data per lane) and dynamic frequency to switch between
PCIe Gen1 and Gen2.
• Ultra-low transmit and receive latency
• Automatic Lane reversal as specified in the PCI Express Base 3.0 Specification, revision 1.0 (transmit
and receive)
• Polarity inversion on receive
• Single Virtual Channel (VC0) and Single Traffic Class (TC0)
• Single Function in End point mode
• Automatic credit management
• ECRC generation and checking
• All PCI Device Power Management D-states with the exception of D3cold/L2 state
• PCI Express Active State Power Management (ASPM) state L0s and L1 (with exceptions)
• PCI Express Link Power Management states except for L2 state
• PCI Express Advanced Error Reporting (AER)
• PCI Express messages for both transmit and receive
• Filtering for Posted, Non-Posted, and Completion traffic
• Configurable BAR filtering, I/O filtering, configuration filtering and completion lookup/timeout
• Access to configuration space registers and external application memory mapped registers through
ECAM mechanism.
• Legacy PCI Interrupts reception (RC) and generation (EP)
• 2 x hardware interrupts per PCIe_SS1 and PCIe_SS2 controller mapped via the device Interrupt
Crossbar (IRQ_CROSSBAR) to multiple device host (MPU, DSP, and so forth) interrupt controllers in
the device
• MSIs generation and reception
• PCIe_PHY Loopback in RC mode
402
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
For more information, see section PCIe Controller in chapter Serial Communication Interfaces of the
Device TRM.
6.14.13 CAN
6.14.13.1 DCAN
The DCAN interface implements the following features:
• Supports CAN protocol version 2.0 part A, B
• Bit rates up to 1 MBit/s
• 64 message objects
• Individual identifier mask for each message object
• Programmable FIFO mode for message objects
• Programmable loop-back modes for self-test operation
• Suspend mode for debug support
• Automatic bus on after Bus-Off state by a programmable 32-bit timer
• Message RAM single error correction and double error detection (SECDED) mechanism
• Direct access to Message RAM during test mode
• Support for two interrupt lines: Level 0 and Level 1, plus separate ECC interrupt line
• Local power down and wakeup support
• Automatic message RAM initialization
• Support for DMA access
For more information, see section DCAN in chapter Serial Communication Interfaces of the Device TRM.
6.14.13.2 MCAN-FD
The device supports one MCAN-FD module connecting to the CAN network through external (for the
device) transceiver for connection to the physical layer. The MCAN-FD module supports up to 5 Mbit/s
data rate and is compliant to ISO 11898-1:2015.
The MCAN-FD module implements the following features:
• Conforms with ISO 11898-1:2015
• Full CAN FD support (up to 64 data bytes)
• AUTOSAR and SAE J1939 support
• Up to 32 dedicated Transmit Buffers
• Configurable Transmit FIFO, up to 32 elements
• Configurable Transmit Queue, up to 32 elements
• Configurable Transmit Event FIFO, up to 32 elements
• Up to 64 dedicated Receive Buffers
• Two configurable Receive FIFOs, up to 64 elements each
• Up to 128 filter elements
• Internal Loopback mode for self-test
• Maskable interrupts, two interrupt lines
• Two clock domains (CAN clock/Host clock)
• Parity/ECC support - Message RAM single error correction and double error detection (SECDED)
mechanism
• Local power-down and wakeup support
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
403
ADVANCE INFORMATION
The device provides one DCAN interface for supporting distributed realtime control with a high level of
security.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
www.ti.com
Timestamp Counter
For more information, see section MCAN in chapter Serial Communication Interfaces of the Device TRM.
6.14.14 GMAC_SW
The three-port gigabit ethernet switch subsystem (GMAC_SW) provides ethernet packet communication
and can be configured as an ethernet switch. It provides the gigabit media independent interface (G/MII) in
MII mode, reduced gigabit media independent interface (RGMII), reduced media independent interface
(RMII), and the management data input output (MDIO) for physical layer device (PHY) management.
ADVANCE INFORMATION
The GMAC_SW subsystem provides the following features:
• Two Ethernet ports (port 1 and port 2) with selectable RGMII, RMII, and G/MII (in MII mode only)
interfaces plus internal Communications Port Programming Interface (CPPI 3.1) on port 0
• Synchronous 10/100/1000 Mbit operation
• Wire rate switching (802.1d)
• Non-blocking switch fabric
• Flexible logical FIFO-based packet buffer structure
• Four priority level Quality Of Service (QOS) support (802.1p)
• CPPI 3.1 compliant DMA controllers
• Support for Audio/Video Bridging (P802.1Qav/D6.0)
• Support for IEEE 1588 Clock Synchronization (2008 Annex D and Annex F)
– Timing FIFO and time stamping logic embedded in the subsystem
• Device Level Ring (DLR) Support
• Energy Efficient Ethernet (EEE) support (802.3az)
• Flow Control Support (802.3x)
• Address Lookup Engine (ALE)
– 1024 total address entries plus VLANs
– Wire rate lookup
– Host controlled time-based aging
– Multiple spanning tree support (spanning tree per VLAN)
– L2 address lock and L2 filtering support
– MAC authentication (802.1x)
– Receive-based or destination-based multicast and broadcast rate limits
– MAC address blocking
– Source port locking
– OUI (Vendor ID) host accept/deny feature
– Remapping of priority level of VLAN or ports
• VLAN support
– 802.1Q compliant
• Auto add port VLAN for untagged frames on ingress
• Auto VLAN removal on egress and auto pad to minimum frame size
• Ethernet Statistics:
– EtherStats and 802.3Stats Remote network Monitoring (RMON) statistics gathering (shared)
– Programmable statistics interrupt mask when a statistic is above one half its 32-bit value
• • Flow Control Support (802.3x)
• Digital loopback and FIFO loopback modes supported
• Maximum frame size 2016 bytes (2020 with VLAN)
• 8k (2048 × 32) internal CPPI buffer descriptor memory
• Management Data Input/Output (MDIO) module for PHY Management
404
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
•
•
•
•
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Programmable interrupt control with selected interrupt pacing
Emulation support
Programmable Transmit Inter Packet Gap (IPG)
Reset isolation (switch function remains active even in case of all device resets except for POR pin
reset and ICEPICK cold reset)
Full duplex mode supported in 10/100/1000 Mbps. Half-duplex mode supported only in 10/100 Mbps.
IEEE 802.3 gigabit Ethernet conformant
For more information, see section Gigabit Ethernet Switch (GMAC_SW) in chapter Serial Communication
Interfaces of the Device TRM.
6.14.15 eMMC/SD/SDIO
Optionally, the controller is connected to the L3_MAIN interconnect to have a direct access to system
memory. It also supports two direct memory access (DMA) slave channels or a DMA master access (in
this case, slave DMA channels are deactivated) depending on its integration.
The eMMC/SD/SDIO host controller deals with eMMC/SD/SDIO protocol at transmission level, data
packing, adding cyclic redundancy checks (CRCs), start/end bit, and checking for syntactical correctness.
The application interface can send every eMMC/SD/SDIO command and poll for the status of the adapter
or wait for an interrupt request, which is sent back in case of exceptions or to warn of end of operation.
The application interface can read card responses or flag registers. It can also mask individual interrupt
sources. All these operations can be performed by reading and writing control registers. The
eMMC/SD/SDIO host controller also supports two DMA channels.
There are four eMMC/SD/SDIO host controllers inside the device. gives an overview of the
eMMC/SD/SDIOi (i = 1 to 4) controllers.
Each controller has the following data width:
• eMMC/SD/SDIO1 - 4-bit wide data bus
• eMMC/SD/SDIO2 - 8-bit wide data bus
• eMMC/SD/SDIO3 - 8-bit wide data bus
• eMMC/SD/SDIO4 - 4-bit wide data bus
The eMMC/SD/SDIOi controller is also referred to as MMCi.
Compliance with standards:
• Full compliance with MMC/eMMC command/response sets as defined in the JC64 MMC/eMMC
Standard Specification, v4.5.
• Full compliance with SD command/response sets as defined in the SD Physical Layer Specification
v3.01
• Full compliance with SDIO command/response sets and interrupt/read-wait suspend-resume
operations as defined in the SD part E1 Specification v3.00
• Full compliance with SD Host Controller Standard Specification sets as defined in the SD card
Specification Part A2 v3.00
Main features of the eMMC/SD/SDIO host controllers:
• Flexible architecture allowing support for new command structure
• 32-bit wide access bus to maximize bus throughput
• Designed for low power
• Programmable clock generation
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
405
ADVANCE INFORMATION
The eMMC/SD/SDIO host controller provides an interface between a local host (LH) such as a
microprocessor unit (MPU) or digital signal processor (DSP) and either eMMC, SD memory cards, or
SDIO cards and handles eMMC/SD/SDIO transactions with minimal LH intervention.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
•
•
•
ADVANCE INFORMATION
•
•
•
•
•
•
•
www.ti.com
Dedicated DLL to support SDR104 mode (MMC1 only)
Dedicated DLL to support HS200 mode (MMC2 only)
Card insertion/removal detection and write protect detection
L4 slave interface supports:
– 32-bit data bus width
– 8/16/32 bit access supported
– 9-bit address bus width
– Streaming burst supported only with burst length up to 7
– WNP supported
L3 initiator interface Supports:
– 32-bit data bus width
– 8/16/32 bit access supported
– 32-bit address bus width
– Burst supported
Built-in 1024-byte buffer for read or write
Two DMA channels, one interrupt line
Support JC 64 v4.4.1 boot mode operations
Support SDA 3.00 Part A2 programming model
Support SDA 3.00 Part A2 DMA feature (ADMA2)
Supported data transfer rates:
– MMCi supports the following SD v3.0 data transfer rates:
• DS mode (3.3V IOs): up to 12 MBps (24 MHz clock)
• HS mode (3.3V IOs): up to 24 MBps (48 MHz clock)
• SDR12 (1.8V IOs): up to 12 MBps (24 MHz clock)
• SDR25 (1.8V IOs): up to 24 MBps (48 MHz clock)
• SDR50 (1.8V IOs): up to 48 MBps (96 MHz clock) - MMC1 and MMC3 only
• DDR50 (1.8V IOs): up to 48 MBps (48 MHz clock) - MMC1 only
• SDR104 (1.8V IOs) cards can be supported up to 192 MHz clock (96 MBps max) - MMC1 only
– MMCi supports the Default SD mode 1-bit data transfer up to 24 Mbps (3 MBps)
– Only MMC2 supports also the following JC64 v4.5 data transfer rates:
• Up to 192 MBps in eMMC mode, 8-bit SDR mode (192 MHz clock frequency)
• Up to 96 MBps in eMMC mode, 8-bit DDR mode (48 MHz clock frequency)
All eMMC/SD/SDIO controllers are connected to 1.8V/3.3V compatible I/Os to support 1.8V/3.3V
signaling
NOTE
eMMC functionality is supported fully by MMC2 only. The other MMC modules are capable of
eMMC functionality, but are not timing-optimized for eMMC.
The differences between the eMMC/SD/SDIO host controllers and a standard SD host controller defined
by the SD Card Specification, Part A2, SD Host Controller Standard Specification, v3.0 are:
• The clock divider in the eMMC/SD/SDIO host controller supports a wider range of frequency than
specified in the SD Memory Card Specifications, v3.0. The eMMC/SD/SDIO host controller supports
odd and even clock ratio.
• The eMMC/SD/SDIO host controller supports configurable busy time-out.
• ADMA2 64-bit mode is not supported.
• There is no external LED control.
406
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
NOTE
Only even ratios are supported in DDR mode.
For more information, see chapter eMMC/SD/SDIO of the Device TRM.
6.14.16 GPIO
The general-purpose interface combines eight general-purpose input/output (GPIO) banks.
These pins can be configured for the following applications:
• Data input (capture)/output (drive)
• Keyboard interface with a debounce cell
• Interrupt generation in active mode upon the detection of external events. Detected events are
processed by two parallel independent interrupt-generation submodules to support biprocessor
operations
• Wake-up request generation in idle mode upon the detection of external events
NOTE
The general-purpose input/output i (i = 1 to 8) bank is also referred to as GPIOi.
For more information, see chapter General-Purpose Interface of the Device TRM.
6.14.17 ePWM
An effective PWM peripheral must be able to generate complex pulse width waveforms with minimal CPU
overhead or intervention. It needs to be highly programmable and very flexible while being easy to
understand and use. The ePWM unit described here addresses these requirements by allocating all
needed timing and control resources on a per PWM channel basis. Cross coupling or sharing of resources
has been avoided; instead, the ePWM is built up from smaller single channel modules with separate
resources and that can operate together as required to form a system. This modular approach results in
an orthogonal architecture and provides a more transparent view of the peripheral structure, helping users
to understand its operation quickly.
Each ePWM module supports the following features:
• Dedicated 16-bit time-base counter with period and frequency control
• Two PWM outputs (EPWMxA and EPWMxB) that can be used in the following configurations:
– Two independent PWM outputs with single-edge operation
– Two independent PWM outputs with dual-edge symmetric operation
– One independent PWM output with dual-edge asymmetric operation
• Asynchronous override control of PWM signals through software.
• Programmable phase-control support for lag or lead operation relative to other ePWM modules.
• Hardware-locked (synchronized) phase relationship on a cycle-by-cycle basis.
• Dead-band generation with independent rising and falling edge delay control.
• Programmable trip zone allocation of both cycle-by-cycle trip and one-shot trip on fault conditions.
• A trip condition can force either high, low, or high-impedance state logic levels at PWM outputs.
• Programmable event prescaling minimizes CPU overhead on interrupts.
• PWM chopping by high-frequency carrier signal, useful for pulse transformer gate drives.
For more information, see section Enhanced PWM (ePWM) Module in chapter Pulse-Width Modulation
Subsystem of the Device TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
407
ADVANCE INFORMATION
Each GPIO module provides 32 dedicated general-purpose pins with input and output capabilities; thus,
the general-purpose interface supports up to 247 pins.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
6.14.18 eCAP
Uses for eCAP include:
• Sample rate measurements of audio inputs
• Speed measurements of rotating machinery (for example, toothed sprockets sensed via Hall sensors)
• Elapsed time measurements between position sensor pulses
• 4 stage sequencer (Mod4 counter) which is synchronized to external events (ECAPx pin edges)
• Period and duty cycle measurements of pulse train signals
• Decoding current or voltage amplitude derived from duty cycle encoded current/voltage sensors
ADVANCE INFORMATION
The eCAP module includes the following features:
• 32-bit time base counter
• 4-event time-stamp registers (each 32 bits)
• Edge polarity selection for up to four sequenced time-stamp capture events
• Interrupt on either of the four events
• Single shot capture of up to four event time-stamps
• Continuous mode capture of time-stamps in a four-deep circular buffer
• Absolute time-stamp capture
• Difference (Delta) mode time-stamp capture
• All above resources dedicated to a single input pin
• When not used in capture mode, the ECAP module can be configured as a single channel PWM output
For more information, see section Enhanced Capture (eCAP) Module in chapter Pulse-Width Modulation
Subsystem of the Device TRM.
6.14.19 eQEP
A single track of slots patterns the periphery of an incremental encoder disk. These slots create an
alternating pattern of dark and light lines. The disk count is defined as the number of dark/light line pairs
that occur per revolution (lines per revolution). As a rule, a second track is added to generate a signal that
occurs once per revolution (index signal: QEPI), which can be used to indicate an absolute position.
Encoder manufacturers identify the index pulse using different terms such as index, marker, home
position, and zero reference.
To derive direction information, the lines on the disk are read out by two different photo-elements that
"look" at the disk pattern with a mechanical shift of 1/4 the pitch of a line pair between them. This shift is
realized with a reticle or mask that restricts the view of the photo-element to the desired part of the disk
lines. As the disk rotates, the two photo-elements generate signals that are shifted 90 degrees out of
phase from each other. These are commonly called the quadrature QEPA and QEPB signals. The
clockwise direction for most encoders is defined as the QEPA channel going positive before the QEPB
channel.
The encoder wheel typically makes one revolution for every revolution of the motor or the wheel may be at
a geared rotation ratio with respect to the motor. Therefore, the frequency of the digital signal coming from
the QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line
encoder directly coupled to a motor running at 5000 revolutions per minute (rpm) results in a frequency of
166.6 KHz, so by measuring the frequency of either the QEPA or QEPB output, the processor can
determine the velocity of the motor.
For more information, see section Enhanced Quadrature Encoder Pulse (eQEP) Module in chapter PulseWidth Modulation Subsystem of the Device TRM.
6.15 On-Chip Debug
408
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Debugging a system that contains an embedded processor involves an environment that connects highlevel debugging software running on a host computer to a low-level debug interface supported by the
target device. Between these levels, a debug and trace controller (DTC) facilitates communication
between the host debugger and the debug support logic on the target chip.
The DTC is a combination of hardware and software that connects the host debugger to the target system.
The DTC uses one or more hardware interfaces and/or protocols to convert actions dictated by the
debugger user to JTAG® commands and scans that execute the core hardware.
System topics include but are not limited to:
• System clocking and power-down issues
• Interconnection of multiple devices
• Trigger channels
For more information, see chapter On-chip Debug of the Device TRM.
The device deploys Texas Instrument's CTools debug technology for on-chip debug and trace support. It
provides the following features:
• External debug interfaces:
– Primary debug interface - IEEE1149.1 (JTAG) or IEEE1149.7 (complementary superset of JTAG)
• Used for debugger connection
• Default mode is IEEE1149.1 but debugger can switch to IEEE1149.7 via an IEEE1149.7
adapter module
• Controls ICEPick™ (generic test access port [TAP] for dynamic TAP insertion) to allow the
debugger to access several debug resources through its secondary (output) JTAG ports (for
more information, see ICEPick Secondary TAPs section of the Device TRM).
– Debug (trace) port
• Can be used to export processor or system trace off-chip (to an external trace receiver)
• Can be used for cross-triggering with an external device
• Configured through debug resources manager (DRM) module instantiated in the debug
subsystem
• For more information about debug (trace) port, see section Debug (Trace) Port and Concurrent
Debug Modes of the Device TRM.
• JTAG based processor debug on:
– Cortex-A15 in MPU
– C66x in DSP1
– Cortex-M4 (×2) in IPU1, IPU2
– Arm968 (×2) in IVA
• Dynamic TAP insertion
– Controlled by ICEPick
– For more information, see section Dynamic TAP Insertion of the Device TRM.
• Power and clock management
– Debugger can get the status of the power domain associated to each TAP.
– Debugger may prevent the application software switching off the power domain.
– Application power management behavior can be preserved during debug across power transitions.
– For more information, see section Power and Clock Management of the Device TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
409
ADVANCE INFORMATION
The debug software and hardware components let the user control multiple central processing unit (CPU)
cores embedded in the device in a global or local manner. This environment provides:
• Synchronized global starting and stopping of multiple processors
• Starting and stopping of an individual processor
• Each processor can generate triggers that can be used to alter the execution flow of other processors
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
•
•
ADVANCE INFORMATION
•
•
•
410
www.ti.com
Reset management
– Debugger can configure ICEPick to assert, block, or extend the reset of a given subsystem.
– For more information, see section Reset Management of the Device TRM.
Cross-triggering
– Provides a way to propagate debug (trigger) events from one processor, subsystem, or module to
another:
• Subsystem A can be programmed to generate a debug event, which can then be exported as a
global trigger across the device.
• Subsystem B can be programmed to be sensitive to the trigger line input and to generate an
action on trigger detection.
– Two global trigger lines are implemented
– Device-level cross-triggering is handled by the XTRIG (TI cross-trigger) module implemented in the
debug subsystem
– Various Arm® CoreSight™ cross-trigger modules implemented to provide support for CoreSight
triggers distribution
• CoreSight Cross-Trigger Interface (CS_CTI) modules
• CoreSight Cross-Trigger Matrix (CS_CTM) modules
– For more information about cross-triggering, see section Cross-Triggering of the Device TRM.
Suspend
– Provides a way to stop a closely coupled hardware process running on a peripheral module when
the host processor enters debug state
– For more information about suspend, see section Suspend of the Device TRM.
MPU watchpoint
– Embedded in MPU subsystem
– Provides visibility on MPU to EMIF direct paths
– For more information, see section MPU Memory Adaptor (MPU_MA) Watchpoint of the Device
TRM.
Processor trace
– Cortex-A15 (MPU) and C66x (DSP) processor trace is supported
– Program trace only for MPU (no data trace)
– MPU trace supported by a CoreSight Program Trace Macrocell (CS_PTM) module
– Three exclusive trace sinks:
• CoreSight Trace Port Interface Unit (CS_TPIU) – trace export to an external trace receiver
• CTools Trace Buffer Router (CT_TBR) in system bridge mode – trace export through USB
• CT_TBR in buffer mode – trace history store into on-chip trace buffer
– For more information, see section Processor Trace of the Device TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
•
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
System instrumentation (trace)
– Supported by a CTools System Trace Module (CT_STM), implementing MIPI System Trace
Protocol (STP) (rev 2.0)
– Real-time software trace
• MPU software instrumentation through CoreSight STM (CS_STM) (STP2.0)
• System-on-chip (SoC) software instrumentation through CT_STM (STP2.0)
– OCP watchpoint (OCP_WP_NOC)
• OCP target traffic monitoring: OCP_WP_NOC can be configured to generate a trigger upon
watchpoint match (that is, when target transaction attributes match the user-defined attributes).
• SoC events trace
• DMA transfer profiling
– Statistics collector (performance probes)
• Computes traffic statistics within a user-defined window and periodically reports to the user
through the CT_STM interface
• Embedded in the L3_MAIN interconnect
• 10 instances:
– 1 instance dedicated to target (SDRAM) load monitoring
– 9 instances dedicated to master latency monitoring
– IVA instrumentation (hardware accelerator [HWA] profiling)
• Supported through a software message and system trace event (SMSET) module embedded in
the IVA subsystem
– Power-management events profiling (PM instrumentation [PMI])
• Monitoring major power-management events. The PM state changes are handled as generic
events and encapsulated in STP messages.
– Clock-management events profiling (CM instrumentation [CMI])
• Monitoring major clock management events. The CM state changes are handled as generic
events and encapsulated in STP messages.
• Two instances, one per CM
– CM1 Instrumentation (CMI1) module mapped in the PD_CORE_AON power domain
– CM2 Instrumentation (CMI2) module mapped in the PD_CORE power domain
– For more information, see section System Instrumentation of the Device TRM.
Performance monitoring
– Supported by subsystem counter timer module (SCTM) for IPU
– Supported by performance monitoring unit (PMU) for MPU subsystem
For more information, see chapter On-Chip Debug Support of the Device TRM.
Detailed Description
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
411
ADVANCE INFORMATION
www.ti.com
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
7 Applications, Implementation, and Layout
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test design implementation to confirm system functionality.
7.1
Power Supply Mapping
TPS659037 is the Power Management IC (PMIC) that should be used for the Device designs. TI requires
use of this PMIC for the following reasons:
• TI has validated its use with the Device
• Board level margins including transient response and output accuracy are analyzed and optimized for
the entire system
• Support for power sequencing requirements (refer to Section 5.10.3, Power Supply Sequences)
• Support for Adaptive Voltage Scaling (AVS) Class 0 requirements, including TI provided software
ADVANCE INFORMATION
Whenever we allow for combining of rails mapped on any of the SMPSes, the PDN guidelines that are the
most stringent of the rails combined should be implemented for the particular supply rail.
It is possible that some voltage domains on the device are unused in some systems. In such cases, to
ensure device reliability, it is still required that the supply pins for the specific voltage domains are
connected to some core power supply output.
These unused supplies though can be combined with any of the core supplies that are used (active) in the
system. e.g. if IVA and GPU domains are not used, they can be combined with the CORE domain,
thereby having a single power supply driving the combined CORE, IVA and GPU domains.
For the combined rail, the following relaxations do apply:
• The AVS voltage of active rail in the combined rail needs to be used to set the power supply
• The decoupling capacitance should be set according to the active rail in the combined rail
Table 7-1 illustrates the approved and validated power supply connections to the Device for the SMPS
outputs of the TPS659037 PMIC.
Table 7-1. TPS659037 Power Supply Connections(1)
TPS659037 Power Supply
(2)
SMPS1/2
412
Valid Combination 1
Valid Combination 2
vdd_mpu
vdd_mpu
SMPS3
vdds_ddr1, vdds_ddr2
vdds_ddr1, vdds_ddr2
SMPS4/5
vdd_dspeve, vdd_gpu, vdd_iva
vdd_dspeve
SMPS6
vdd
vdd_gpu
SMPS7
SW configuration after boot
vdd
SMPS8
vdds18v
vdd_iva
SMPS9
SW configuration after boot 3.3V
vddshvx
LDO1
vddshv8
vddshv8
LDO2
vddshv5
vdds18v
LDO3
vdda_usb1, vdda_usb2, vdda_usb3,
vdda_sata
vdda_usb1, vdda_usb2, vdda_usb3,
vdda_sata
LDO4
vdda_hdmi, vdda_pcie, vdda_pcie0,
vdda_pcie1
vdda_hdmi, vdda_pcie, vdda_pcie0,
vdda_pcie1
LDO9
vdd_rtc
vdd_rtc
LDOLN
1.8V PLLs
1.8V PLLs
LDOUSB
vdda_usb3v3
vdda_usb3v3
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(1) Power consumption is highly application-specific. Separate analysis must be performed to ensure output current ratings (average and
peak) is within the limits of the PMIC for all rails of the device.
(2) Refer to the PMIC data manual for the latest TPS659037 Specifications.
(3) For more information on connectivity with the TPS659037 PMIC, see the TPS659037 User’s Guide to Power AM576x (SLIU011).
(4) A product’s maximum ambient temperature, thermal system design & heat spreading performance could limit the maximum power
dissipation below the full PMIC capacity in order to not exceed recommended SoC max Tj.
DDR3 Board Design and Layout Guidelines
7.2.1
DDR3 General Board Layout Guidelines
To
•
•
•
•
•
•
•
•
•
•
•
7.2.2
help ensure good signaling performance, consider the following board design guidelines:
Avoid crossing splits in the power plane.
Minimize Vref noise.
Use the widest trace that is practical between decoupling capacitors and memory module.
Maintain a single reference.
Minimize ISI by keeping impedances matched.
Minimize crosstalk by isolating sensitive bits, such as strobes, and avoiding return path discontinuities.
Use proper low-pass filtering on the Vref pins.
Keep the stub length as short as possible.
Add additional spacing for on-clock and strobe nets to eliminate crosstalk.
Maintain a common ground reference for all bypass and decoupling capacitors.
Take into account the differences in propagation delays between microstrip and stripline nets when
evaluating timing constraints.
DDR3 Board Design and Layout Guidelines
7.2.2.1
Board Designs
TI only supports board designs using DDR3 memory that follow the guidelines in this document. The
switching characteristics and timing diagram for the DDR3 memory controller are shown in Table 7-2 and
Figure 7-1.
Table 7-2. Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory
Controller
NO.
PARAMETER
RAM1
tc(DDR_CLK)
Cycle time, DDR_CLK
MIN
MAX
UNIT
1.5
2.5(1)
ns
(1) This is the absolute maximum the clock period can be. Actual maximum clock period may be limited by DDR3 speed grade and
operating frequency (see the DDR3 memory device data sheet).
RAM1
DDR_CLK
Figure 7-1. DDR3 Memory Controller Clock Timing
7.2.2.2
DDR3 EMIFs
The processor contains two separate DDR3 EMIFs. This specification covers one of these EMIFs (ddr1_*)
and, thus, needs to be implemented twice, once for each EMIF. The PCB layout generally turns out to be
a semi-mirror with ddr2_* being a flipped version of ddr1_*; the only exception being the DDR3 devices
themselves are not flipped unless mounted on opposite sides of the PCB. Requirements are identical
between the two EMIFs.
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
413
ADVANCE INFORMATION
7.2
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
7.2.2.3
www.ti.com
DDR3 Device Combinations
Because there are several possible combinations of device counts and single- or dual-side mounting,
Table 7-3 summarizes the supported device configurations.
Table 7-3. Supported DDR3 Device Combinations(1)
NUMBER OF DDR3 DEVICES
DDR3 DEVICE WIDTH (BITS)
MIRRORED?
DDR3 EMIF WIDTH (BITS)
1
16
N
16
2
8
Y(2)
16
2
16
N
32
2
16
3
16
N
32
4
8
N
32
4
8
5
8
Y
(2)
Y
(3)
N
32
32
32
(1) This table is per EMIF.
ADVANCE INFORMATION
(2) Two DDR3 devices are mirrored when one device is placed on the top of the board and the second device is placed on the bottom of
the board.
(3) This is two mirrored pairs of DDR3 devices.
7.2.2.4
DDR3 Interface Schematic
7.2.2.4.1 32-Bit DDR3 Interface
The DDR3 interface schematic varies, depending upon the width of the DDR3 devices used and the width
of the bus used (16 or 32 bits). General connectivity is straightforward and very similar. 16-bit DDR
devices look like two 8-bit devices. Figure 7-2 and Figure 7-3 show the schematic connections for 32-bit
interfaces using x16 devices.
7.2.2.4.2 16-Bit DDR3 Interface
Note that the 16-bit wide interface schematic is practically identical to the 32-bit interface (see Figure 7-2
and Figure 7-3); only the high-word DDR memories are removed and the unused DQS inputs are tied off.
When not using all or part of a DDR interface, the proper method of handling the unused pins is to tie off
the ddrx_dqsi pins to ground via a 1k-Ω resistor and to tie off the ddrx_dqsni pins to the corresponding
vdds_ddrx supply via a 1k-Ω resistor. This needs to be done for each byte not used. Although these
signals have internal pullups and pulldowns, external pullups and pulldowns provide additional protection
against external electrical noise causing activity on the signals.
The vdds_ddrx and ddrx_vref0 power supply pins need to be connected to their respective power supplies
even if ddrx is not being used. All other DDR interface pins can be left unconnected. Note that the
supported modes for use of the DDR EMIF are 32-bits wide, 16-bits wide, or not used.
414
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
32-bit DDR3 EMIF
16-Bit DDR3
Devices
ddrx_d31
DQ15
8
ddrx_d24
DQ8
ddrx_dqm3
ddrx_dqs3
ddrx_dqsn3
UDM
UDQS
UDQS
ddrx_d23
DQ7
8
ddrx_d16
D08
ddrx_dqm2
ddrx_dqs2
ddrx_dqsn2
LDM
LDQS
LDQS
ddrx_d15
DQ15
8
ddrx_d8
DQ8
ddrx_dqm1
ddrx_dqs1
ddrx_dqsn1
ddrx_d7
ADVANCE INFORMATION
UDM
UDQS
UDQS
DQ7
8
ddrx_d0
DQ0
ddrx_dqm0
ddrx_dqs0
ddrx_dqsn0
LDM
LDQS
LDQS
ddrx_ck
ddrx_nck
ddrx_odt0
ddrx_csn0
ddrx_ba0
ddrx_ba1
ddrx_ba2
ddrx_a0
Zo
CK
CK
CK
CK
ODT
CS
BA0
BA1
BA2
ODT
CS
BA0
BA1
BA2
A0
A0
Zo
A15
A15
Zo
CAS
RAS
WE
CKE
RST
ZQ
VREFDQ
VREFCA
CAS
RAS
WE
CKE
RST
0.1 µF
DDR_1V5
Zo
DDR_VTT
16
ddrx_a15
ddrx_casn
ddrx_rasn
ddrx_wen
ddrx_cke
ddrx_rst
ZQ
ddrx_vref0
0.1 µF
0.1 µF
DDR_VREF
ZQ
VREFDQ
VREFCA
ZQ
0.1 µF
Zo
Termination is required. See terminator comments.
ZQ
Value determined according to the DDR memory device data sheet.
Figure 7-2. 32-Bit, One-Bank DDR3 Interface Schematic Using Two 16-Bit DDR3 Devices
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
415
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
32-bit DDR3 EMIF
www.ti.com
8-Bit DDR3
Devices
8-Bit DDR3
Devices
ddrx_d31
DQ7
8
ddrx_d24
DQ0
ddrx_dqm3
NC
ddrx_dqs3
ddrx_dqsn3
ddrx_d23
DM/TQS
TDQS
DQS
DQS
DQ7
8
ddrx_d16
DQ0
ddrx_dqm2
NC
ddrx_dqs2
ddrx_dqsn2
ddrx_d15
DM/TQS
TDQS
DQS
DQS
DQ7
8
ddrx_d8
DQ0
ddrx_dqm1
NC
ddrx_dqs1
ddrx_dqsn1
ddrx_d7
DM/TQS
TDQS
DQS
DQS
DQ7
ADVANCE INFORMATION
8
ddrx_d0
DQ0
ddrx_dqm0
NC
ddrx_dqs0
ddrx_dqsn0
ddrx_ck
ddrx_nck
ddrx_odt0
ddrx_csn0
ddrx_ba0
ddrx_ba1
ddrx_ba2
ddrx_a0
DM/TQS
TDQS
DQS
DQS
Zo
CK
CK
CK
CK
CK
CK
CK
CK
ODT
CS
BA0
BA1
BA2
ODT
CS
BA0
BA1
BA2
ODT
CS
BA0
BA1
BA2
ODT
CS
BA0
BA1
BA2
A0
A0
A0
A0
Zo
A15
A15
A15
A15
Zo
CAS
RAS
WE
CKE
RST
ZQ
VREFDQ
VREFCA
CAS
RAS
WE
CKE
RST
CAS
RAS
WE
CKE
RST
ZQ
VREFDQ
VREFCA
CAS
RAS
WE
CKE
RST
0.1 µF
DDR_1V5
Zo
DDR_VTT
16
ddrx_a15
ddrx_casn
ddrx_rasn
ddrx_wen
ddrx_cke
ddrx_rst
ZQ
ddrx_vref0
0.1 µF
0.1 µF
ZQ
VREFDQ
VREFCA
0.1 µF
ZQ
ZQ
0.1 µF
ZQ
VREFDQ
VREFCA
DDR_VREF
ZQ
0.1 µF
Zo
Termination is required. See terminator comments.
ZQ
Value determined according to the DDR memory device data sheet.
Figure 7-3. 32-Bit, One-Bank DDR3 Interface Schematic Using Four 8-Bit DDR3 Devices
416
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
7.2.2.5
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Compatible JEDEC DDR3 Devices
Table 7-4 shows the parameters of the JEDEC DDR3 devices that are compatible with this interface.
Generally, the DDR3 interface is compatible with DDR3-1333 devices in the ×8 or ×16 widths.
Table 7-4. Compatible JEDEC DDR3 Devices (Per Interface)
N
O.
1
PARAMETER
CONDITION
JEDEC DDR3 device speed grade(1)
MIN
MAX
DDR clock rate = 400 MHz
DDR3-800
DDR3-1600
400 MHz < DDR clock rate ≤ 533 MHz
DDR3-1066
DDR3-1600
533 MHz < DDR clock rate ≤ 667 MHz
UNIT
DDR3-1333
DDR3-1600
2
JEDEC DDR3 device bit width
×8
×16
Bits
3
JEDEC DDR3 device count(2)
2
4
Devices
(1) Refer to Table 7-2, Switching Characteristics Over Recommended Operating Conditions for DDR3 Memory Controller for the range of
supported DDR clock rates.
(2) For valid DDR3 device configurations and device counts, see Section 7.2.2.4, Figure 7-2, and Figure 7-3.
PCB Stackup
The minimum stackup for routing the DDR3 interface is a six-layer stack up as shown in Table 7-5.
Additional layers may be added to the PCB stackup to accommodate other circuitry, enhance SI/EMI
performance, or to reduce the size of the PCB footprint. Complete stackup specifications are provided in
Table 7-6.
Table 7-5. Six-Layer PCB Stackup Suggestion
LAYER
TYPE
DESCRIPTION
1
Signal
Top routing mostly vertical
2
Plane
Ground
3
Plane
Split power plane
4
Plane
Split power plane or Internal routing
5
Plane
Ground
6
Signal
Bottom routing mostly horizontal
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
417
ADVANCE INFORMATION
7.2.2.6
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 7-6. PCB Stackup Specifications
NO.
PARAMETER
MIN
PS1
PCB routing/plane layers
6
PS2
Signal routing layers
3
PS3
Full ground reference layers under DDR3 routing region(1)
TYP
MAX
1
(1)
PS4
Full 1.5-V power reference layers under the DDR3 routing region
PS5
Number of reference plane cuts allowed within DDR routing region(2)
0
PS6
Number of layers between DDR3 routing layer and reference plane(3)
0
PS7
PCB routing feature size
4
PS8
PCB trace width, w
4
PS9
Single-ended impedance, Zo
PS10
UNIT
1
50
(5)
Impedance control
Z-5
Z
Mils
Mils
75
Ω
Z+5
Ω
(1) Ground reference layers are preferred over power reference layers. Be sure to include bypass caps to accommodate reference layer
return current as the trace routes switch routing layers.
(2) No traces should cross reference plane cuts within the DDR routing region. High-speed signal traces crossing reference plane cuts
create large return current paths which can lead to excessive crosstalk and EMI radiation.
(3) Reference planes are to be directly adjacent to the signal plane to minimize the size of the return current loop.
ADVANCE INFORMATION
(4) An 18-mil pad assumes Via Channel is the most economical BGA escape. A 20-mil pad may be used if additional layers are available
for power routing. An 18-mil pad is required for minimum layer count escape.
(5) Z is the nominal singled-ended impedance selected for the PCB specified by PS9.
7.2.2.7
Placement
Figure 7-4 shows the required placement for the processor as well as the DDR3 devices. The dimensions
for this figure are defined in Table 7-7. The placement does not restrict the side of the PCB on which the
devices are mounted. The ultimate purpose of the placement is to limit the maximum trace lengths and
allow for proper routing space. For a 16-bit DDR memory system, the high-word DDR3 devices are
omitted from the placement.
418
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
x3
x2
x1
y1
y2
y2
ADVANCE INFORMATION
DDR3
Controller
y2
y2
y2
PCB_DDR3_3
Figure 7-4. Placement Specifications
Table 7-7. Placement Specifications DDR3
MAX
UNIT
KOD31
NO.
X1
PARAMETER
MIN
500
Mils
KOD32
X2
600
Mils
KOD33
X3
600
Mils
KOD34
Y1
1800
Mils
KOD35
Y2
600
Mils
KOD36
DDR3 keepout region (1)
KOD37
Clearance from non-DDR3 signal to DDR3 keepout region (2) (3)
4
W
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
419
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(1) DDR3 keepout region to encompass entire DDR3 routing area.
(2) Non-DDR3 signals allowed within DDR3 keepout region provided they are separated from DDR3 routing layers by a ground plane.
(3) If a device has more than one DDR controller, the signals from the other controller(s) are considered non-DDR3 and should be
separated by this specification.
7.2.2.8
DDR3 Keepout Region
The region of the PCB used for DDR3 circuitry must be isolated from other signals. The DDR3 keepout
region is defined for this purpose and is shown in Figure 7-5. The size of this region varies with the
placement and DDR routing. Additional clearances required for the keepout region are shown in Table 77. Non-DDR3 signals should not be routed on the DDR signal layers within the DDR3 keepout region.
Non-DDR3 signals may be routed in the region, provided they are routed on layers separated from the
DDR signal layers by a ground layer. No breaks should be allowed in the reference ground layers in this
region. In addition, the 1.5-V DDR3 power plane should cover the entire keepout region. Also note that the
two signals from the DDR3 controller should be separated from each other by the specification in Table 77, (see KOD37).
ADVANCE INFORMATION
DDR3 Keepout Region
DDR3
Controller
PCB_DDR3_3
Figure 7-5. DDR3 Keepout Region
420
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
7.2.2.9
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Bulk Bypass Capacitors
Bulk bypass capacitors are required for moderate speed bypassing of the DDR3 and other circuitry.
Table 7-8 contains the minimum numbers and capacitance required for the bulk bypass capacitors. Note
that this table only covers the bypass needs of the DDR3 controllers and DDR3 devices. Additional bulk
bypass capacitance may be needed for other circuitry.
Table 7-8. Bulk Bypass Capacitors
NO.
PARAMETER
MIN
MAX
UNIT
1
vdds_ddrx bulk bypass capacitor count(1)
1
Devices
2
vdds_ddrx bulk bypass total capacitance
22
μF
(1) These devices should be placed near the devices they are bypassing, but preference should be given to the placement of the highspeed (HS) bypass capacitors and DDR3 signal routing.
High-speed (HS) bypass capacitors are critcal for proper DDR3 interface operation. It is particularly
important to minimize the parasitic series inductance of the HS bypass capacitors, processor/DDR power,
and processor/DDR ground connections. Table 7-9 contains the specification for the HS bypass capacitors
as well as for the power connections on the PCB. Generally speaking, it is good to:
1. Fit as many HS bypass capacitors as possible.
2. Minimize the distance from the bypass cap to the pins/balls being bypassed.
3. Use the smallest physical sized capacitors possible with the highest capacitance readily available.
4. Connect the bypass capacitor pads to their vias using the widest traces possible and using the largest
hole size via possible.
5. Minimize via sharing. Note the limites on via sharing shown in Table 7-9.
Table 7-9. High-Speed Bypass Capacitors
NO.
PARAMETER
MIN
1
HS bypass capacitor package size(1)
2
Distance, HS bypass capacitor to processor being bypassed(2)(3)(4)
3
processor HS bypass capacitor count per vdds_ddrx rail
4
processor HS bypass capacitor total capacitance per vdds_ddrx rail
TYP
MAX
UNIT
0201
0402
10 Mils
400
See Section 7.4 and (11)
Mils
Devices
See Section 7.4 and (11)
μF
(5)
5
Number of connection vias for each device power/ground ball
6
Trace length from device power/ground ball to connection via(2)
7
Distance, HS bypass capacitor to DDR device being bypassed
8
DDR3 device HS bypass capacitor count(7)
9
DDR3 device HS bypass capacitor total capacitance(7)
Vias
35
(6)
(8)(9)
10
Number of connection vias for each HS capacitor
11
Trace length from bypass capacitor connect to connection via(2)(9)
12
Number of connection vias for each DDR3 device power/ground ball(10)
13
Trace length from DDR3 device power/ground ball to connection via(2)(8)
70
Mils
150
Mils
12
Devices
0.85
μF
2
Vias
35
100
1
Mils
Vias
35
60
Mils
(1) LxW, 10-mil units, that is, a 0402 is a 40x20-mil surface-mount capacitor.
(2) Closer/shorter is better.
(3) Measured from the nearest processor power/ground ball to the center of the capacitor package.
(4) Three of these capacitors should be located underneath the processor, between the cluster of DDR_1V5 balls and ground balls,
between the DDR interfaces on the package.
(5) See the Via Channel™ escape for the processor package.
(6) Measured from the DDR3 device power/ground ball to the center of the capacitor package.
(7) Per DDR3 device.
(8) An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board. No sharing of
vias is permitted on the same side of the board.
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
421
ADVANCE INFORMATION
7.2.2.10 High-Speed Bypass Capacitors
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
(9) An HS bypass capacitor may share a via with a DDR device mounted on the same side of the PCB. A wide trace should be used for the
connection and the length from the capacitor pad to the DDR device pad should be less than 150 mils.
(10) Up to a total of two pairs of DDR power/ground balls may share a via.
(11) The capacitor recommendations in this data manual reflect only the needs of this processor. Please see the memory vendor’s
guidelines for determining the appropriate decoupling capacitor arrangement for the memory device itself.
7.2.2.10.1 Return Current Bypass Capacitors
Use additional bypass capacitors if the return current reference plane changes due to DDR3 signals
hopping from one signal layer to another. The bypass capacitor here provides a path for the return current
to hop planes along with the signal. As many of these return current bypass capacitors should be used as
possible. Because these are returns for signal current, the signal via size may be used for these
capacitors.
7.2.2.11 Net Classes
Table 7-10 lists the clock net classes for the DDR3 interface. Table 7-11 lists the signal net classes, and
associated clock net classes, for signals in the DDR3 interface. These net classes are used for the
termination and routing rules that follow.
ADVANCE INFORMATION
Table 7-10. Clock Net Class Definitions
CLOCK NET CLASS
CK
processor PIN NAMES
ddrx_ck / ddrx_nck
DQS0
ddrx_dqs0 / ddrx_dqsn0
DQS1
ddrx_dqs1 / ddrx_dqsn1
DQS2(1)
ddrx_dqs2 / ddrx_dqsn2
(1)
ddrx_dqs3 / ddrx_dqsn3
DQS3
(1) Only used on 32-bit wide DDR3 memory systems.
Table 7-11. Signal Net Class Definitions
SIGNAL NET CLASS
ASSOCIATED CLOCK
NET CLASS
ADDR_CTRL
CK
DQ0
DQS0
ddrx_d[7:0], ddrx_dqm0
DQ1
DQS1
ddrx_d[15:8], ddrx_dqm1
DQ2
(1)
DQS2
ddrx_d[23:16], ddrx_dqm2
DQ3(1)
DQS3
ddrx_d[31:24], ddrx_dqm3
processor PIN NAMES
ddrx_ba[2:0], ddrx_a[14:0], ddrx_csnj, ddrx_casn, ddrx_rasn, ddrx_wen,
ddrx_cke, ddrx_odti
(1) Only used on 32-bit wide DDR3 memory systems.
7.2.2.12 DDR3 Signal Termination
Signal terminators are required for the CK and ADDR_CTRL net classes. The data lines are terminated by
ODT and, thus, the PCB traces should be unterminated. Detailed termination specifications are covered in
the routing rules in the following sections.
7.2.2.13 VREF_DDR Routing
ddrx_vref0 (VREF) is used as a reference by the input buffers of the DDR3 memories as well as the
processor. VREF is intended to be half the DDR3 power supply voltage and is typically generated with the
DDR3 VDDS and VTT power supply. It should be routed as a nominal 20-mil wide trace with 0.1 µF
bypass capacitors near each device connection. Narrowing of VREF is allowed to accommodate routing
congestion.
422
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
7.2.2.14 VTT
Like VREF, the nominal value of the VTT supply is half the DDR3 supply voltage. Unlike VREF, VTT is
expected to source and sink current, specifically the termination current for the ADDR_CTRL net class
Thevinen terminators. VTT is needed at the end of the address bus and it should be routed as a power
sub-plane. VTT should be bypassed near the terminator resistors.
7.2.2.15 CK and ADDR_CTRL Topologies and Routing Definition
The CK and ADDR_CTRL net classes are routed similarly and are length matched to minimize skew
between them. CK is a bit more complicated because it runs at a higher transition rate and is differential.
The following sub-sections show the topology and routing for various DDR3 configurations for CK and
ADDR_CTRL. The figures in the following sub-sections define the terms for the routing specification
detailed in Table 7-12.
7.2.2.15.1 Four DDR3 Devices
7.2.2.15.1.1 CK and ADDR_CTRL Topologies, Four DDR3 Devices
Figure 7-6 shows the topology of the CK net classes and Figure 7-7 shows the topology for the
corresponding ADDR_CTRL net classes.
+ –
+ –
+ –
+ –
AS+
AS-
AS+
AS-
AS+
AS-
AS+
AS-
DDR Differential CK Input Buffers
Clock Parallel
Terminator
DDR_1V5
Rcp
A1
Processor
Differential Clock
Output Buffer
A2
A3
A4
A3
AT
Cac
+
–
Rcp
A1
A2
A3
A4
A3
0.1 µF
AT
Routed as Differential Pair
Figure 7-6. CK Topology for Four x8 DDR3 Devices
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
423
ADVANCE INFORMATION
Four DDR3 devices are supported on the DDR EMIF consisting of four x8 DDR3 devices arranged as one
bank (CS). These four devices may be mounted on a single side of the PCB, or may be mirrored in two
pairs to save board space at a cost of increased routing complexity and parts on the backside of the PCB.
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Processor
Address and Control
Output Buffer
A1
A3
A2
AS
AS
AS
AS
DDR Address and Control Input Buffers
A3
A4
Address and Control
Terminator
Rtt
VTT
AT
Figure 7-7. ADDR_CTRL Topology for Four x8 DDR3 Devices
7.2.2.15.1.2 CK and ADDR_CTRL Routing, Four DDR3 Devices
Figure 7-8 shows the CK routing for four DDR3 devices placed on the same side of the PCB. Figure 7-9
shows the corresponding ADDR_CTRL routing.
A1
A1
ADVANCE INFORMATION
DDR_1V5
A3
A3
=
A4
A4
A3
A3
Rcp
Cac
Rcp
0.1 µF
AT
AT
AS+
AS-
A2
A2
Figure 7-8. CK Routing for Four Single-Side DDR3 Devices
424
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
A1
www.ti.com
Rtt
A3
AT
VTT
Figure 7-9. ADDR_CTRL Routing for Four Single-Side DDR3 Devices
A1
A1
To save PCB space, the four DDR3 memories may be mounted as two mirrored pairs at a cost of
increased routing and assembly complexity. Figure 7-10 and Figure 7-11 show the routing for CK and
ADDR_CTRL, respectively, for four DDR3 devices mirrored in a two-pair configuration.
DDR_1V5
=
A4
A4
A3
A3
Rcp
Cac
Rcp
0.1 µF
AT
AT
AS+
AS-
A3
A3
A2
A2
Figure 7-10. CK Routing for Four Mirrored DDR3 Devices
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
425
ADVANCE INFORMATION
=
A3
A4
AS
A2
AM5748, AM5746
www.ti.com
A1
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Rtt
=
A3
A4
AT
VTT
AS
A3
A2
7.2.2.15.2 Two DDR3 Devices
Two DDR3 devices are supported on the DDR EMIF consisting of two x8 DDR3 devices arranged as one
bank (CS), 16 bits wide, or two x16 DDR3 devices arranged as one bank (CS), 32 bits wide. These two
devices may be mounted on a single side of the PCB, or may be mirrored in a pair to save board space at
a cost of increased routing complexity and parts on the backside of the PCB.
7.2.2.15.2.1 CK and ADDR_CTRL Topologies, Two DDR3 Devices
Figure 7-12 shows the topology of the CK net classes and Figure 7-13 shows the topology for the
corresponding ADDR_CTRL net classes.
+ –
+ –
AS+
AS-
DDR Differential CK Input Buffers
AS+
AS-
ADVANCE INFORMATION
Figure 7-11. ADDR_CTRL Routing for Four Mirrored DDR3 Devices
Clock Parallel
Terminator
DDR_1V5
Rcp
A1
Processor
Differential Clock
Output Buffer
A2
A3
AT
Cac
+
–
Rcp
A1
A2
A3
0.1 µF
AT
Routed as Differential Pair
Figure 7-12. CK Topology for Two DDR3 Devices
426
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Processor
Address and Control
Output Buffer
A1
AS
AS
DDR Address and Control Input Buffers
A3
A2
Address and Control
Terminator
Rtt
VTT
AT
Figure 7-13. ADDR_CTRL Topology for Two DDR3 Devices
7.2.2.15.2.2 CK and ADDR_CTRL Routing, Two DDR3 Devices
ADVANCE INFORMATION
A1
A1
Figure 7-14 shows the CK routing for two DDR3 devices placed on the same side of the PCB. Figure 7-15
shows the corresponding ADDR_CTRL routing.
DDR_1V5
A3
A3
=
Rcp
Cac
Rcp
0.1 µF
AT
AT
AS+
AS-
A2
A2
Figure 7-14. CK Routing for Two Single-Side DDR3 Devices
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
427
AM5748, AM5746
www.ti.com
A1
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Rtt
A3
=
VTT
AT
AS
A2
ADVANCE INFORMATION
Figure 7-15. ADDR_CTRL Routing for Two Single-Side DDR3 Devices
A1
A1
To save PCB space, the two DDR3 memories may be mounted as a mirrored pair at a cost of increased
routing and assembly complexity. Figure 7-16 and Figure 7-17 show the routing for CK and ADDR_CTRL,
respectively, for two DDR3 devices mirrored in a single-pair configuration.
DDR_1V5
=
Rcp
Cac
Rcp
0.1 µF
AT
AT
AS+
AS-
A3
A3
A2
A2
Figure 7-16. CK Routing for Two Mirrored DDR3 Devices
428
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
A1
www.ti.com
Rtt
Figure 7-17. ADDR_CTRL Routing for Two Mirrored DDR3 Devices
7.2.2.15.3 One DDR3 Device
A single DDR3 device is supported on the DDR EMIF consisting of one ×16 DDR3 device arranged as
one bank (CS), 16 bits wide.
7.2.2.15.3.1 CK and ADDR_CTRL Topologies, One DDR3 Device
Figure 7-18 shows the topology of the CK net classes and Figure 7-19 shows the topology for the
corresponding ADDR_CTRL net classes.
DDR Differential CK Input Buffer
AS+
AS-
+ –
Clock Parallel
Terminator
DDR_1V5
Rcp
A1
Processor
Differential Clock
Output Buffer
A2
AT
Cac
+
–
Rcp
A1
A2
0.1 µF
AT
Routed as Differential Pair
Figure 7-18. CK Topology for One DDR3 Device
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
429
ADVANCE INFORMATION
=
VTT
AT
AS
A3
A2
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
AS
DDR Address and Control Input Buffers
Processor
Address and Control
Output Buffer
A1
Address and Control
Terminator
Rtt
AT
VTT
A2
Figure 7-19. ADDR_CTRL Topology for One DDR3 Device
7.2.2.15.3.2 CK and ADDR/CTRL Routing, One DDR3 Device
Figure 7-20 shows the CK routing for one DDR3 device placed on the same side of the PCB. Figure 7-21
shows the corresponding ADDR_CTRL routing.
A1
A1
ADVANCE INFORMATION
DDR_1V5
Rcp
Cac
Rcp
0.1 µF
AT
AT
=
AS+
AS-
A2
A2
Figure 7-20. CK Routing for One DDR3 Device
430
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
A1
www.ti.com
Rtt
AT
Figure 7-21. ADDR_CTRL Routing for One DDR3 Device
7.2.2.16 Data Topologies and Routing Definition
No matter the number of DDR3 devices used, the data line topology is always point to point, so its
definition is simple.
Care should be taken to minimize layer transitions during routing. If a layer transition is necessary, it is
better to transition to a layer using the same reference plane. If this cannot be accommodated, ensure
there are nearby ground vias to allow the return currents to transition between reference planes if both
reference planes are ground or vdds_ddr. Ensure there are nearby bypass capacitors to allow the return
currents to transition between reference planes if one of the reference planes is ground. The goal is to
minimize the size of the return current loops.
7.2.2.16.1 DQS and DQ/DM Topologies, Any Number of Allowed DDR3 Devices
DQS lines are point-to-point differential, and DQ/DM lines are point-to-point singled ended. Figure 7-22
and Figure 7-23 show these topologies.
Processor
DQS
IO Buffer
DQSn+
DQSn-
DDR
DQS
IO Buffer
Routed Differentially
n = 0, 1, 2, 3
Figure 7-22. DQS Topology
Processor
DQ and DM
IO Buffer
Dn
DDR
DQ and DM
IO Buffer
n = 0, 1, 2, 3
Figure 7-23. DQ/DM Topology
7.2.2.16.2 DQS and DQ/DM Routing, Any Number of Allowed DDR3 Devices
Figure 7-24 and Figure 7-25 show the DQS and DQ/DM routing.
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
431
ADVANCE INFORMATION
=
VTT
AS
A2
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
DQS
DQSn+
DQSn-
Routed Differentially
n = 0, 1, 2, 3
Figure 7-24. DQS Routing With Any Number of Allowed DDR3 Devices
ADVANCE INFORMATION
Dn
DQ and DM
n = 0, 1, 2, 3
Figure 7-25. DQ/DM Routing With Any Number of Allowed DDR3 Devices
7.2.2.17 Routing Specification
7.2.2.17.1 CK and ADDR_CTRL Routing Specification
Skew within the CK and ADDR_CTRL net classes directly reduces setup and hold margin and, thus, this
skew must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter
traces up to the length of the longest net in the net class and its associated clock. A metric to establish
this maximum length is Manhattan distance. The Manhattan distance between two points on a PCB is the
length between the points when connecting them only with horizontal or vertical segments. A reasonable
trace route length is to within a percentage of its Manhattan distance. CACLM is defined as Clock Address
Control Longest Manhattan distance.
Given the clock and address pin locations on the processor and the DDR3 memories, the maximum
possible Manhattan distance can be determined given the placement. Figure 7-26 and Figure 7-27 show
this distance for four loads and two loads, respectively. It is from this distance that the specifications on
the lengths of the transmission lines for the address bus are determined. CACLM is determined similarly
for other address bus configurations; that is, it is based on the longest net of the CK/ADDR_CTRL net
class. For CK and ADDR_CTRL routing, these specifications are contained in Table 7-12.
432
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
(A)
A1
A8
CACLMY
CACLMX
A8
(A)
A8
(A)
A8
(A)
A8
(A)
Rtt
A3
AT
Vtt
ADVANCE INFORMATION
=
A.
A3
A4
AS
A2
It is very likely that the longest CK/ADDR_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3
memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that
satisfies this criteria and use as the baseline for CK/ADDR_CTRL skew matching and length control.
The length of shorter CK/ADDR_CTRL stubs as well as the length of the terminator stub are not included in this
length calculation. Nonincluded lengths are grayed out in the figure.
Assuming A8 is the longest, CACLM = CACLMY + CACLMX + 300 mils.
The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.
Figure 7-26. CACLM for Four Address Loads on One Side of PCB
(A)
A1
A8
CACLMY
CACLMX
A8
(A)
A8
(A)
Rtt
A3
=
A.
AT
Vtt
AS
A2
It is very likely that the longest CK/ADDR_CTRL Manhattan distance will be for Address Input 8 (A8) on the DDR3
memories. CACLM is based on the longest Manhattan distance due to the device placement. Verify the net class that
satisfies this criteria and use as the baseline for CK/ADDR_CTRL skew matching and length control.
The length of shorter CK/ADDR_CTRL stubs as well as the length of the terminator stub are not included in this
length calculation. Nonincluded lengths are grayed out in the figure.
Assuming A8 is the longest, CACLM = CACLMY + CACLMX + 300 mils.
The extra 300 mils allows for routing down lower than the DDR3 memories and returning up to reach A8.
Figure 7-27. CACLM for Two Address Loads on One Side of PCB
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
433
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 7-12. CK and ADDR_CTRL Routing Specification(2)(3)
NO.
ADVANCE INFORMATION
MAX
UNIT
CARS31
A1+A2 length
PARAMETER
MIN
TYP
500(1)
ps
CARS32
A1+A2 skew
29
ps
CARS33
A3 length
125
ps
CARS34
(4)
A3 skew
6
ps
CARS35
A3 skew(5)
6
ps
CARS36
A4 length
125
ps
CARS37
A4 skew
6
ps
CARS38
AS length
5
17(1)
ps
CARS39
AS skew
1.3
14(1)
ps
CARS310
AS+/AS- length
5
12
ps
CARS311
AS+/AS- skew
1
ps
CARS312
AT length(6)
75
ps
CARS313
AT skew(7)
14
ps
CARS314
(8)
AT skew
CARS315
CK/ADDR_CTRL trace length
CARS316
Vias per trace
CARS317
Via count difference
1
(9)
CARS318
Center-to-center CK to other DDR3 trace spacing
CARS319
Center-to-center ADDR_CTRL to other DDR3 trace spacing(9)(10)
4w
CARS320
Center-to-center ADDR_CTRL to other ADDR_CTRL trace
spacing(9)
3w
CARS321
CK center-to-center spacing
CARS322
CK spacing to other net(9)
ps
1020
ps
3(1)
vias
1(15)
vias
4w
(11)(12)
4w
(13)
CARS323
Rcp
Zo-1
Zo
Zo+1
Ω
CARS324
Rtt(13)(14)
Zo-5
Zo
Zo+5
Ω
(1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of
rise time and fall time confirms desired operation.
(2) The use of vias should be minimized.
(3) Additional bypass capacitors are required when using the DDR_1V5 plane as the reference plane to allow the return current to jump
between the DDR_1V5 plane and the ground plane when the net class switches layers at a via.
(4) Non-mirrored configuration (all DDR3 memories on same side of PCB).
(5) Mirrored configuration (one DDR3 device on top of the board and one DDR3 device on the bottom).
(6) While this length can be increased for convenience, its length should be minimized.
(7) ADDR_CTRL net class only (not CK net class). Minimizing this skew is recommended, but not required.
(8) CK net class only.
(9) Center-to-center spacing is allowed to fall to minimum 2w for up to 1250 mils of routed length.
(10) The ADDR_CTRL net class of the other DDR EMIF is considered other DDR3 trace spacing.
(11) CK spacing set to ensure proper differential impedance.
(12) The most important thing to do is control the impedance so inadvertent impedance mismatches are not created. Generally speaking,
center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the singleended
impedance, Zo.
(13) Source termination (series resistor at driver) is specifically not allowed.
(14) Termination values should be uniform across the net class.
(15) Via count difference may increase by 1 only if accurate 3-D modeling of the signal flight times – including accurately modeled signal
propagation through vias – has been applied to ensure all segment skew maximums are not exceeded.
434
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
7.2.2.17.2 DQS and DQ Routing Specification
Skew within the DQS and DQ/DM net classes directly reduces setup and hold margin and thus this skew
must be controlled. The only way to practically match lengths on a PCB is to lengthen the shorter traces
up to the length of the longest net in the net class and its associated clock. As with CK and ADDR_CTRL,
a reasonable trace route length is to within a percentage of its Manhattan distance. DQLMn is defined as
DQ Longest Manhattan distance n, where n is the byte number. For a 32-bit interface, there are four
DQLMs, DQLM0-DQLM3. Likewise, for a 16-bit interface, there are two DQLMs, DQLM0-DQLM1.
NOTE
It is not required, nor is it recommended, to match the lengths across all bytes. Length
matching is only required within each byte.
DQLMX0
DB0
DB1
ADVANCE INFORMATION
Given the DQS and DQ/DM pin locations on the processor and the DDR3 memories, the maximum
possible Manhattan distance can be determined given the placement. Figure 7-28 shows this distance for
four loads. It is from this distance that the specifications on the lengths of the transmission lines for the
data bus are determined. For DQS and DQ/DM routing, these specifications are contained in Table 7-13.
DQ[0:7]/DM0/DQS0
DQ[8:15]/DM1/DQS1
DQLMX1
DQ[16:23]/DM2/DQS2
DB2
DQLMY0
DQLMX2
DQLMY3
DQLMY2
DB3
DQLMY1
DQ[24:31]/DM3/DQS3
DQLMX3
3
2
1
0
DB0 - DB3 represent data bytes 0 - 3.
There are four DQLMs, one for each byte (32-bit interface). Each DQLM is the longest Manhattan distance of the
byte; therefore:
DQLM0 = DQLMX0 + DQLMY0
DQLM1 = DQLMX1 + DQLMY1
DQLM2 = DQLMX2 + DQLMY2
DQLM3 = DQLMX3 + DQLMY3
Figure 7-28. DQLM for Any Number of Allowed DDR3 Devices
Table 7-13. Data Routing Specification(2)
MAX
UNIT
DRS31
NO.
DB0 length
PARAMETER
MIN
340
ps
DRS32
DB1 length
340
ps
DRS33
DB2 length
340
ps
DRS34
DB3 length
340
ps
DRS35
DBn skew(3)
5
ps
DRS36
DQSn+ to DQSn- skew
1
ps
DRS37
DQSn to DBn skew(3)(4)
5(10)
ps
DRS38
Vias per trace
2(1)
vias
DRS39
Via count difference
0(10)
vias
(6)
DRS310
Center-to-center DBn to other DDR3 trace spacing
DRS311
(7)
Center-to-center DBn to other DBn trace spacing
TYP
4
w(5)
3
w(5)
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
435
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Table 7-13. Data Routing Specification(2) (continued)
NO.
PARAMETER
MIN
TYP
MAX
UNIT
(8) (9)
DRS312
DQSn center-to-center spacing
DRS313
DQSn center-to-center spacing to other net
4
w(5)
(1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of
rise time and fall time confirms desired operation.
(2) External termination disallowed. Data termination should use built-in ODT functionality.
(3) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
(4) Each DQS pair is length matched to its associated byte.
(5) Center-to-center spacing is allowed to fall to minimum 2w for up to 1250 mils of routed length.
(6) Other DDR3 trace spacing means other DDR3 net classes not within the byte.
(7) This applies to spacing within the net classes of a byte.
(8) DQS pair spacing is set to ensure proper differential impedance.
(9) The most important thing to do is control the impedance so inadvertent impedance mismatches are not created. Generally speaking,
center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the singleended
impedance, Zo.
(10) Via count difference may increase by 1 only if accurate 3-D modeling of the signal flight times – including accurately modeled signal
propagation through vias – has been applied to ensure DBn skew and DQSn to DBn skew maximums are not exceeded.
ADVANCE INFORMATION
7.3
High Speed Differential Signal Routing Guidance
The High-Speed Interface Layout Guidelines Application Report (SPRAAR7) available from
http://www.ti.com/lit/pdf/spraar7 provides guidance for successful routing of the high speed differential
signals. This includes PCB stackup and materials guidance as well as routing skew, length and spacing
limits. TI supports only designs that follow the board design guidelines contained in the application report.
7.4
Power Distribution Network Implementation Guidance
The Sitara Processor Power Distribution Networks: Implementation and Analysis (SPRAC76) available
from http://www.ti.com/lit/pdf/sprac76 provides guidance for successful implementation of the power
distribution network. This includes PCB stackup guidance as well as guidance for optimizing the selection
and placement of the decoupling capacitors. TI supports only designs that follow the board design
guidelines contained in the application report.
7.5
Thermal Solution Guidance
The Thermal Design Guide for DSP and Arm Application Processors Application Report (SPRABI3)
available from http://www.ti.com/lit/pdf/sprabi3 and the AM572x Thermal Considerations Application
Report (SPRAC53) available from http://www.ti.com/lit/pdf/sprac53 provide guidance for successful
implementation of a thermal solution for system designs that contain an AM57xx application processor.
They provide background information on common terms and methods related to thermal solutions. Test
data and thermal calculations are also provided for a sample design. TI supports only designs that follow
the system design guidelines contained in the application reports. Devices must be operated within their
rated temperature ranges at all times to maintain proper function and rated Power On Hours.
7.6
7.6.1
Single-Ended Interfaces
General Routing Guidelines
The following paragraphs detail the routing guidelines that must be observed when routing the various
functional LVCMOS interfaces.
436
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
•
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Line spacing:
– For a line width equal to W, the spacing between two lines must be 2W, at least. This minimizes the
crosstalk between switching signals between the different lines. On the PCB, this is not achievable
everywhere (for example, when breaking signals out from the device package), but it is
recommended to follow this rule as much as possible. When violating this guideline, minimize the
length of the traces running parallel to each other (see Figure 7-29).
W
D+
•
•
•
7.6.2
SWPS040-185
Figure 7-29. Ground Guard Illustration
Length matching (unless otherwise specified):
– For bus or traces at frequencies less than 10 MHz, the trace length matching (maximum length
difference between the longest and the shortest lines) must be less than 25 mm.
– For bus or traces at frequencies greater than 10 MHz, the trace length matching (maximum length
difference between the longest and the shortest lines) must be less than 2.5 mm.
Characteristic impedance
– Unless otherwise specified, the characteristic impedance for single-ended interfaces is
recommended to be between 35-Ω and 65-Ω.
Multiple peripheral support
– For interfaces where multiple peripherals have to be supported in the star topology, the length of
each branch has to be balanced. Before closing the PCB design, it is highly recommended to verify
signal integrity based on simulations including actual PCB extraction.
QSPI Board Design and Layout Guidelines
The following section details the routing guidelines that must be observed when routing the QSPI
interfaces.
• The qspi1_sclk output signal must be looped back into the qspi1_rtclk input.
• The signal propagation delay from the qspi1_sclk ball to the QSPI device CLK input pin (A to C) must
be approximately equal to the signal propagation delay from the QSPI device CLK pin to the
qspi1_rtclk ball (C to D).
• The signal propagation delay from the QSPI device CLK pin to the qspi1_rtclk ball (C to D) must be
approximately equal to the signal propagation delay of the control and data signals between the QSPI
device and the SoC device (E to F, or F to E).
• The signal propagation delay from the qspi1_sclk signal to the series terminators (R2 = 10 Ω) near the
QSPI device must be < 450 pS (~7 cm as stripline or ~8 cm as microstrip)
• 50 Ω PCB routing is recommended along with series terminations, as shown in Figure 7-30.
• Propagation delays and matching:
– A to C = C to D = E to F.
– Matching skew: < 60 pS
– A to B < 450 pS
– B to C = as small as possible (<60 pS)
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
437
ADVANCE INFORMATION
S = 2 W = 200 µm
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Locate both R2 resistors
close together near the QSPI device
A
B
C
R1
R2
0 Ω*
10 Ω
R2
10 Ω
qspi1_sclk
QSPI device
clock input
D
qspi1_rtclk
ADVANCE INFORMATION
E
F
QSPI device
IOx, CS#
qspi1_d[x], qspi1_cs[y]
SPRS906_PCB_QSPI_01
Figure 7-30. QSPI Interface High Level Schematic
NOTE
*0 Ω resistor (R1), located as close as possible to the qspi1_sclk pin, is placeholder for finetuning if needed.
7.7
LJCB_REFN/P Connections
A Common Refclk Rx Architecture is required to be used for the device PCIe interface. Specifically, two
modes of Common Refclk Rx Architecture are supported:
• External REFCLK Mode: An common external 100 MHz clock source is distributed to both the Device
and the link partner
• Output REFCLK Mode: A 100 MHz HCSL clock source is output by the device and used by the link
partner
In External REFCLK Mode, a high-quality, low-jitter, differential HCSL 100 MHz clock source compliant to
the PCIe REFCLK AC Specifications should be provided on the Device’s ljcb_clkn / ljcb_clkp inputs.
Alternatively, an LVDS clock source can be used with the following additional requirements:
• External AC coupling capacitors described in Table 7-14 should be populated at the ljcb_clkn /
ljcb_clkp inputs.
• All termination requirements (ex. parallel 100 ohm termination) from the clock source manufacturer
should be followed.
In Output REFCLK Mode, the 100 MHz clock from the Device’s DPLL_PCIE_REF should be output on
the Device’s ljcb_clkn / ljcb_clkp pins and used as the HCSL REFCLK by the link partner. External nearside termination to ground described in Table 7-15 is required on both of the ljcb_clkn / ljcb_clkp outputs
in this mode.
438
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 7-14. LJCB_REFN/P Requirements in External LVDS REFCLK Mode
PARAMETER
MIN
TYP
ljcb_clkn / ljcb_clkp AC coupling capacitor value
100
ljcb_clkn / ljcb_clkp AC coupling capacitor package size
0402
MAX
UNIT
0603
EIA(1)(2)
nF
(1) EIA LxW units, i.e., a 0402 is a 40x20 mils surface mount capacitor.
(2) The physical size of the capacitor should be as small as practical. Use the same size on both lines in each pair placed side by side.
Table 7-15. LJCB_REFN/P Requirements in Output REFCLK Mode
PARAMETER
MIN
TYP
MAX
UNIT
ljcb_clkn / ljcb_clkp near-side termination to ground value
47.5
50
52.5
Ohms
7.8.1
Clock Routing Guidelines
32-kHz Oscillator Routing
When designing the printed-circuit board:
• Keep the crystal as close as possible to the crystal pins X1 and X2.
• Keep the trace lengths short and small to reduce capacitor loading and prevent unwanted noise
pickup.
• Place a guard ring around the crystal and tie the ring to ground to help isolate the crystal from
unwanted noise pickup.
• Keep all signals out from beneath the crystal and the X1 and X2 pins to prevent noise coupling.
• Finally, an additional local ground plane on an adjacent PCB layer can be added under the crystal to
shield it from unwanted pickup from traces on other layers of the board. This plane must be isolated
from the regular PCB ground plane and tied to the GND pin of the RTC. The plane must not be any
larger than the perimeter of the guard ring. Make sure that this ground plane does not contribute to
significant capacitance (a few pF) between the signal line and ground on the connections that run from
X1 and X2 to the crystal.
Cap
IC
X
1
Crystal
Via to GND
Cap
X
2
Local ground plane
SWPS040-196
Figure 7-31. Slow Clock PCB Requirements
7.8.2
Oscillator Ground Connection
Although the impedance of a ground plane is low it is, of course, not zero. Therefore, any noise current in
the ground plane causes a voltage drop in the ground. Figure 7-32 shows the grounding scheme for slow
(low frequency) clock generated from the internal oscillator.
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
439
ADVANCE INFORMATION
7.8
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
Device
rtc_osc_xo
rtc_osc_xi_clkin32
Rd
(Optional)
Crystal
Cf2
Cf1
SPRS85v_PCB_CLK_OSC_2
ADVANCE INFORMATION
Figure 7-32. Grounding Scheme for Low-Frequency Clock
Figure 7-33 shows the grounding scheme for high-frequency clock.
Device
xi_oscj
xo_oscj
vssa_oscj
Rd
Crystal
Cf1
(Optional)
Cf2
SPRS85v_PCB_CLK_OSC_3
(1)
j in *_osc = 0 or 1
Figure 7-33. Grounding Scheme for High-Frequency Clock
440
Applications, Implementation, and Layout
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
8 Device and Documentation Support
TI offers an extensive line of development tools, including methods to evaluate the performance of the
processors, generate code, develop algorithm implementations, and fully integrate and debug software
and hardware modules as listed below.
8.1
Device Nomenclature
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all
microprocessors (MPUs) and support tools. Each device has one of three prefixes: X, P, or null (no prefix)
(for example, AM574x). Texas Instruments recommends two of three possible prefix designators for its
support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development
from engineering prototypes (TMDX) through fully qualified production devices and tools (TMDS).
X
Experimental device that is not necessarily representative of the final device's electrical
specifications and may not use production assembly flow.
P
Prototype device that is not necessarily the final silicon die and may not necessarily meet
final electrical specifications.
null
Production version of the silicon die that is fully qualified.
Support tool development evolutionary flow:
TMDX
Development-support product that has not yet completed Texas Instruments internal
qualification testing.
TMDS
Fully-qualified development-support product.
X and P devices and TMDX development-support tools are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
Production devices and TMDS development-support tools have been characterized fully, and the quality
and reliability of the device have been demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices (X or P) have a greater failure rate than the standard production
devices. Texas Instruments recommends that these devices not be used in any production system
because their expected end-use failure rate still is undefined. Only qualified production devices are to be
used.
For orderable part numbers of AM574x devices in the ABZ package type, see the Package Option
Addendum of this document, the TI website (www.ti.com), or contact your TI sales representative.
Device and Documentation Support
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
441
ADVANCE INFORMATION
Device development evolutionary flow:
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
8.1.1
www.ti.com
Standard Package Symbolization
SITARA
TM
aBBBBBBrPPPzYyTSs
XXXXXXX
ZZZ G1
YYY
PIN ONE INDICATOR
ADVANCE INFORMATION
O
SPRS906_PACK_01
Figure 8-1. Printed Device Reference
NOTE
Some devices have a cosmetic circular marking visible on the top of the device package
which results from the production test process. These markings are cosmetic only with no
reliability impact.
8.1.2
Device Naming Convention
Table 8-1. Nomenclature Description
FIELD PARAMETER
FIELD DESCRIPTION
VALUE
a
Device evolution stage
X
Prototype
P
Preproduction (production test flow, no reliability data)
BBBBBB
r
PPP
z
BLANK
Production
Base production part
number
AM5748
High Tier (See Table 3-1, Device Comparison)
AM5746
Low Tier (See Table 3-1, Device Comparison)
Device revision
BLANK
SR 1.0
Package Designator
Device Speed
ABZ
X
OTHER
Yy
Device type
E
BLANK
T
Temperature
(2)
A
BLANK
Ss
Security Identifier
YYY
442
ABZ S-PBGA-N760 (23 mm × 23 mm) Package
High speed grade (see , Speed Grade Maximum Frequency)
Alternate speed grade
All industrial protocols enabled (basic protocols plus EtherCAT slave and
POWERLINK slave)
Basic Industrial protocols enabled
Extended (see Section 5.4, Recommended Operating Conditions)
Commercial (see Section 5.4, Recommended Operating Conditions)
S
High-Security device, Secure Boot Supported
Ss
Dummy key High-Security device, Secure Boot Supported
BLANK
XXXXXXX
DESCRIPTION
General purpose device
Lot Trace Code (LTC)
Production Code; For TI use only
Device and Documentation Support
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
Table 8-1. Nomenclature Description (continued)
FIELD PARAMETER
ZZZ
FIELD DESCRIPTION
VALUE
DESCRIPTION
Production Code; For TI use only
O
Pin one designator
G1
ECAT—Green package designator
(1) To designate the stages in the product development cycle, TI assigns prefixes to the part numbers. These prefixes represent
evolutionary stages of product development from engineering prototypes through fully qualified production devices.
Prototype devices are shipped against the following disclaimer:
“This product is still in development and is intended for internal evaluation purposes.”
Notwithstanding any provision to the contrary, TI makes no warranty expressed, implied, or statutory, including any implied warranty of
merchantability of fitness for a specific purpose, of this device.
(2) Applies to device max junction temperature.
NOTE
BLANK in the symbol or part number is collapsed so there are no gaps between characters.
Tools and Software
The following products support development for AM574x platforms:
AM574x Clock Tree Tool is interactive clock tree configuration software that allows the user to
visualize the device clock tree, interact with clock tree elements and view the effect on PRCM
registers, interact with the PRCM registers and view the effect on the device clock tree, and view a
trace of all the device registers affected by the user interaction with the clock tree.
AM574x Pin Mux Utility is an interactive application that helps a system designer select the
appropriate pin-multiplexing configuration for their device-based product design. The Pin Mux Utility
provides a way to select valid IO Sets of specific peripheral interfaces to ensure the pinmultiplexing
configuration selected for a design only uses valid IO Sets supported by the device.
For a complete listing of development-support tools for the processor platform, visit the Texas Instruments
website at www.ti.com. For information on pricing and availability, contact the nearest TI field sales office
or authorized distributor.
8.3
Documentation Support
The following documents describe the AM574x devices.
8.3.1
TRM
AM574x, AM576x Sitara™ Processors Silicon Revision 1.0 Texas Instruments Sitara™
Families of Products Technical Reference Manual Details the integration, the
environment, the functional description, and the programming models for each peripheral
and subsystem in the AM574x family of devices.
Errata
AM574x, AM576x Sitara™ Processors Silicon Revision 1.0 Texas Instruments Sitara™
Family of Products Silicon Errata Describes known advisories on silicon and provides
workarounds.
FCC Warning
This equipment is intended for use in a laboratory test environment only. It generates, uses, and can
radiate radio frequency energy and has not been tested for compliance with the limits of computing
devices pursuant to subpart J of part 15 of FCC rules, which are designed to provide reasonable
protection against radio frequency interference. Operation of this equipment in other environments may
cause interference with radio communications, in which case the user at his own expense will be
required to take whatever measures may be required to correct this interference.
8.3.2
Information About Cautions and Warnings
This book may contain cautions and warnings.
Device and Documentation Support
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
443
ADVANCE INFORMATION
8.2
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
CAUTION
This is an example of a caution statement.
A caution statement describes a situation that could potentially damage your
software or equipment.
WARNING
This is an example of a warning statement.
A warning statement describes a situation that could potentially cause
harm to you.
The information in a caution or a warning is provided for your protection. Read each caution and warning
carefully.
ADVANCE INFORMATION
8.4
Receiving Notification of Documentation Updates
To receive notification of documentation updates — including silicon errata — go to the product folder for
your device on www.ti.com. In the upper right-hand corner, click the "Alert me" button. This registers you
to receive a weekly digest of product information that has changed (if any). For change details, check the
revision history of any revised document.
8.5
Related Links
The table below lists quick access links. Categories include technical documents, support and community
resources, tools and software, and quick access to order now.
Table 8-2. Related Links
8.6
PARTS
PRODUCT FOLDER
ORDER NOW
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
AM5748
Click here
Click here
Click here
Click here
Click here
AM5746
Click here
Click here
Click here
Click here
Click here
Community Resources
The following links connect to TI community resources. Linked contents are provided "AS IS" by the
respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views;
see TI's Terms of Use.
TI Embedded Processors Wiki Texas Instruments Embedded Processors Wiki.
Established to help developers get started with Embedded Processors from Texas
Instruments and to foster innovation and growth of general knowledge about the hardware
and software surrounding these devices.
8.7
Trademarks
ICEPick is a trademark of Texas Instruments.
Neon, CoreSight are trademarks of Arm Limited.
Arm, Cortex are registered trademarks of Arm Limited.
HDQ is a trademark of Benchmarq.
QSPI is a trademark of Cadence Design Systems, Inc.
1-Wire is a registered trademark of Dallas Semiconductor.
HDMI is a trademark of HDMI Licensing, LLC.
USSE is a trademark of Imagination Technologies Ltd.
PowerVR is a registered trademark of Imagination Technologies Ltd.
JTAG is a registered trademark of JTAG Technologies, Inc.
444
Device and Documentation Support
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
AM5748, AM5746
www.ti.com
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
MMC is a trademark of MultiMediaCard Association.
PCI Express is a registered trademark of PCI-SIG.
SD is a trademark of Toshiba Corporation.
Vivante is a registered trademark of Vivante Corporation.
All other trademarks are the property of their respective owners.
8.8
Trademarks
MMC and eMMC are trademarks of MultiMediaCard Association.
8.9
Electrostatic Discharge Caution
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
Recipient agrees to not knowingly export or re-export, directly or indirectly, any product or technical data
(as defined by the U.S., EU, and other Export Administration Regulations) including software, or any
controlled product restricted by other applicable national regulations, received from disclosing party under
nondisclosure obligations (if any), or any direct product of such technology, to any destination to which
such export or re-export is restricted or prohibited by U.S. or other applicable laws, without obtaining prior
authorization from U.S. Department of Commerce and other competent Government authorities to the
extent required by those laws.
8.11 Glossary
TI Glossary This glossary lists and explains terms, acronyms, and definitions.
Device and Documentation Support
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
445
ADVANCE INFORMATION
8.10 Export Control Notice
AM5748, AM5746
SPRS982E – DECEMBER 2016 – REVISED MARCH 2018
www.ti.com
9 Mechanical Packaging and Orderable Information
The following pages include mechanical packaging and orderable information. This information is the most
current data available for the designated devices. This data is subject to change without notice and
revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.
Mechanical Data
446
Mechanical Packaging and Orderable Information
Copyright © 2016–2018, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: AM5748 AM5746
ADVANCE INFORMATION
9.1
PACKAGE OPTION ADDENDUM
www.ti.com
2-Jun-2018
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
Lead/Ball Finish
MSL Peak Temp
(2)
(6)
(3)
Op Temp (°C)
Device Marking
(4/5)
XAM5746ABZXEA
PREVIEW
FCBGA
ABZ
760
1
TBD
Call TI
Call TI
-40 to 105
XAM5748ABZXEA
ACTIVE
FCBGA
ABZ
760
1
TBD
Call TI
Call TI
-40 to 105
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based
flame retardants must also meet the <=1000ppm threshold requirement.
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
Samples
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s noncompliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated