LINER LTC2188 16-bit, 20msps low noise dual adc Datasheet

LTC2270
16-Bit, 20Msps
Low Noise Dual ADC
FEATURES
DESCRIPTION
n
The LTC®2270 is a two-channel simultaneous sampling
16-bit A/D converter designed for digitizing high frequency,
wide dynamic range signals. It is perfect for demanding
applications with AC performance that includes 84.1dB
SNR and 99dB spurious free dynamic range (SFDR).
n
n
n
n
n
n
n
n
n
n
n
n
Two-Channel Simultaneously Sampling ADC
84.1dB SNR (46μVRMS Input Referred Noise)
99dB SFDR
±2.3LSB INL(Max)
Low Power: 160mW Total, 80mW per Channel
Single 1.8V Supply
CMOS, DDR CMOS, or DDR LVDS Outputs
Selectable Input Ranges: 1VP-P to 2.1VP-P
200MHz Full Power Bandwidth S/H
Shutdown and Nap Modes
Serial SPI Port for Configuration
Pin Compatible with
LTC2180: 16-Bit, 25Msps, 78mW
LTC2140-14: 14-Bit, 25Msps, 50mW
64-Lead (9mm × 9mm) QFN Package
DC specs include ±1LSB INL (typ), ±0.2LSB DNL (typ)
and no missing codes over temperature. The transition
noise is 1.44LSBRMS.
The digital outputs can be either full rate CMOS, Double
Data Rate CMOS, or Double Data Rate LVDS. A separate
output power supply allows the CMOS output swing to
range from 1.2V to 1.8V.
The ENC+ and ENC– inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of
clock duty cycles.
APPLICATIONS
n
n
n
n
Low Power Instrumentation
Software Defined Radios
Portable Medical Imaging
Multi-Channel Data Acquisition
L, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
1.8V
VDD
Integral Non-Linearity (INL)
1.8V
OVDD
2.0
1.5
CH 2
ANALOG
INPUT
D1_15
t
t
t
D1_0
16-BIT
ADC CORE
S/H
16-BIT
ADC CORE
S/H
OUTPUT
DRIVERS
D2_15
t
t
t
D2_0
1.0
CMOS,
DDR CMOS
OR DDR LVDS
OUTPUTS
INL ERROR (LSB)
CH 1
ANALOG
INPUT
0.5
0.0
–0.5
–1.0
–1.5
–2.0
20MHz
CLOCK
0
CLOCK
CONTROL
16384
32768
49152
OUTPUT CODE
65536
2270 TA02
2270 TA01
GND
OGND
2270f
1
LTC2270
ABSOLUTE MAXIMUM RATINGS
(Notes 1, 2)
Supply Voltages (VDD, OVDD) ....................... –0.3V to 2V
Analog Input Voltage (AIN+, AIN –,
PAR/SER, SENSE) (Note 3) .......... –0.3V to (VDD + 0.2V)
Digital Input Voltage (ENC+, ENC–, CS,
SDI, SCK) (Note 4) .................................... –0.3V to 3.9V
SDO (Note 4)............................................. –0.3V to 3.9V
Digital Output Voltage ................ –0.3V to (OVDD + 0.3V)
Operating Temperature Range
LTC2270C ................................................ 0°C to 70°C
LTC2270I .............................................–40°C to 85°C
Storage Temperature Range .................. –65°C to 150°C
PIN CONFIGURATIONS
FULL-RATE CMOS OUTPUT MODE
DOUBLE DATA RATE CMOS OUTPUT MODE
TOP VIEW
64 VDD
63 SENSE
62 VREF
61 SDO
60 OF1
59 OF2
58 D1_15
57 D1_14
56 D1_13
55 D1_12
54 D1_11
53 D1_10
52 D1_9
51 D1_8
50 D1_7
49 D1_6
64 VDD
63 SENSE
62 VREF
61 SDO
60 OF2_1
59 DNC
58 D1_14_15
57 DNC
56 D1_12_13
55 DNC
54 D1_10_11
53 DNC
52 D1_8_9
51 DNC
50 D1_6_7
49 DNC
TOP VIEW
VDD 1
VCM1 2
GND 3
AIN1+ 4
AIN1– 5
GND 6
REFH 7
REFL 8
REFH 9
REFL 10
PAR/SER 11
AIN2+ 12
AIN2– 13
GND 14
VCM2 15
VDD 16
65
GND
48 D1_4_5
47 DNC
46 D1_2_3
45 DNC
44 D1_0_1
43 DNC
42 OVDD
41 OGND
40 CLKOUT+
39 CLKOUT–
38 D2_14_15
37 DNC
36 D2_12_13
35 DNC
34 D2_10_11
33 DNC
VDD 17
ENC+ 18
ENC– 19
CS 20
SCK 21
SDI 22
DNC 23
D2_0_1 24
DNC 25
D2_2_3 26
DNC 27
D2_4_5 28
DNC 29
D2_6_7 30
DNC 31
D2_8_9 32
65
GND
48 D1_5
47 D1_4
46 D1_3
45 D1_2
44 D1_1
43 D1_0
42 OVDD
41 OGND
40 CLKOUT+
39 CLKOUT–
38 D2_15
37 D2_14
36 D2_13
35 D2_12
34 D2_11
33 D2_10
VDD 17
ENC+ 18
ENC– 19
CS 20
SCK 21
SDI 22
D2_0 23
D2_1 24
D2_2 25
D2_3 26
D2_4 27
D2_5 28
D2_6 29
D2_7 30
D2_8 31
D2_9 32
VDD 1
VCM1 2
GND 3
AIN1+ 4
AIN1– 5
GND 6
REFH 7
REFL 8
REFH 9
REFL 10
PAR/SER 11
AIN2+ 12
AIN2– 13
GND 14
VCM2 15
VDD 16
UP PACKAGE
64-LEAD (9mm s 9mm) PLASTIC QFN
TJMAX = 150°C, θJA = 20°C/W
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB
UP PACKAGE
64-LEAD (9mm s 9mm) PLASTIC QFN
TJMAX = 150°C, θJA = 20°C/W
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB
2270f
2
LTC2270
PIN CONFIGURATIONS
DOUBLE DATA RATE LVDS OUTPUT MODE
64 VDD
63 SENSE
62 VREF
61 SDO
60 OF2_1+
59 OF2_1–
58 D1_14_15+
57 D1_14_15–
56 D1_12_13+
55 D1_12_13–
54 D1_10_11+
53 D1_10_11–
52 D1_8_9+
51 D1_8_9–
50 D1_6_7+
49 D1_6_7–
TOP VIEW
VDD 1
VCM1 2
GND 3
AIN1+ 4
AIN1– 5
GND 6
REFH 7
REFL 8
REFH 9
REFL 10
PAR/SER 11
AIN2+ 12
AIN2– 13
GND 14
VCM2 15
VDD 16
48 D1_4_5+
47 D1_4_5–
46 D1_2_3+
45 D1_2_3–
44 D1_0_1+
43 D1_0_1–
42 OVDD
41 OGND
40 CLKOUT+
39 CLKOUT–
38 D2_14_15+
37 D2_14_15–
36 D2_12_13+
35 D2_12_13–
34 D2_10_11+
33 D2_10_11–
VDD 17
ENC+ 18
ENC– 19
CS 20
SCK 21
SDI 22
D2_0_1– 23
D2_0_1+ 24
D2_2_3– 25
D2_2_3+ 26
D2_4_5– 27
D2_4_5+ 28
D2_6_7– 29
D2_6_7+ 30
D2_8_9– 31
D2_8_9+ 32
65
GND
UP PACKAGE
64-LEAD (9mm s 9mm) PLASTIC QFN
TJMAX = 150°C, θJA = 20°C/W
EXPOSED PAD (PIN 65) IS GND, MUST BE SOLDERED TO PCB
ORDER INFORMATION
LEAD FREE FINISH
TAPE AND REEL
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC2270CUP#PBF
LTC2270CUP#TRPBF
LTC2270UP
64-Lead (9mm × 9mm) Plastic QFN
0°C to 70°C
LTC2270IUP#PBF
LTC2270IUP#TRPBF
LTC2270UP
64-Lead (9mm × 9mm) Plastic QFN
–40°C to 85°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/
2270f
3
LTC2270
CONVERTER CHARACTERISTICS The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Resolution (No Missing Codes)
l
16
Integral Linearity Error
Differential Analog Input (Note 6)
l
–2.3
±1
2.3
LSB
Differential Linearity Error
Differential Analog Input
l
–0.8
±0.2
0.8
LSB
Offset Error
(Note 7)
l
–7
±1.3
7
mV
Gain Error
Internal Reference
External Reference
–1.6
±1.2
–0.3
1
%FS
%FS
l
Offset Drift
Full-Scale Drift
Internal Reference
External Reference
Bits
±10
μV/°C
±30
±10
ppm/°C
ppm/°C
Gain Matching
l
–0.2
±0.06
0.2
%FS
Offset Matching
l
–10
±1.5
10
mV
Transition Noise
1.44
LSBRMS
ANALOG INPUT
The l denotes the specifications which apply over the full operating temperature range, otherwise
specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
VIN
Analog Input Range (AIN+ – AIN–)
1.7V < VDD < 1.9V
l
VIN(CM)
Analog Input Common Mode (AIN+ + AIN–)/2
Differential Analog Input (Note 8)
l
0.65
VCM
VCM + 200mV
V
VSENSE
External Voltage Reference Applied to SENSE External Reference Mode
l
0.625
1.250
1.300
V
IINCM
Analog Input Common Mode Current
Per Pin, 20Msps
IIN1
Analog Input Leakage Current (No Encode)
0 < AIN+, AIN– < VDD
l
–1
1
μA
IIN2
PAR/SER Input Leakage Current
0 < PAR/SER < VDD
l
–1
1
μA
IIN3
SENSE Input Leakage Current
0.625 < SENSE < 1.3V
l
–2
2
μA
tAP
Sample-and-Hold Acquisition Delay Time
tJITTER
Sample-and-Hold Acquisition Delay Jitter
CMRR
Analog Input Common Mode Rejection Ratio
BW-3B
Full-Power Bandwidth
1 to 2.1
32
0
Single-Ended Encode
Differential Encode
Figure 5 Test Circuit
VP-P
μA
ns
85
100
fsRMS
fsRMS
80
dB
200
MHz
2270f
4
LTC2270
DYNAMIC ACCURACY
The l denotes the specifications which apply over the full operating temperature range,
otherwise specifications are at TA = 25°C. AIN = –1dBFS. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
SNR
Signal-to-Noise Ratio
1.4MHz Input
5MHz Input
30MHz Input
70MHz Input
SFDR
Spurious Free Dynamic Range, 2nd Harmonic
Spurious Free Dynamic Range, 3rd Harmonic
Spurious Free Dynamic Range, 4th Harmonic or Higher
S/(N+D)
Signal-to-Noise Plus Distortion Ratio
Crosstalk
MIN
1.4MHz Input
5MHz Input
30MHz Input
70MHz Input
1.4MHz Input
5MHz Input
30MHz Input
70MHz Input
1.4MHz Input
5MHz Input
30MHz Input
70MHz Input
1.4MHz Input
5MHz Input
30MHz Input
70MHz Input
10MHz Input
l
82.3
l
90
l
92
l
95
l
81.9
TYP
MAX
UNITS
84.1
84.1
83.8
82.7
dBFS
dBFS
dBFS
dBFS
99
98
98
90
dBFS
dBFS
dBFS
dBFS
99
98
98
96
dBFS
dBFS
dBFS
dBFS
110
110
105
100
dBFS
dBFS
dBFS
dBFS
83.9
83.9
83.7
82.0
dBFS
dBFS
dBFS
dBFS
–110
dBc
INTERNAL REFERENCE CHARACTERISTICS
The l denotes the specifications which apply over the
full operating temperature range, otherwise specifications are at TA = 25°C. (Note 5)
PARAMETER
VCM Output Voltage
CONDITIONS
IOUT = 0
l
MIN
TYP
MAX
0.5 • VDD – 25mV
0.5 • VDD
0.5 • VDD + 25mV
VCM Output Temperature Drift
±25
VCM Output Resistance
–600μA < IOUT < 1mA
VREF Output Voltage
IOUT = 0
VREF Output Temperature Drift
1.230
1.250
±25
VREF Output Resistance
–400μA < IOUT < 1mA
VREF Line Regulation
1.7V < VDD < 1.9V
7
0.6
V
ppm/°C
4
l
UNITS
Ω
1.270
V
ppm/°C
Ω
mV/V
2270f
5
LTC2270
DIGITAL INPUTS AND OUTPUTS
The l denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
ENCODE INPUTS (ENC+, ENC– )
Differential Encode Mode (ENC– Not Tied to GND)
VID
Differential Input Voltage
(Note 8)
l
0.2
VICM
Common Mode Input Voltage
Internally Set
Externally Set (Note 8)
l
1.1
1.6
V
V
l
0.2
3.6
V
V
1.2
VIN
Input Voltage Range
ENC+, ENC– to GND
RIN
Input Resistance
(See Figure 10)
10
kΩ
CIN
Input Capacitance
(Note 8)
3.5
pF
Single-Ended Encode Mode (ENC– Tied to GND)
VIH
High Level Input Voltage
VDD = 1.8V
l
VIL
Low Level Input Voltage
VDD = 1.8V
l
l
1.2
V
0.6
V
VIN
Input Voltage Range
ENC+ to GND
RIN
Input Resistance
(See Figure 11)
30
kΩ
CIN
Input Capacitance
(Note 8)
3.5
pF
0
3.6
V
DIGITAL INPUTS (CS, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)
VIH
High Level Input Voltage
VDD = 1.8V
l
VIL
Low Level Input Voltage
VDD = 1.8V
l
l
IIN
Input Current
VIN = 0V to 3.6V
CIN
Input Capacitance
(Note 8)
1.3
V
–10
0.6
V
10
μA
3
pF
200
Ω
SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2kΩ Pull-Up Resistor if SDO is Used)
ROL
Logic Low Output Resistance to GND
VDD = 1.8V, SDO = 0V
IOH
Logic High Output Leakage Current
SDO = 0V to 3.6V
COUT
Output Capacitance
(Note 8)
l
–10
10
μA
3
pF
1.790
V
DIGITAL DATA OUTPUTS (CMOS MODES: FULL DATA RATE AND DOUBLE DATA RATE)
OVDD = 1.8V
VOH
High Level Output Voltage
IO = –500μA
l
VOL
Low Level Output Voltage
IO = 500μA
l
1.750
0.010
0.050
V
OVDD = 1.5V
VOH
High Level Output Voltage
IO = –500μA
1.488
V
VOL
Low Level Output Voltage
IO = 500μA
0.010
V
OVDD = 1.2V
VOH
High Level Output Voltage
IO = –500μA
1.185
V
VOL
Low Level Output Voltage
IO = 500μA
0.010
V
DIGITAL DATA OUTPUTS (LVDS MODE)
VOD
Differential Output Voltage
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
l
247
350
175
454
VOS
Common Mode Output Voltage
100Ω Differential Load, 3.5mA Mode
100Ω Differential Load, 1.75mA Mode
l
1.125
1.250
1.250
1.375
RTERM
On-Chip Termination Resistance
Termination Enabled, OVDD = 1.8V
100
mV
mV
V
V
Ω
2270f
6
LTC2270
POWER REQUIREMENTS
The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 9)
SYMBOL PARAMETER
CONDITIONS
MIN
TYP
MAX
1.9
UNITS
CMOS Output Modes: Full Data Rate and Double Data Rate
VDD
Analog Supply Voltage
(Note 10)
l
1.7
1.8
OVDD
Output Supply Voltage
(Note 10)
l
1.1
1.8
1.9
V
IVDD
Analog Supply Current
DC Input
Sine Wave Input
l
89
89.5
100
mA
mA
IOVDD
Digital Supply Current
Sine Wave Input, OVDD = 1.2V
PDISS
Power Dissipation
DC Input
Sine Wave Input, OVDD = 1.2V
l
160
164
180
mW
mW
(Note 10)
l
1.7
1.8
1.9
V
l
1.7
1.8
2
V
mA
LVDS Output Mode
VDD
Analog Supply Voltage
OVDD
Output Supply Voltage
(Note 10)
IVDD
Analog Supply Current
Sine Input, 1.75mA Mode
Sine Input, 3.5mA Mode
IOVDD
Digital Supply Current
(0VDD = 1.8V)
Sine Input, 1.75mA Mode
Sine Input, 3.5mA Mode
Power Dissipation
Sine Input, 1.75mA Mode
Sine Input, 3.5mA Mode
PDISS
1.9
V
l
91
93
105
mA
mA
l
38
73
82
mA
mA
l
232
299
337
mW
mW
All Output Modes
PSLEEP
Sleep Mode Power
0.5
mW
PNAP
Nap Mode Power
12
mW
PDIFFCLK
Power Increase with Differential Encode Mode Enabled
(No increase for Nap or Sleep Modes)
20
mW
TIMING CHARACTERISTICS
The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
fS
Sampling Frequency
(Note 10)
l
1
20
MHz
tL
ENC Low Time (Note 8)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l
l
23.5
2
25
25
500
500
ns
ns
tH
ENC High Time (Note 8)
Duty Cycle Stabilizer Off
Duty Cycle Stabilizer On
l
l
23.5
2
25
25
500
500
ns
ns
tAP
Sample-and-Hold Acquisition Delay Time
SYMBOL
PARAMETER
0
CONDITIONS
ns
MIN
TYP
MAX
UNITS
Digital Data Outputs (CMOS Modes: Full Data Rate and Double Data Rate)
CL = 5pF (Note 8)
l
1.1
1.7
3.1
ns
ENC to CLKOUT Delay
CL = 5pF (Note 8)
l
1
1.4
2.6
ns
DATA to CLKOUT Skew
tD – tC (Note 8)
l
0
0.3
0.6
ns
Pipeline Latency
Full Data Rate Mode
Double Data Rate Mode
6
6.5
Cycles
Cycles
tD
ENC to Data Delay
tC
tSKEW
6
6.5
2270f
7
LTC2270
TIMING CHARACTERISTICS
The l denotes the specifications which apply over the full operating temperature
range, otherwise specifications are at TA = 25°C. (Note 5)
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
MAX
UNITS
Digital Data Outputs (LVDS Mode)
tD
ENC to Data Delay
CL = 5pF (Note 8)
l
1.1
1.8
3.2
ns
tC
ENC to CLKOUT Delay
CL = 5pF (Note 8)
l
1
1.5
2.7
ns
tSKEW
DATA to CLKOUT Skew
tD – tC (Note 8)
l
0
0.3
0.6
ns
6.5
Cycles
Pipeline Latency
6.5
SPI Port Timing (Note 8)
l
l
40
250
ns
ns
CS to SCK Setup Time
l
5
ns
tH
SCK to CS Setup Time
l
5
ns
tDS
SDI Setup Time
l
5
ns
tDH
SDI Hold Time
l
5
tDO
SCK Falling to SDO Valid
tSCK
SCK Period
tS
Write Mode
Readback Mode, CSDO = 20pF, RPULLUP = 2k
Readback Mode, CSDO = 20pF, RPULLUP = 2k
Note 1: Stresses beyond those listed under Absolute Maximum Ratings
may cause permanent damage to the device. Exposure to any Absolute
Maximum Rating condition for extended periods may affect device
reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND
shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above VDD, they
will be clamped by internal diodes. This product can handle input currents
of greater than 100mA below GND or above VDD without latchup.
Note 4: When these pin voltages are taken below GND they will be
clamped by internal diodes. When these pin voltages are taken above VDD
they will not be clamped by internal diodes. This product can handle input
currents of greater than 100mA below GND without latchup.
Note 5: VDD = OVDD = 1.8V, fSAMPLE = 20MHz, LVDS outputs, differential
ENC+/ENC– = 2VP-P sine wave, input range = 2.1VP-P with differential drive,
unless otherwise noted.
l
ns
125
ns
Note 6: Integral nonlinearity is defined as the deviation of a code from a
best fit straight line to the transfer curve. The deviation is measured from
the center of the quantization band.
Note 7: Offset error is the offset voltage measured from –0.5 LSB when
the output code flickers between 0000 0000 0000 0000 and 1111 1111
1111 1111 in 2’s complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: VDD = 1.8V, fSAMPLE = 20MHz, CMOS outputs, ENC+ = single-ended
1.8V square wave, ENC– = 0V, input range = 2.1VP-P with differential drive,
5pF load on each digital output unless otherwise noted. The supply current
and power dissipation specifications are totals for the entire IC, not per
channel.
Note 10: Recommended operating conditions.
2270f
8
LTC2270
TYPICAL PERFORMANCE CHARACTERISTICS
Integral Non-Linearity (INL)
2.0
1.0
1.5
0.8
0
–20
0.6
0.5
0.0
–0.5
–1.0
0.4
AMPLITUDE (dBFS)
DNL ERROR (LSB)
1.0
INL ERROR (LSB)
64k Point FFT, fIN = 1.4MHz,
–1dBFS, 20Msps
Differential Non-Linearity (DNL)
0.2
0.0
–0.2
–0.4
–40
–60
–80
–100
–0.6
–1.5
–120
–0.8
–2.0
–1.0
65536
–140
0
16384
32768
49152
OUTPUT CODE
2270 G01
–20
–20
–20
–40
–40
–40
AMPLITUDE (dBFS)
0
AMPLITUDE (dBFS)
–60
–80
–100
–100
–120
–120
–140
10
–140
0
2
4
6
FREQUENCY (MHz)
8
2270 G04
10
40000
–20
–20
35000
–40
–40
30000
25000
–60
COUNT
–80
15000
–100
10000
–120
2
4
6
FREQUENCY (MHz)
8
10
2270 G07
–140
0
2
4
6
FREQUENCY (MHz)
8
10
0
N+4
0
5000
N+3
–140
20000
N+2
AMPLITUDE (dBFS)
0
–120
10
Shorted Input Histogram
0
–100
8
2270 G06
64k Point 2-Tone FFT, fIN = 14.8,
15.2MHz, –7dBFS, 20Msps
–80
4
6
FREQUENCY (MHz)
2
2270 G05
64k Point FFT, fIN = 70.3MHz,
–1dBFS, 20Msps
–60
0
N
8
N+1
4
6
FREQUENCY (MHz)
N-1
2
N-2
0
N+6
–140
–80
N+5
–120
–60
N-3
AMPLITUDE (dBFS)
0
–100
10
64k Point FFT, fIN = 30.3MHz,
–1dBFS, 20Msps
0
–80
8
2270 G03
64k Point FFT, fIN = 10.1MHz,
–1dBFS, 20Msps
–60
4
6
FREQUENCY (MHz)
2
2270 G02
64k Point FFT, fIN = 5.1MHz,
–1dBFS, 20Msps
AMPLITUDE (dBFS)
0
65536
N-4
32768
49152
OUTPUT CODE
N-5
16384
N-6
0
OUTPUT CODE
2270 G08
2270 G09
2270f
9
LTC2270
TYPICAL PERFORMANCE CHARACTERISTICS
2nd, 3rd Harmonic vs Input
Frequency, –1dBFS, 20Msps,
2.1V Range
SNR vs Input Frequency, –1dBFS,
20Msps, 2.1V Range
105
84
100
100
SINGLE-ENDED
ENCODE
82
DIFFERENTIAL
ENCODE
81
80
79
0
20
40
60
80 100 120
INPUT FREQUENCY (MHz)
95
3RD
90
85
2ND
80
75
70
140
2ND AND 3RD HARMONIC (dBFS)
105
2ND AND 3RD HARMONIC (dBFS)
85
83
SNR (dBFS)
2nd, 3rd Harmonic vs Input
Frequency, –1dBFS, 20Msps,
1.05V Range
0
20
40
60
80 100 120
INPUT FREQUENCY (MHz)
2270 G10
85
80
75
0
20
40
60
80 100 120
INPUT FREQUENCY (MHz)
IOVDD vs Sample Rate, 5MHz,
–1dBFS Sine Wave Input on
Each Channel
80
100
dBFS
140
2270 G12
IVDD vs Sample Rate, 5MHz,
–1dBFS Sine Wave Input on
Each Channel
130
120
3.5mA LVDS
70
3.5mA LVDS
OUTPUTS
110
100
60
90
80
dBc
70
IOVDD (mA)
90
IVDD (mA)
SFDR (dBc AND dBFS)
2ND
90
2270 G11
SFDR vs Input Level, fIN = 5MHz,
20Msps, 2.1V Range
CMOS OUTPUTS
80
50
1.75mA LVDS
40
30
20
60
10
50
1.8V CMOS
40
–80 –70 –60 –50 –40 –30 –20 –10
INPUT LEVEL (dBFS)
70
0
5
0
10
15
SAMPLE RATE (Msps)
2270 G13
0
20
0
5
10
15
SAMPLE RATE (Msps)
SFDR vs Analog Input Common
Mode, fIN = 9.7MHz, 20Msps,
2.1V Range
85
20
2270 G15
2270 G14
SNR vs SENSE,
fIN = 5MHz, –1dBFS
SNR, SFDR vs Sample Rate,
fIN = 5MHz, –1dBFS
110
100
VDD 1.9V
84
VDD 1.7V
95
SFDR (dBFS)
82
81
80
79
SNR, SFDR (dBFS)
83
SNR (dBFS)
95
70
140
3RD
90
SFDR
100
90
85
SNR
78
77
0.6
0.7
0.8
0.9
1
1.1
SENSE PIN (V)
1.2
1.3
2270 G16
80
80
0.6
0.7
0.9
1
1.1
0.8
INPUT COMMON MODE (V)
1.2
2270 G17
0
5
10
15
SAMPLE RATE (Msps)
20
2270 G18
2270f
10
LTC2270
PIN FUNCTIONS
PINS THAT ARE THE SAME FOR ALL DIGITAL
OUTPUT MODES
ENC+ (Pin 18): Encode Input. Conversion starts on the
rising edge.
VDD (Pins 1, 16, 17, 64): Analog Power Supply, 1.7V to
1.9V. Bypass to ground with 0.1μF ceramic capacitors.
Adjacent pins can share a bypass capacitor.
ENC– (Pin 19): Encode Complement Input. Conversion
starts on the falling edge. Tie to GND for single-ended
encode mode.
VCM1 (Pin 2): Common Mode Bias Output, nominally equal
to VDD/2. VCM1 should be used to bias the common mode
of the analog inputs to channel 1. Bypass to ground with
a 1μF ceramic capacitor.
CS (Pin 20): In serial programming mode, (PAR/SER =
0V), CS is the Serial Interface Chip Select Input. When CS
is low, SCK is enabled for shifting data on SDI into the
mode control registers. In the parallel programming mode
(PAR/SER = VDD), CS controls the clock duty cycle stabilizer
(See Table 2). CS can be driven with 1.8V to 3.3V logic.
GND (Pins 3, 6, 14): ADC Power Ground.
AIN1+ (Pin 4): Channel 1 Positive Differential Analog
Input.
AIN1– (Pin 5): Channel 1 Negative Differential Analog
Input.
REFH (Pins 7, 9): ADC High Reference. See the Applications Information section for recommended bypassing
circuits for REFH and REFL.
REFL (Pins 8, 10): ADC Low Reference. See the Applications Information section for recommended bypassing
circuits for REFH and REFL.
PAR/SER (Pin 11): Programming mode selection pin. Connect to ground to enable the serial programming mode.
CS, SCK, SDI, SDO become a serial interface that control
the A/D operating modes. Connect to VDD to enable the
parallel programming mode where CS, SCK, SDI, SDO
become parallel logic inputs that control a reduced set of
the A/D operating modes. PAR/SER should be connected
directly to ground or VDD and not be driven by a logic signal.
AIN2+ (Pin 12): Channel 2 Positive Differential Analog
Input.
AIN2– (Pin 13): Channel 2 Negative Differential Analog
Input.
VCM2 (Pin 15): Common Mode Bias Output, nominally
equal to VDD/2. VCM2 should be used to bias the common
mode of the analog inputs to channel 2. Bypass to ground
with a 1μF ceramic capacitor.
SCK (Pin 21): In serial programming mode, (PAR/SER =
0V), SCK is the Serial Interface Clock Input. In the parallel
programming mode (PAR/SER = VDD), SCK controls the
digital output mode. (See Table 2). SCK can be driven with
1.8V to 3.3V logic.
SDI (Pin 22): In serial programming mode, (PAR/SER =
0V), SDI is the Serial Interface Data Input. Data on SDI
is clocked into the mode control registers on the rising
edge of SCK. In the parallel programming mode (PAR/
SER = VDD), SDI can be used together with SDO to power
down the part (see Table 2). SDI can be driven with 1.8V
to 3.3V logic.
OGND (Pin 41): Output Driver Ground. Must be shorted
to the ground plane by a very low inductance path. Use
multiple vias close to the pin.
OVDD (Pin 42): Output Driver Supply. Bypass to ground
with a 0.1μF ceramic capacitor.
SDO (Pin 61): In serial programming mode, (PAR/SER
= 0V), SDO is the optional Serial Interface Data Output.
Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO
is an open-drain NMOS output that requires an external
2k pull-up resistor to 1.8V – 3.3V. If read back from the
mode control registers is not needed, the pull-up resistor
is not necessary and SDO can be left unconnected. In the
parallel programming mode (PAR/SER = VDD), SDO can
be used together with SDI to power down the part (see
Table 2). When used as an input, SDO can be driven with
1.8V to 3.3V logic through a 1k series resistor.
2270f
11
LTC2270
PIN FUNCTIONS
VREF (Pin 62): Reference Voltage Output. Bypass to
ground with a 2.2μF ceramic capacitor. The output voltage
is nominally 1.25V.
SENSE (Pin 63): Reference Programming Pin. Connecting
SENSE to VDD selects the internal reference and a ±1.05V
input range. Connecting SENSE to ground selects the
internal reference and a ±0.525V input range. An external
reference between 0.625V and 1.3V applied to SENSE
selects an input range of ±0.84 • VSENSE.
Ground (Exposed Pad Pin 65): The exposed pad must be
soldered to the PCB ground.
FULL-RATE CMOS OUTPUT MODE
All Pins Below Have CMOS Output Levels
(OGND to OVDD)
D2_0 to D2_15 (Pins 23, 24, 25, 26, 27, 28, 29, 30, 31,
32, 33, 34, 35, 36, 37, 38): Channel 2 Digital Outputs.
D2_15 is the MSB.
CLKOUT– (Pin 39): Inverted version of CLKOUT+.
CLKOUT+ (Pin 40): Data Output Clock. The digital outputs
normally transition at the same time as the falling edge
of CLKOUT+. The phase of CLKOUT+ can also be delayed
relative to the digital outputs by programming the mode
control registers.
D1_0 to D1_15 (Pins 43, 44, 45, 46, 47, 48, 49, 50, 51,
52, 53, 54, 55, 56, 57, 58): Channel 1 Digital Outputs.
D1_15 is the MSB.
OF2 (Pin 59): Channel 2 Over/Under Flow Digital Output.
OF2 is high when an overflow or underflow has occurred.
DOUBLE DATA RATE CMOS OUTPUT MODE
All Pins Below Have CMOS Output Levels
(OGND to OVDD)
D2_0_1 to D2_14_15 (Pins 24, 26, 28, 30, 32, 34, 36,
38): Channel 2 Double Data Rate Digital Outputs. Two data
bits are multiplexed onto each output pin. The even data
bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when
CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9,
D11, D13, D15) appear when CLKOUT+ is high.
DNC (Pins 23, 25, 27, 29, 31, 33, 35, 37, 43, 45, 47,
49, 51, 53, 55, 57, 59): Do not connect these pins.
CLKOUT– (Pin 39): Inverted version of CLKOUT+.
CLKOUT+ (Pin 40): Data Output Clock. The digital outputs
normally transition at the same time as the falling and rising edges of CLKOUT+. The phase of CLKOUT+ can also
be delayed relative to the digital outputs by programming
the mode control registers.
D1_0_1 to D1_14_15 (Pins 44, 46, 48, 50, 52, 54, 56,
58): Channel 1 Double Data Rate Digital Outputs. Two data
bits are multiplexed onto each output pin. The even data
bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when
CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9,
D11, D13, D15) appear when CLKOUT+ is high.
OF2_1 (Pin 60): Over/Under Flow Digital Output. OF2_1
is high when an overflow or underflow has occurred. The
over/under flow for both channels are multiplexed onto
this pin. Channel 2 appears when CLKOUT+ is low, and
Channel 1 appears when CLKOUT+ is high.
OF1 (Pin 60): Channel 1 Over/Under Flow Digital Output.
OF1 is high when an overflow or underflow has occurred.
2270f
12
LTC2270
PIN FUNCTIONS
DOUBLE DATA RATE LVDS OUTPUT MODE
All Pins Below Have LVDS Output Levels. The Output
Current Level Is Programmable. There Is an Optional
Internal 100Ω Termination Resistor Between the Pins
of Each LVDS Output Pair.
D2_0_1–/D2_0_1+ to D2_14_15–/D2_14_15+ (Pins 23/24,
25/26, 27/28, 29/30, 31/32, 33/34, 35/36, 37/38): Channel 2 Double Data Rate Digital Outputs. Two data bits are
multiplexed onto each differential output pair. The even data
bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when
CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9,
D11, D13, D15) appear when CLKOUT+ is high.
CLKOUT–/CLKOUT+ (Pins 39/40): Data Output Clock.
The digital outputs normally transition at the same time
as the falling and rising edges of CLKOUT+. The phase of
CLKOUT+ can also be delayed relative to the digital outputs
by programming the mode control registers.
D1_0_1–/D1_0_1+ to D1_14_15–/D1_14_15+ (Pins 43/44,
45/46, 47/48, 49/50, 51/52, 53/54, 55/56, 57/58): Channel 1 Double Data Rate Digital Outputs. Two data bits are
multiplexed onto each differential output pair. The even data
bits (D0, D2, D4, D6, D8, D10, D12, D14) appear when
CLKOUT+ is low. The odd data bits (D1, D3, D5, D7, D9,
D11, D13, D15) appear when CLKOUT+ is high.
OF2_1–/OF2_1+ (Pins 59/60): Over/Under Flow Digital
Output. OF2_1+ is high when an overflow or underflow
has occurred. The over/under flow for both channels
are multiplexed onto this pin. Channel 2 appears when
CLKOUT+ is low, and Channel 1 appears when CLKOUT+
is high.
2270f
13
LTC2270
FUNCTIONAL BLOCK DIAGRAM
OVDD
CH 1
ANALOG
INPUT
OF1
16-BIT
ADC CORE
S/H
OF2
CORRECTION
LOGIC
CH 2
ANALOG
INPUT
D1_15
t
t
t
D1_0
16-BIT
ADC CORE
S/H
OUTPUT
DRIVERS
CLKOUT +
CLKOUT –
VREF
2.2μF
D2_15
t
t
t
D2_0
1.25V
REFERENCE
RANGE
SELECT
OGND
REFH
SENSE
VCM1
REFL
INTERNAL CLOCK SIGNALS
REF
BUF
VDD/2
1μF
VDD
DIFF
REF
AMP
CLOCK/DUTY
CYCLE
CONTROL
MODE
CONTROL
REGISTERS
VCM2
1μF
GND
REFH
REFL
ENC+
2.2μF
1μF
ENC–
PAR/SER CS SCK SDI SDO
2270 F01
1μF
Figure 1. Functional Block Diagram
2270f
14
LTC2270
TIMING DIAGRAMS
Full-Rate CMOS Output Mode Timing
All Outputs Are Single-Ended and Have CMOS Levels
tAP
CH 1
ANALOG
INPUT
A+3
tAP
CH 2
ANALOG
INPUT
A+4
A+2
A
A+1
B+4
B+2
B
B+3
tH
B+1
tL
ENC–
ENC+
tD
D1_0 - D1_15, OF1
A–6
A–5
A–4
A–3
A–2
D2_0 - D2_15, OF2
B–6
B–5
B–4
B–3
B–2
CLKOUT +
CLKOUT –
tC
2270 TD01
2270f
15
LTC2270
TIMING DIAGRAMS
Double Data Rate CMOS Output Mode Timing
All Outputs Are Single-Ended and Have CMOS Levels
tAP
CH 1
ANALOG
INPUT
A+3
tAP
CH 2
ANALOG
INPUT
A+4
A+2
A
A+1
B+4
B+2
B
B+3
tH
B+1
tL
ENC–
ENC+
tD
tD
BIT 0
A-6
BIT 1
A-6
BIT 0
A-5
BIT 1
A-5
BIT 0
A-4
BIT 1
A-4
BIT 0
A-3
BIT 1
A-3
BIT 0
A-2
D1_14_15
BIT 14
A-6
BIT 15
A-6
BIT 14
A-5
BIT 15
A-5
BIT 14
A-4
BIT 15
A-4
BIT 14
A-3
BIT 15
A-3
BIT 14
A-2
D2_0_1
BIT 0
B-6
BIT 1
B-6
BIT 0
B-5
BIT 1
B-5
BIT 0
B-4
BIT 1
B-4
BIT 0
B-3
BIT 1
B-3
BIT 0
B-2
BIT 14
B-6
BIT 15
B-6
BIT 14
B-5
BIT 15
B-5
BIT 14
B-4
BIT 15
B-4
BIT 14
B-3
BIT 15
B-3
BIT 14
B-2
OF
B-6
OF
A-6
OF
B-5
OF
A-5
OF
B-4
OF
A-4
OF
B-3
OF
A-3
OF
B-2
D1_0_1
tt
t
tt
t
D2_14_15
OF2_1
CLKOUT+
CLKOUT –
tC
tC
2270 TD02
2270f
16
LTC2270
TIMING DIAGRAMS
Double Data Rate LVDS Output Mode Timing
All Outputs Are Differential and Have LVDS Levels
tAP
CH 1
ANALOG
INPUT
A+3
tAP
CH 2
ANALOG
INPUT
A+4
A+2
A
A+1
B+4
B+2
B
B+3
tH
B+1
tL
ENC–
ENC+
D1_0_1+
D1_0_1–
tD
tD
BIT 0
A-6
BIT 1
A-6
BIT 0
A-5
BIT 1
A-5
BIT 0
A-4
BIT 1
A-4
BIT 0
A-3
BIT 1
A-3
BIT 0
A-2
BIT 14
A-6
BIT 15
A-6
BIT 14
A-5
BIT 15
A-5
BIT 14
A-4
BIT 15
A-4
BIT 14
A-3
BIT 15
A-3
BIT 14
A-2
BIT 0
B-6
BIT 1
B-6
BIT 0
B-5
BIT 1
B-5
BIT 0
B-4
BIT 1
B-4
BIT 0
B-3
BIT 1
B-3
BIT 0
B-2
BIT 14
B-6
BIT 15
B-6
BIT 14
B-5
BIT 15
B-5
BIT 14
B-4
BIT 15
B-4
BIT 14
B-3
BIT 15
B-3
BIT 14
B-2
OF
B-6
OF
A-6
OF
B-5
OF
A-5
OF
B-4
OF
A-4
OF
B-3
OF
A-3
OF
B-2
tt
t
D1_14_15+
D1_14_15–
D2_0_1+
D2_0_1–
tt
t
D2_14_15+
D2_14_15–
OF2_1+
OF2_1–
CLKOUT+
CLKOUT –
tC
tC
2270 TD03
2270f
17
LTC2270
TIMING DIAGRAMS
SPI Port Timing (Readback Mode)
tDS
tS
tDH
tSCK
tH
CS
SCK
tDO
SDI
R/W
A6
A5
A4
A3
A2
A1
A0
SDO
XX
D7
HIGH IMPEDANCE
XX
D6
XX
D5
XX
D4
XX
D3
XX
D2
XX
XX
D1
D0
SPI Port Timing (Write Mode)
CS
SCK
SDI
R/W
SDO
HIGH IMPEDANCE
A6
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
2270 TD04
2270f
18
LTC2270
APPLICATIONS INFORMATION
CONVERTER OPERATION
The LTC2270 is a low power, two-channel, 16-bit, 20Msps
A/D converter that is powered by a single 1.8V supply. The
analog inputs must be driven differentially. The encode
input can be driven differentially, or single ended for lower
power consumption. The digital outputs can be CMOS,
double data rate CMOS (to halve the number of output
lines), or double data rate LVDS (to reduce digital noise
in the system.) Many additional features can be chosen
by programming the mode control registers through a
serial SPI port.
ANALOG INPUT
The analog inputs are differential CMOS sample-and-hold
circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the VCM1 or
VCM2 output pins, which are nominally VDD/2. For the 2.1V
input range, the inputs should swing from VCM – 525mV
to VCM + 525mV. There should be 180° phase difference
between the inputs.
The two channels are simultaneously sampled by a shared
encode circuit (Figure 2).
INPUT DRIVE CIRCUITS
Input filtering
If possible, there should be an RC lowpass filter right at
the analog inputs. This lowpass filter isolates the drive
circuitry from the A/D sample-and-hold switching, and
also limits wideband noise from the drive circuitry. Figure 3
shows an example of an input RC filter. The RC component
values should be chosen based on the application’s input
frequency.
Transformer Coupled Circuits
Figure 3 shows the analog input being driven by an RF
transformer with a center-tapped secondary. The center
tap is biased with VCM, setting the A/D input at its optimal
DC level. At higher input frequencies a transmission line
balun transformer (Figure 4 to Figure 5) has better balance,
resulting in lower A/D distortion.
LTC2270
50Ω
VDD
AIN+
RON
24Ω
10Ω
CPARASITIC
1.8pF
ANALOG
INPUT
RON
24Ω
10Ω
CSAMPLE
17pF
T1
1:1
25Ω
25Ω
LTC2270
0.1μF
25Ω
T1: MA/COM MABAES0060
RESISTORS, CAPACITORS
ARE 0402 PACKAGE SIZE
VDD
AIN+
12pF
25Ω
CPARASITIC
1.8pF
VCM
1μF
0.1μF
VDD
AIN–
CSAMPLE
17pF
AIN–
2270 F03
Figure 3. Analog Input Circuit Using a Transformer.
Recommended for Input Frequencies from 1MHz to 40MHz
1.2V
10k
ENC+
ENC–
10k
1.2V
2270 F02
Figure 2. Equivalent Input Circuit. Only One of the Two
Analog Channels Is Shown
2270f
19
LTC2270
APPLICATIONS INFORMATION
Amplifier Circuits
Reference
Figure 6 shows the analog input being driven by a high
speed differential amplifier. The output of the amplifier is
AC-coupled to the A/D so the amplifier’s output common
mode voltage can be optimally set to minimize distortion.
The LTC2270 has an internal 1.25V voltage reference. For
a 2.1V input range using the internal reference, connect
SENSE to VDD. For a 1.05V input range using the internal
reference, connect SENSE to ground. For a 2.1V input
range with an external reference, apply a 1.25V reference
voltage to SENSE (Figure 9).
If DC coupling is necessary, use a differential amplifier
with an output common mode set by the LTC2270 VCM
pin (Figure 7).
50Ω
VCM
1μF
0.1μF
ANALOG
INPUT
12Ω
T2
T1
25Ω
AIN+
LTC2270
0.1μF
8.2pF
0.1μF
25Ω
12Ω
AIN–
The input range can be adjusted by applying a voltage to
SENSE that is between 0.625V and 1.30V. The input range
will then be 1.68 • VSENSE.
The VREF, REFH and REFL pins should be bypassed as
shown in Figure 8. A low inductance 2.2μF interdigitated
capacitor is recommended for the bypass between REFH
and REFL. This type of capacitor is available at a low cost
from multiple suppliers.
2270 F04
VCM
T1: MA/COM MABA-007159-000000
T2: COILCRAFT WBC1-1TL
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
HIGH SPEED
DIFFERENTIAL
0.1μF
AMPLIFIER
Figure 4. Recommended Front-End Circuit for Input
Frequencies from 5MHz to 80MHz
50Ω
ANALOG
INPUT
VCM
+
+
–
–
200Ω
1μF
200Ω
AIN+
25Ω
0.1μF
AIN–
25Ω
12pF
1μF
2270 F06
0.1μF
ANALOG
INPUT
+
AIN
T2
T1
25Ω
LTC2270
0.1μF
1.8pF
0.1μF
LTC2270
12pF
25Ω
Figure 6. Front-End Circuit Using a High Speed
Differential Amplifier
AIN–
VCM
2270 F05
1μF
T1: MA/COM MABA-007159-000000
T2: COILCRAFT WBC1-1TL
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE
25Ω
+
Figure 5. Recommended Front-End Circuit for Input
Frequencies Above 80MHz
ANALOG
INPUT
AIN+
25pF
–
LTC2270
CM
–
+
25Ω
AIN–
25pF
2270 F07
Figure 7. DC-Coupled Amplifier
2270f
20
LTC2270
APPLICATIONS INFORMATION
REFL pins are connected by short jumpers in an internal
layer. To minimize the inductance of these jumpers they
can be placed in a small hole in the GND plane on the
second board layer.
LTC2270
VREF
1.25V
5Ω
1.25V BANDGAP
REFERENCE
2.2μF
0.625V
TIE TO VDD FOR 2.1V RANGE;
TIE TO GND FOR 1.05V RANGE;
3"/(&t7SENSE FOR
0.625V < VSENSE < 1.300V
RANGE
DETECT
AND
CONTROL
SENSE
BUFFER
INTERNAL ADC
HIGH REFERENCE
C2
1μF
–
+
+
–
REFH
REFL
0.84x
DIFF AMP
C1
C3
1μF
–
+
+
–
LTC2270 F08c
Figure 8c. Recommended Layout for the REFH/REFL
Bypass Circuit in Figure 8a
REFH
REFL
INTERNAL ADC
LOW REFERENCE
C1: 2.2μF LOW INDUCTANCE
INTERDIGITATED CAPACITOR
TDK CLLE1AX7S0G225M
MURATA LLA219C70G225M
AVX W2L14Z225M
OR EQUIVALENT
LTC2270 F08d
2270 F08a
Figure 8d. Recommended Layout for the REFH/REFL
Bypass Circuit in Figure 8b
VREF
Figure 8a. Reference Circuit
2.2μF
LTC2270
Alternatively C1 can be replaced by a standard 2.2μF
capacitor between REFH and REFL (see Figure 8b). The
capacitors should be as close to the pins as possible (not
on the back side of the circuit board).
Figure 8c and Figure 8d show the recommended circuit
board layout for the REFH/REFL bypass capacitors. Note
that in Figure 8c, every pin of the interdigitated capacitor
(C1) is connected since the pins are not internally connected
in some vendors’ capacitors. In Figure 8d the REFH and
REFH
C3
1μF
LTC2270
REFL
C1
2.2μF
C2
1μF
REFH
REFL
2270 F08b
CAPACITORS ARE 0402 PACKAGE SIZE
Figure 8b. Alternative REFH/REFL Bypass Circuit
1.25V
EXTERNAL
REFERENCE
SENSE
1μF
2270 F09
Figure 9. Using an External 1.25V Reference
Encode Inputs
The signal quality of the encode inputs strongly affects
the A/D noise performance. The encode inputs should
be treated as analog signals – do not route them next to
digital traces on the circuit board. There are two modes
of operation for the encode inputs: the differential encode
mode (Figure 10), and the single-ended encode mode
(Figure 11).
The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figure 12 and
Figure 13). The encode inputs are internally biased to 1.2V
through 10kΩ equivalent resistance. The encode inputs
can be taken above VDD (up to 3.6V), and the common
mode range is from 1.1V to 1.6V. In the differential encode
2270f
21
LTC2270
APPLICATIONS INFORMATION
LTC2270
mode, ENC– should stay at least 200mV above ground to
avoid falsely triggering the single ended encode mode.
For good jitter performance ENC+ and ENC– should have
fast rise and fall times.
VDD
DIFFERENTIAL
COMPARATOR
VDD
The single-ended encode mode should be used with CMOS
encode inputs. To select this mode, ENC– is connected
to ground and ENC+ is driven with a square wave encode
input. ENC+ can be taken above VDD (up to 3.6V) so 1.8V
to 3.3V CMOS logic levels can be used. The ENC+ threshold
is 0.9V. For good jitter performance ENC+ should have fast
rise and fall times.
15k
ENC+
ENC–
30k
2270 F10
Figure 10. Equivalent Encode Input Circuit
for Differential Encode Mode
If the encode signal is turned off or drops below approximately 500kHz, the A/D enters nap mode.
LTC2270
Clock Duty Cycle Stabilizer
ENC+
1.8V TO 3.3V
0V
ENC–
30k
CMOS LOGIC
BUFFER
2270 F11
Figure 11. Equivalent Encode Input Circuit
for Single-Ended Encode Mode
0.1μF
ENC+
T1
LTC2270
50Ω
100Ω
0.1μF
50Ω
0.1μF
ENC–
2270 F12
T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE
Figure 12. Sinusoidal Encode Drive
0.1μF
PECL OR
LVDS
CLOCK
For applications where the sample rate needs to be changed
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50% (±5%) duty cycle.
The duty cycle stabilizer should not be used below 2Msps.
DIGITAL OUTPUTS
Digital Output Modes
ENC+
LTC2270
0.1μF
For good performance the encode signal should have a
50% (±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 10% to 90% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency, the duty cycle stabilizer circuit
requires one hundred clock cycles to lock onto the input
clock. The duty cycle stabilizer is enabled by mode control
register A2 (serial programming mode), or by CS (parallel
programming mode).
ENC–
2270 F13
Figure 13. PECL or LVDS Encode Drive
The LTC2270 can operate in three digital output modes:
full rate CMOS, double data rate CMOS (to halve the
number of output lines), or double data rate LVDS (to
reduce digital noise in the system.) The output mode
is set by mode control register A3 (serial programming
mode), or by SCK (parallel programming mode). Note that
double data rate CMOS cannot be selected in the parallel
programming mode.
2270f
22
LTC2270
APPLICATIONS INFORMATION
Full Rate CMOS Mode
In full rate CMOS mode the data outputs (D1_0 to D1_15
and D2_0 to D2_15), overflow (OF2, OF1), and the data
output clocks (CLKOUT+, CLKOUT–) have CMOS output
levels. The outputs are powered by OVDD and OGND which
are isolated from the A/D core power and ground. OVDD
can range from 1.1V to 1.9V, allowing 1.2V through 1.8V
CMOS logic outputs.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double Data Rate CMOS Mode
In Double Data Rate CMOS mode, two data bits are multiplexed and output on each data pin. This reduces the number of digital lines by seventeen, simplifying board routing
and reducing the number of input pins needed to receive
the data. The data outputs (D1_0_1, D1_2_3, D1_4_5,
D1_6_7, D1_8_9, D1_10_11, D1_12_13, D1_14_15,
D2_0_1, D2_2_3, D2_4_5, D2_6_7, D2_8_9, D2_10_11,
D2_12_13, D2_14_15), overflow (OF2_1), and the data
output clocks (CLKOUT+, CLKOUT–) have CMOS output
levels. The outputs are powered by OVDD and OGND which
are isolated from the A/D core power and ground. OVDD
can range from 1.1V to 1.9V, allowing 1.2V through 1.8V
CMOS logic outputs. Note that the overflow for both ADC
channels is multiplexed onto the OF2_1 pin.
For good performance the digital outputs should drive
minimal capacitive loads. If the load capacitance is larger
than 10pF a digital buffer should be used.
Double Data Rate LVDS Mode
In double data rate LVDS mode, two data bits are multiplexed and output on each differential output pair. There
are eight LVDS output pairs per ADC channel (D1_0_1+/
D1_0_1– through D1_14_15+/D1_14_15– and D2_0_1+/
D2_0_1– through D2_14_15+/D2_14_15–) for the digital
output data. Overflow (OF2_1+/OF2_1–) and the data
output clock (CLKOUT+/CLKOUT–) each have an LVDS
output pair. Note that the overflow for both ADC channels
is multiplexed onto the OF2_1+/OF2_1– output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor
is required for each LVDS output pair. The termination
resistors should be located as close as possible to the
LVDS receiver.
The outputs are powered by OVDD and OGND which are
isolated from the A/D core power and ground. In LVDS
mode, OVDD must be 1.8V.
Programmable LVDS Output Current
In LVDS mode, the default output driver current is 3.5mA.
This current can be adjusted by serially programming mode
control register A3. Available current levels are 1.75mA,
2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA.
Optional LVDS Driver Internal Termination
In most cases using just an external 100Ω termination
resistor will give excellent LVDS signal integrity. In addition, an optional internal 100Ω termination resistor can
be enabled by serially programming mode control register
A3. The internal termination helps absorb any reflections
caused by imperfect termination at the receiver. When the
internal termination is enabled, the output driver current
is doubled to maintain the same output voltage swing.
Overflow Bit
The overflow output bit outputs a logic high when the
analog input is either over-ranged or under-ranged. The
overflow bit has the same pipeline latency as the data bits.
In Full-Rate CMOS mode each ADC channel has its own
overflow pin (OF1 for channel 1, OF2 for channel 2). In
DDR CMOS or DDR LVDS mode the overflow for both ADC
channels is multiplexed onto the OF2_1 output.
2270f
23
LTC2270
APPLICATIONS INFORMATION
Phase Shifting the Output Clock
DATA FORMAT
In Full Rate CMOS mode the data output bits normally
change at the same time as the falling edge of CLKOUT+,
so the rising edge of CLKOUT+ can be used to latch the
output data. In Double Data Rate CMOS and LVDS modes
the data output bits normally change at the same time as
the falling and rising edges of CLKOUT+. To allow adequate
set-up and hold time when latching the data, the CLKOUT+
signal may need to be phase shifted relative to the data
output bits. Most FPGAs have this feature; this is generally
the best place to adjust the timing.
Table 1 shows the relationship between the analog input
voltage, the digital data output bits and the overflow bit.
By default the output data format is offset binary. The 2’s
complement format can be selected by serially programming mode control register A4.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(2V Range)
OF
D15-D0
(OFFSET BINARY)
D15-D0
(2’s COMPLEMENT)
>1.000000V
1
1111 1111 1111 1111
0111 1111 1111 1111
+0.999970V
0
1111 1111 1111 1111
0111 1111 1111 1111
The LTC2270 can also phase shift the CLKOUT+/CLKOUT–
+0.999939V
0
1111 1111 1111 1110
0111 1111 1111 1110
signals by serially programming mode control register A2.
The output clock can be shifted by 0°, 45°, 90°, or 135°. To
use the phase shifting feature the clock duty cycle stabilizer
must be turned on. Another control register bit can invert
the polarity of CLKOUT+ and CLKOUT–, independently of
the phase shift. The combination of these two features
enables phase shifts of 45° up to 315° (Figure 14).
+0.000030V
0
1000 0000 0000 0001
0000 0000 0000 0001
+0.000000V
0
1000 0000 0000 0000
0000 0000 0000 0000
–0.000030V
0
0111 1111 1111 1111
1111 1111 1111 1111
–0.000061V
0
0111 1111 1111 1110
1111 1111 1111 1110
–0.999939V
0
0000 0000 0000 0001
1000 0000 0000 0001
–1.000000V
0
0000 0000 0000 0000
1000 0000 0000 0000
<–1.000000V
1
0000 0000 0000 0000
1000 0000 0000 0000
ENC+
D0-D15, OF
MODE CONTROL BITS
PHASE
SHIFT
CLKINV
CLKPHASE1
CLKPHASE0
0°
0
0
0
45°
0
0
1
90°
0
1
0
135°
0
1
1
180°
1
0
0
225°
1
0
1
270°
1
1
0
315°
1
1
1
CLKOUT+
2270 F14
Figure 14. Phase Shifting CLKOUT
2270f
24
LTC2270
APPLICATIONS INFORMATION
Digital Output Randomizer
CLKOUT
Interference from the A/D digital outputs is sometimes
unavoidable. Digital interference may be from capacitive or
inductive coupling or coupling through the ground plane.
Even a tiny coupling factor can cause unwanted tones
in the ADC output spectrum. By randomizing the digital
output before it is transmitted off chip, these unwanted
tones can be randomized which reduces the unwanted
tone amplitude.
The digital output is randomized by applying an exclusiveOR logic operation between the LSB and all other data
output bits. To decode, the reverse operation is applied
– an exclusive-OR operation is applied between the LSB
and all other bits. The LSB, OF and CLKOUT outputs are
not affected. The output randomizer is enabled by serially
programming mode control register A4.
CLKOUT
OF
OF
D15
D15/D0
D14
D14/D0
t
t
t
D2
D2/D0
RANDOMIZER
ON
D1
D1/D0
D0
D0
2270 F15
Figure 15. Functional Equivalent of Digital Output Randomizer
Alternate Bit Polarity
Another feature that reduces digital feedback on the circuit
board is the alternate bit polarity mode. When this mode is
enabled, all of the odd bits (D1, D3, D5, D7, D9, D11, D13,
D15) are inverted before the output buffers. The even bits
(D0, D2, D4, D6, D8, D10, D12, D14), OF and CLKOUT are
not affected. This can reduce digital currents in the circuit
board ground plane and reduce digital noise, particularly
for very small analog input signals.
PC BOARD
CLKOUT FPGA
OF
D15/D0
D15
D14/D0
LTC2270
When there is a very small signal at the input of the A/D
that is centered around mid-scale, the digital outputs toggle
between mostly 1’s and mostly 0’s. This simultaneous
switching of most of the bits will cause large currents in the
ground plane. By inverting every other bit, the alternate bit
polarity mode makes half of the bits transition high while
half of the bits transition low. This cancels current flow in
the ground plane, reducing the digital noise.
The digital output is decoded at the receiver by inverting
the odd bits (D1, D3, D5, D7, D9, D11, D13, D15.) The
alternate bit polarity mode is independent of the digital
output randomizer – either, both or neither function can
be on at the same time. The alternate bit polarity mode is
enabled by serially programming mode control register A4.
D14
D2/D0
t
t
t
D2
D1/D0
D1
D0
D0
2270 F16
Figure 16. Decoding a Randomized Digital Output Signal
2270f
25
LTC2270
APPLICATIONS INFORMATION
Digital Output Test Patterns
To allow in-circuit testing of the digital interface to the
A/D, there are several test modes that force the A/D data
outputs (OF, D15-D0) to known values:
All 1s: All outputs are 1
All 0s: All outputs are 0
Alternating: Outputs change from all 1s to all 0s on
alternating samples.
Checkerboard: Outputs change from
10101010101010101 to 01010101010101010 on
alternating samples.
The digital output test patterns are enabled by serially
programming mode control register A4. When enabled,
the Test Patterns override all other formatting modes: 2’s
complement, randomizer, alternate bit polarity.
Output Disable
The digital outputs may be disabled by serially programming mode control register A3. All digital outputs including
OF and CLKOUT are disabled. The high-impedance disabled
state is intended for in-circuit testing or long periods of
inactivity – it is too slow to multiplex a data bus between
multiple converters at full speed. When the outputs are
disabled both channels should be put into either sleep or
nap mode.
Sleep and Nap Modes
The A/D may be placed in sleep or nap modes to conserve
power. In sleep mode the entire device is powered down,
resulting in 0.5mW power consumption. The amount of
time required to recover from sleep mode depends on the
size of the bypass capacitors on VREF, REFH, and REFL.
For the suggested values in Fig. 8, the A/D will stabilize
after 2ms.
In nap mode the A/D core is powered down while the internal
reference circuits stay active, allowing faster wakeup than
from sleep mode. Recovering from nap mode requires at
least 100 clock cycles. If the application demands very
accurate DC settling then an additional 50μs should be
allowed so the on-chip references can settle from the
slight temperature shift caused by the change in supply
current as the A/D leaves nap mode. Either channel 2 or
both channels can be placed in nap mode; it is not possible
to have channel 1 in nap mode and channel 2 operating
normally.
Sleep mode and nap mode are enabled by mode control
register A1 (serial programming mode), or by SDI and
SDO (parallel programming mode).
DEVICE PROGRAMMING MODES
The operating modes of the LTC2270 can be programmed
by either a parallel interface or a simple serial interface.
The serial interface has more flexibility and can program
all available modes. The parallel interface is more limited
and can only program some of the more commonly used
modes.
Parallel Programming Mode
To use the parallel programming mode, PAR/SER should
be tied to VDD. The CS, SCK, SDI and SDO pins are binary
logic inputs that set certain operating modes. These pins
can be tied to VDD or ground, or driven by 1.8V, 2.5V, or
3.3V CMOS logic. When used as an input, SDO should
be driven through a 1k series resistor. Table 2 shows the
modes set by CS, SCK, SDI and SDO.
Table 2. Parallel Programming Mode Control Bits (PAR/SER = VDD)
PIN
DESCRIPTION
CS
Clock Duty Cycle Stabilizer Control Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
SCK
Digital Output Mode Control Bit
0 = Full-Rate CMOS Output Mode
1 = Double Data Rate LVDS Output Mode
(3.5mA LVDS Current, Internal Termination Off)
SDI/SDO Power Down Control Bit
00 = Normal Operation
01 = Channel 1 in Normal Operation, Channel 2 in Nap Mode
10 = Channel 1 and Channel 2 in Nap Mode
11 = Sleep Mode (Entire Device Powered Down)
2270f
26
LTC2270
APPLICATIONS INFORMATION
Serial Programming Mode
To use the serial programming mode, PAR/SER should be
tied to ground. The CS, SCK, SDI and SDO pins become
a serial interface that program the A/D mode control
registers. Data is written to a register with a 16-bit serial
word. Data can also be read back from a register to verify
its contents.
Serial data transfer starts when CS is taken low. The data
on the SDI pin is latched at the first 16 rising edges of
SCK. Any SCK rising edges after the first 16 are ignored.
The data transfer ends when CS is taken high again.
The first bit of the 16-bit input word is the R/W bit. The
next seven bits are the address of the register (A6:A0).
The final eight bits are the register data (D7:D0).
If the R/W bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the
R/W bit is high, data in the register set by the address bits
(A6:A0) will be read back on the SDO pin (see the timing
diagrams). During a read back command the register is
not updated and data on SDI is ignored.
The SDO pin is an open drain output that pulls to ground
with a 200Ω impedance. If register data is read back
through SDO, an external 2k pull-up resistor is required.
If serial data is only written and read back is not needed,
then SDO can be left floating and no pull-up resistor is
needed.
Table 3 shows a map of the mode control registers.
reset register is written with a logic 1. After the reset SPI
write command is complete, bit D7 is automatically set
back to zero.
GROUNDING AND BYPASSING
The LTC2270 requires a printed circuit board with a clean
unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is
recommended. Layout for the printed circuit board should
ensure that digital and analog signal lines are separated as
much as possible. In particular, care should be taken not
to run any digital track alongside an analog signal track
or underneath the ADC.
High quality ceramic bypass capacitors should be used at
the VDD, OVDD, VCM, VREF, REFH and REFL pins. Bypass
capacitors must be located as close to the pins as possible.
Size 0402 ceramic capacitors are recommended. The traces
connecting the pins and bypass capacitors must be kept
short and should be made as wide as possible.
Of particular importance is the capacitor between REFH
and REFL. This capacitor should be on the same side of
the circuit board as the A/D, and as close to the device
as possible.
The analog inputs, encode signals, and digital outputs
should not be routed next to each other. Ground fill and
grounded vias should be used as barriers to isolate these
signals from each other.
Software Reset
HEAT TRANSFER
If serial programming is used, the mode control registers
should be programmed as soon as possible after the power
supplies turn on and are stable. The first serial command
must be a software reset which will reset all register data
bits to logic 0. To perform a software reset, bit D7 in the
Most of the heat generated by the LTC2270 is transferred
from the die through the bottom-side exposed pad and
package leads onto the printed circuit board. For good
electrical and thermal performance, the exposed pad must
be soldered to a large grounded pad on the PC board. This
pad should be connected to the internal ground planes by
an array of vias.
2270f
27
LTC2270
APPLICATIONS INFORMATION
Table 3. Serial Programming Mode Register Map (PAR/SER = GND)
REGISTER A0: RESET REGISTER (ADDRESS 00h)
D7
D6
D5
D4
D3
D2
D1
D0
RESET
X
X
X
X
X
X
X
Bit 7
RESET
Software Reset Bit
0 = Not Used
1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC Is Momentarily Placed in SLEEP Mode. This Bit Is
Automatically Set Back to Zero at the End of the SPI Write Command. The Reset Register Is Write-Only. Data Read Back from the
Reset Register Will Be Random.
Bits 6-0
Unused, Don’t Care Bits.
REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
X
X
PWROFF1
PWROFF0
Bits 7-2
Unused, Don’t Care Bits.
Bits 1-0
PWROFF1:PWROFF0
Power Down Control Bits
00 = Normal Operation
01 = Channel 1 in Normal Operation, Channel 2 in Nap Mode
10 = Channel 1 and Channel 2 in Nap Mode
11 = Sleep Mode
REGISTER A2: TIMING REGISTER (ADDRESS 02h)
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
X
CLKINV
CLKPHASE1
CLKPHASE0
DCS
Bits 7-4
Bit 3
Unused, Don’t Care Bits.
CLKINV
Output Clock Invert Bit
0 = Normal CLKOUT Polarity (As Shown in the Timing Diagrams)
1 = Inverted CLKOUT Polarity
Bits 2-1
CLKPHASE1:CLKPHASE0
Output Clock Phase Delay Bits
00 = No CLKOUT Delay (As Shown in the Timing Diagrams)
01 = CLKOUT+/CLKOUT– Delayed by 45° (Clock Period • 1/8)
10 = CLKOUT+/CLKOUT– Delayed by 90° (Clock Period • 1/4)
11 = CLKOUT+/CLKOUT– Delayed by 135° (Clock Period • 3/8)
Note: If the CLKOUT Phase Delay Feature Is Used, the Clock Duty Cycle Stabilizer Must Also Be Turned On
Bit 0
DCS
Clock Duty Cycle Stabilizer Bit
0 = Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On
2270f
28
LTC2270
APPLICATIONS INFORMATION
REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)
D7
D6
D5
D4
D3
D2
D1
D0
X
ILVDS2
ILVDS1
ILVDS0
TERMON
OUTOFF
OUTMODE1
OUTMODE0
Bit 7
Unused, Don’t Care Bit.
Bits 6-4
ILVDS2:ILVDS0 LVDS Output Current Bits
000 = 3.5mA LVDS Output Driver Current
001 = 4.0mA LVDS Output Driver Current
010 = 4.5mA LVDS Output Driver Current
011 = Not Used
100 = 3.0mA LVDS Output Driver Current
101 = 2.5mA LVDS Output Driver Current
110 = 2.1mA LVDS Output Driver Current
111 = 1.75mA LVDS Output Driver Current
Bit 3
TERMON
LVDS Internal Termination Bit
0 = Internal Termination Off
1 = Internal Termination On. LVDS Output Driver Current is 2× the Current Set by ILVDS2:ILVDS0
Bit 2
OUTOFF
Output Disable Bit
0 = Digital Outputs Are Enabled
1 = Digital Outputs Are Disabled and Have High Output Impedance
Note: If the Digital Outputs Are Disabled the Part Should Also Be Put in Sleep or Nap Mode (Both Channels).
Bits 1-0
OUTMODE1:OUTMODE0
Digital Output Mode Control Bits
00 = Full-Rate CMOS Output Mode
01 = Double Data Rate LVDS Output Mode
10 = Double Data Rate CMOS Output Mode
11 = Not Used
REGISTER A4: DATA FORMAT REGISTER (ADDRESS 04h)
D7
D6
D5
D4
D3
D2
D1
D0
X
X
OUTTEST2
OUTTEST1
OUTTEST0
ABP
RAND
TWOSCOMP
Bit 7-6
Unused, Don’t Care Bits.
Bits 5-3
OUTTEST2:OUTTEST0
Digital Output Test Pattern Bits
000 = Digital Output Test Patterns Off
001 = All Digital Outputs = 0
011 = All Digital Outputs = 1
101 = Checkerboard Output Pattern. OF, D15-D0 Alternate Between 1 0101 0101 0101 0101 and 0 1010 1010 1010 1010
111 = Alternating Output Pattern. OF, D15-D0 Alternate Between 0 0000 0000 0000 0000 and 1 1111 1111 1111 1111
Note: Other Bit Combinations Are not Used
Bit 2
ABP
Alternate Bit Polarity Mode Control Bit
0 = Alternate Bit Polarity Mode Off
1 = Alternate Bit Polarity Mode On. Forces the Output Format to Be Offset Binary
Bit 1
RAND
Data Output Randomizer Mode Control Bit
0 = Data Output Randomizer Mode Off
1 = Data Output Randomizer Mode On
Bit 0
TWOSCOMP
Two’s Complement Mode Control Bit
0 = Offset Binary Data Format
1 = Two’s Complement Data Format
2270f
29
LTC2270
TYPICAL APPLICATIONS
Silkscreen Top
Top Side
2270f
30
LTC2270
TYPICAL APPLICATIONS
Inner Layer 2 GND
Inner Layer 3
2270f
31
LTC2270
TYPICAL APPLICATIONS
Inner Layer 4
Inner Layer 5 Power
2270f
32
LTC2270
TYPICAL APPLICATIONS
Bottom Side
2270f
33
LTC2270
TYPICAL APPLICATIONS
LTC2270 Schematic
SDO
C23
2.2μF
SENSE
C17
1μF
60
59
58
57
56
55
54
53
52
51
50
49
OF2_1–
D1_14_15+
D1_14_15–
D1_12_13+
D1_12_13–
D1_10_11+
D1_10_11–
D1_8_9+
D1_8_9–
D1_6_7+
D1_6_7–
OF2_1
61
SDO
62
VREF
40
39
PAR/SER
D2_14_15+
38
+
D2_14_15–
37
AIN2
–
D2_12_13+
36
GND
D2_12_13–
35
VCM2
D2_10_11+
34
VDD
D2_10_11–
33
SDI
SCK
CS
D2_0_1
23
22
21
17
AIN2–
20
ENC–
19
VDD
AIN2+
ENC+
–
PAR/SER
PAD
C37
0.1μF
41
CLKOUT–
AIN2
DIGITAL
OUTPUTS
42
CLKOUT+
REFL
D2_8_9+
16
LTC2270
REFH
32
15
OGND
D2_8_9–
14
REFL
31
13
OVDD
D2_6_7+
12
REFH
30
11
43
D2_6_7–
+
–
GND
18
C21
1μF
–
+
10
44
D1_0_1–
29
9
CN1
AIN1
D1_0_1+
D2_4_5+
8
45
–
AIN1
28
+
–
–
+
46
D1_2_3–
D2_4_5–
7
D1_2_3+
+
27
6
GND
D2_2_3+
AIN1
47
26
5
–
D1_4_5–
D2_2_3–
AIN1+
VCM1
VDD
25
4
48
D2_0_1+
3
D1_4_5+
24
2
+
1
C15
1μF
SENSE
VDD
64
C19
C20 0.1μF
1μF
63
VDD
OVDD
DIGITAL
OUTPUTS
65
VDD
C67
1μF
C18
0.1μF
C78
0.1μF
C79
0.1μF
R51
100Ω
2270 TA03
ENCODE
CLOCK
SPI BUS
2270f
34
LTC2270
PACKAGE DESCRIPTION
UP Package
64-Lead Plastic QFN (9mm w 9mm)
(Reference LTC DWG # 05-08-1705 Rev C)
0.70 ±0.05
7.15 ±0.05
7.50 REF
8.10 ±0.05 9.50 ±0.05
(4 SIDES)
7.15 ±0.05
PACKAGE OUTLINE
0.25 ±0.05
0.50 BSC
RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
9 .00 ±0.10
(4 SIDES)
0.75 ±0.05
R = 0.10
TYP
R = 0.115
TYP
63 64
0.40 ±0.10
PIN 1 TOP MARK
(SEE NOTE 5)
1
2
PIN 1
CHAMFER
C = 0.35
7.15 ±0.10
7.50 REF
(4-SIDES)
7.15 ±0.10
(UP64) QFN 0406 REV C
0.200 REF
0.00 – 0.05
NOTE:
1. DRAWING CONFORMS TO JEDEC PACKAGE OUTLINE MO-220 VARIATION WNJR-5
2. ALL DIMENSIONS ARE IN MILLIMETERS
3. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE, IF PRESENT
4. EXPOSED PAD SHALL BE SOLDER PLATED
5. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE
6. DRAWING NOT TO SCALE
0.25 ±0.05
0.50 BSC
BOTTOM VIEW—EXPOSED PAD
2270f
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.
35
LTC2270
TYPICAL APPLICATION
Integral Non-Linearity (INL)
2.0
1.5
INL ERROR (LSB)
1.0
0.5
0.0
–0.5
–1.0
–1.5
–2.0
0
16384
32768
49152
OUTPUT CODE
65536
2270 TA05
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTC2160
16-Bit 25Msps 1.8V ADC, Ultralow Power
45mW, 77dB SNR, 90dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs,
7mm × 7mm QFN-48
LTC2180
16-Bit 25Msps 1.8V Dual ADC, Ultralow Power 39mW/Ch, 77dB SNR, 90dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs,
9mm × 9mm QFN-64
LTC2188
16-Bit 20Msps 1.8V Dual ADC, Ultralow Power 38mW/Ch, 77dB SNR, 90dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs,
9mm × 9mm QFN-64
LTC2190
16-Bit 25Msps 1.8V Dual ADC, Ultralow Power 52mW/Ch, 77dB SNR, 90dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52
LTC2202/LTC2203
16-Bit 10Msps/25Msps 3.3V ADCs
140mW/220mW, 81.6dB SNR, 100dB SFDR, CMOS Outputs, 7mm × 7mm QFN-48
LTC6946-x
Ultralow Noise and Spurious Integer-N
Synthesizer with Integrated VCO
3.7MHz to 5.7GHz, –226dBc/Hz Normalized In-Band Phase Noise Floor –157dBc/Hz
Wideband Output Phase Noise Floor
LTC6945
Ultralow Noise and Spurious 0.35GHz to 6GHz 3.5GHz to 6GHz, –226dBc/Hz Normalized In-Band Phase Noise Floor –157dBc/Hz
Integer-N Synthesizer
Wideband Output Phase Noise Floor
ADCs
PLLs
Signal Chain Receivers
LTM9002
14-Bit, Dual Channel IF/Baseband μModule
Receiver
Dual ADC, Dual Amplifiers, Anti-Alias Filters and a Dual Trim DAC in
15mm × 11.25mm LGA
LTM9004
14-Bit, Direct Conversion μModule Receiver
I/Q Demodulator, Baseband Amplifiers, Lowpass Filters Up to 20MHz, Dual 14-Bit
125Msps ADC in 22mm × 15mm LGA
RF Mixers/Demodulators
LTC5569
300MHz to 4GHz Dual Active Downconverting
Mixer
High IIP3: 26.8dBm, 2dB Conversion Gain, Low Power: 3.3V/600mW, Integrated RF
Transformer for compact Footprint
LTC5584
30MHz to 1.4GHz Wideband I/Q Demodulator
I/Q Demodulation Bandwidth >530MHz, 31dBm IIP3, IIP2 Adjustable to >80dBm,
DC Offset Adjustable to Zero, 45dB Image Rejection
LTC5585
700MHz to 3GHz Wideband I/Q Demodulator
I/Q Demodulation Bandwidth >530MHz, 25.7dBm IIP3, IIP2 Adjustable to >80dBm,
DC Offset Adjustable to Zero, 43dB Image Rejection
2270f
36 Linear Technology Corporation
LT 0812 • PRINTED IN USA
1630 McCarthy Blvd., Milpitas, CA 95035-7417
(408) 432-1900 ● FAX: (408) 434-0507
●
www.linear.com
© LINEAR TECHNOLOGY CORPORATION 2012