CAT5132 16 Volt Digitally Programmable Potentiometer (DPPt) with 128 Taps and I2C Interface http://onsemi.com Description The CAT5132 is a high voltage Digitally Programmable Potentiometer (DPP) with non−volatile wiper setting memory, operating like a mechanical potentiometer. The tap points between the 127 equal resistive elements are connected to the wiper output via CMOS switches. The switches are controlled by a 7−bit Wiper Control Register (WCR). The wiper setting can be stored in a 7−bit non−volatile Data Register (DR). The WCR is accessed via the I2C serial bus. Upon power−up, the WCR is set to mid−scale (1000000). After the power supply is stable, the contents of the DR are transferred to the WCR and the wiper is returned to the memorized setting. The CAT5132 has two voltage supplies: VCC, the digital supply and V+, the analog supply. V+ can be much higher than VCC, allowing for 16 V analog operations. The CAT5132 can be used as a potentiometer or as a two−terminal variable resistor. MSOP−10 Z SUFFIX CASE 846AE MARKING DIAGRAM ANBx YMR Features • • • • • • • • • • • • • Single Linear DPP with 128 Taps End−to−end Resistance of 10 kW, 50 kW or 100 kW I2C Interface Fast Up/Down Wiper Control Mode Non−volatile Wiper Setting Storage Automatic Wiper Setting Recall at Power−up Digital Supply Range (VCC): 2.7 V to 5.5 V Analog Supply Range (V+): +8 V to +16 V Low Standby Current: 15 mA 100 Year Wiper Setting Memory Industrial Temperature Range: −40°C to +85°C 10−pin MSOP Package These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant Applications • • • • • • July, 2010 − Rev. 5 PIN CONFIGURATION 1 SDA SCL V+ RL RW GND VCC A1 RH A0 (Top View) ORDERING INFORMATION LCD Screen Adjustment Volume Control Mechanical Potentiometer Replacement Gain Adjustment Line Impedance Matching VCOM Setting Adjustments © Semiconductor Components Industries, LLC, 2010 ANBU = CAT5132ZI-10-GT3 ANBK = CAT5132ZI-50-GT3 ANBP = CAT5132ZI-00-GT3 Y = Production Year (Last Digit) M = Production Month (1-9, A, B, C) R = Production Revision Device Package Shipping MSOP (Pb−Free) 3,000 / Tape & Reel CAT5132ZI−10−GT3 CAT5132ZI−50−GT3 CAT5132ZI−00−GT3 1 Publication Order Number: CAT5132/D CAT5132 VCC V+ SDA 127 SCL RH A1 128 TAP POSITION DECODE CONTROL 7−BIT NONVOLATILE MEMORY REGISTER (DR) 7−BIT WIPER CONTROL REGISTER (WCR) ELEMENTS A0 127 RESISTIVE CONTROL LOGIC AND ADDRESS DECODE 0 RL Figure 1. Block Diagram RW Table 1. PIN FUNCTION DESCRIPTION Pin No. Pin Name 1 SDA Serial Data Input/Output − Bidirectional Serial Data pin used to transfer data into and out of the CAT5132. This is an Open−Drain I/O and can be wire OR’d with other Open−Drain (or Open Collector) I/Os. Description 2 GND Ground 3 VCC Digital Supply Voltage (2.7 V to 5.5 V) 4 A1 Address Select Input to select slave address for I2C bus. 5 A0 Address Select Input to select slave address for I2C bus. 6 RH 7 RW Wiper Terminal for the potentiometer 8 RL Low Reference Terminal for the potentiometer 9 V+ Analog Supply Voltage for the potentiometer (+8.0 V to 16.0 V) 10 SCL High Reference Terminal for the potentiometer Serial Bus Clock input for the I2C Serial Bus. This clock is used to clock all data transfers into and out of the CAT5132 Table 2. ABSOLUTE MAXIMUM RATINGS Value Unit Temperature Under Bias Rating −55 to +125 °C Storage Temperature −65 to +150 °C −0.3 to VCC + 0.3 V Voltage on any SDA, SCL, A0 & A1 pins with respect to Ground (Note 1) Voltage on RH, RL & RW pins with respect to Ground V+ VCC with respect to Ground −0.3 to +6 V V+ with respect to Ground −0.3 to +16.5 V ±6 mA +300 °C Wiper Current (10 sec) Lead Soldering temperature (10 sec) Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Latch−up protection is provided for stresses up to 100 mA on address and data pins from −0.3 V to VCC +0.3 V. Table 3. RECOMMENDED OPERATING CONDITIONS Rating Value Unit VCC +2.7 to +5.5 V V+ +8.0 to +16 V Operating Temperature Range −40 to +85 °C http://onsemi.com 2 CAT5132 Table 4. POTENTIOMETER CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Limits Parameter Symbol Test Conditions Min Typ Max Units RPOT Potentiometer Resistance (100 kW) 100 kW RPOT Potentiometer Resistance (50 kW) 50 kW RPOT Potentiometer Resistance (10 kW) 10 RTOL Potentiometer Resistance Tolerance Power Rating IW Wiper Current RW Wiper Resistance VTERM Voltage on RW, RH or RL 25°C kW ±20 % 50 mW ±3 mA IW = ±1 mA @ V+ = 12 V 70 150 W IW = ±1 mA @ V+ = 8 V 110 200 W GND = 0 V; V+ = 8 V to 16 V GND V+ 0.78 V RES Resolution ALIN Absolute Linearity (Note 3) VW(n)(actual) − VW(n)(expected) (Notes 6, 7) ±1 LSB (Note 5) RLIN Relative Linearity (Note 4) VW(n+1) − [VW(n) + LSB] (Notes 6, 7) ±0.5 LSB (Note 5) TCRPOT Temperature Coefficient of RPOT (Note 2) TCRatio Ratiometric Temperature Coefficient (Note 2) CH/CL/CW Potentiometer Capacitances fc Frequency Response % ppm/°C ±300 30 ppm/°C (Note 2) 10/10/25 pF RPOT = 50 kW 0.4 MHz 2. This parameter is tested initially and after a design or process change that affects the parameter. 3. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer. 4. Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. 5. LSB = (RHM − RLM)/127; where RHM and RLM are the highest and lowest measured values on the wiper terminal. 6. n = 1, 2, ..., 127 7. V+ @ RH; 0 V @ RL; VW measured @ RW with no load. http://onsemi.com 3 CAT5132 Table 5. D.C. ELECTRICAL CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.) Parameter Symbol Test Conditions Min Max Units ICC1 Power Supply Current (Volatile Write/Read) FSCL = 400 kHz, SDA Open, VCC = 5.5 V, Input = GND 1 mA ICC2 Power Supply Current (Nonvolatile WRITE) FSCL = 400 kHz, SDA Open, VCC = 5.5 V, Input = GND 3.0 mA Standby Current (VCC = 5 V) VIN = GND or VCC, SDA = VCC 5 mA V+ Standby Current VCC = 5 V, V+ = 16 V 10 mA ILI Input Leakage Current VIN = GND to VCC 10 mA ILO Output Leakage Current VOUT = GND to VCC 10 mA VIL Input Low Voltage −1 VCC x 0.3 V VIH Input High Voltage VCC x 0.7 VCC + 1.0 V 0.4 V Max Units ISB(VCC) ISB(V+) VOL1 Output Low Voltage (VCC = 3.0) IOL = 3 mA Table 6. CAPACITANCE (TA = 25°C, f = 1.0 MHz, VCC = 5.0 V) Symbol Parameter Test Conditions Min CI/O Input/Output Capacitance (SDA) VI/O = 0 V (Note 8) 8 pF CIN Input Capacitance (A0, A1, SCL) VIN = 0 V (Note 8) 6 pF Table 7. A.C. CHARACTERISTICS VCC = 2.7 − 5.5 V Max Units Clock Frequency 400 kHz Noise Suppression Time Constant at SCL & SDA Inputs 50 ns SLC Low to SDA Data Out and ACK Out 1 ms Parameter (see Figure 6) Symbol FSCL TI (Note 8) tAA tBUF (Note 8) Min Time the bus must be free before a new transmission can start 1.2 ms Start Condition Hold Time 0.6 ms tLOW Clock Low Period 1.2 ms tHIGH Clock High Period 0.6 ms tSU:STA Start Condition Setup Time (for a Repeated Start Condition) 0.6 ms tHD:DAT Data in Hold Time 0 ns tHD:STA tR (Note 8) SDA and SCL Rise Time 0.3 ms tF (Note 8) SDA and SCL Fall Time 300 ns tSU:STO tDH Stop Conditions Setup Time 0.6 ms Data Out Hold Time 100 ns 8. This parameter is tested initially and after a design or process change that affects the parameter. http://onsemi.com 4 CAT5132 Table 8. POWER UP TIMING (Notes 9, 10) Parameter Symbol Min Max Units tPUR Power−up to Read Operation 1 ms tPUW Power−up to Write Operation 1 ms Min Max Units Wiper Response Time After Power Supply Stable 5 10 ms Wiper Response Time After Instruction Issued 5 10 ms Min Max Units 5 ms Table 9. WIPER TIMING Symbol tWRPO tWRL Parameter Table 10. WRITE CYCLE LIMITS Symbol tWR Parameter Write Cycle Time (see Figure 7) The write cycle is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address. Table 11. RELIABILITY CHARACTERISTICS Symbol NEND (Note 9) TDR (Note 9) Parameter Reference Test Method Min Endurance MIL−STD−883, Test Method 1033 100,000 Cycles Data Retention MIL−STD−883, Test Method 1008 100 Years 9. This parameter is tested initially and after a design or process change that affects the parameter. 10. tPUR and tPUW are the delays required from the time VCC is stable until the specified operation can be initiated. http://onsemi.com 5 Max Units CAT5132 TYPICAL PERFORMANCE CHARACTERISTICS 400 12 VCC = 2.7 V; V+ = 8 V VCC = 5.5 V; V+ = 16 V 10 350 VCC = 5.5 V 300 ICC2 (mA) RWL (KW) 8 6 4 250 200 VCC = 2.7 V 150 100 2 0 50 0 16 32 48 64 80 96 112 0 −50 −30 128 50 30 70 90 110 130 TEMPERATURE (°C) Figure 2. Resistance between RW and RL Figure 3. ICC2 (NV Write) vs. Temperature 0.5 0.8 ALIN ERROR (LSB) 0.3 0.4 0.2 0 −0.2 −0.4 −0.6 16 32 48 64 80 96 112 0.2 0.1 0 −0.1 −0.2 −0.3 VCC = 2.7 V; V+ = 8 V VCC = 5.5 V; V+ = 16 V 0 Tamb = 25°C Rtotal = 10 K 0.4 Tamb = 25°C Rtotal = 10 K 0.6 ALIN ERROR (LSB) 10 TAP POSITION 1.0 −0.8 −1.0 −10 128 −0.4 −0.5 VCC = 2.7 V; V+ = 8 V VCC = 5.5 V; V+ = 16 V 0 16 32 48 64 80 96 TAP POSITION TAP POSITION Figure 4. Absolute Linearity Error per Tap Position Figure 5. Relative Linearity Error http://onsemi.com 6 112 128 CAT5132 tHIGH tF tLOW tR tLOW SCL tSU:STA tHD:DAT tHD:STA tSU:STO tSU:DAT SDA IN tAA tBUF tDH SDA OUT Figure 6. Bus Timing SCL SDA 8TH BIT ACK BYTE n tWR STOP CONDITION Figure 7. Write Cycle Timing http://onsemi.com 7 START CONDITION ADDRESS CAT5132 Serial Bus Protocol The following defines the features of the I2C bus protocol: 1. Data transfer may be initiated only when the bus is not busy. 2. During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock is high will be interpreted as a START or STOP condition. The device controlling the transfer is a master, typically a processor or controller, and the device being controlled is the slave. The master will always initiate data transfers and provide the clock for both transmit and receive operations. Therefore, the CAT5132 will be considered a slave device in all applications. Acknowledge After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data (see Figure 9). The CAT5132 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8−bit byte. When the CAT5132 is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT5132 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition. START Condition The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT5132 monitors the SDA and SCL lines and will not respond until this condition is met (see Figure 8). Acknowledge Polling The disabling of the inputs can be used to take advantage of the typical write cycle time. Once the STOP condition is issued to indicate the end of the write operation, the CAT5132 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the START condition followed by the slave address. If the CAT5132 is still busy with the write operation, no ACK will be returned. If the CAT5132 has completed the write operation, an ACK will be returned and the host can then proceed with the next instruction operation. STOP Condition A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition (see Figure 8). SCL SDA START CONDITION STOP CONDITION Figure 8. Start/Stop Condition BUS RELEASE DELAY (RECEIVER) BUS RELEASE DELAY (TRANSMITTER) SCL FROM MASTER 8 1 9 DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER START ACK DELAY (≤ tAA) ACK SETUP (≥ tSU:DAT) Figure 9. Acknowledge Condition http://onsemi.com 8 CAT5132 Device Description Access Control Register The next two bits, A1 and A0, are the internal slave address and must match the physical device address which is defined by the state of the A1 and A0 input pins. Only the device with slave address matching the input byte will be accessed by the master. This allows up to 4 devices to reside on the same bus. The A1 and A0 inputs can be actively driven by CMOS input signals or tied to VCC or Ground. The last bit is the READ/WRITE bit and determines the function to be performed. If it is a “1” a read command is initiated and if it is a “0” a write is initiated. For the AR register only write is allowed. After the Master sends a START condition and the slave address byte, the CAT5132 monitors the bus and responds with an acknowledge when its address matches the transmitted slave address. The volatile register WCR and the non−volatile register DR are accessed only by addressing the volatile Access Register AR first, using the 3 byte I2C protocol for all read and write operations (see Table 12). The first byte is the slave address/instruction byte (see details below). The second byte contains the address (02h) of the AR register. The data in the third byte controls which register WCR (80h) or DR (00h) is being addressed (see Figure 10). Slave Address Instruction Byte Description The first byte sent to the CAT5132 from the master processor is called the Slave/DPP Address Byte. The most significant five bits of the slave address are a device type identifier. For the CAT5132 these bits are fixed at 01010 (refer to Table 13). Table 12. ACCESS CONTROL REGISTER ID2 ID1 ID0 A1 A0 Wb ACK ACK STOP ST 0 1 0 1 0 0 0 0 A 0 0 0 0 0 0 1 0 A 1 0 0 0 0 0 0 0 A SP ST 0 1 0 1 0 0 0 0 A 0 0 0 0 0 0 1 0 A 0 0 0 0 0 0 0 0 A SP ACK ID3 3rd byte ID4 2nd byte START 1st byte AR address − 02h WCR(80h) / DR(00h) selection Table 13. BYTE 1 SLAVE ADDRESS AND INSTRUCTION BYTE Device Type Identifier Slave Address Read/Write ID4 ID3 ID2 ID1 ID0 A1 A0 R/W 0 1 0 1 0 X X X (MSB) (LSB) BUS ACTIVITY: MASTER S T A R T SDA LINE S SLAVE ADDRESS & INSTRUCTION AR REGISTER ADDRESS WCR/DR SELECTION S T O P FIXED P VARIABLE A C K A C K Figure 10. Access Register Addressing Using 3 Bytes http://onsemi.com 9 A C K CAT5132 Wiper Control Register (WCR) Description make use of the 7 LSB bits (The first data bit, or MSB, is ignored) on write instructions and will always come back as a “0” on read commands. A write operation (see Table 14) requires a Start condition, followed by a valid slave address byte, a valid address byte 00h, a data byte and a STOP condition. After each of the three bytes the CAT5132 responds with an acknowledge. At this time the data is written only to volatile registers, then the device enters its standby state. The CAT5132 contains a 7−bit Wiper Control Register which is decoded to select one of the 128 switches along its resistor array. The WCR is a volatile register and is written with the contents of the nonvolatile Data Register (DR) on power−up. The Wiper Control Register loses its contents when the CAT5132 is powered−down. The contents of the WCR may be read or changed directly by the host using a READ/WRITE command after addressing the WCR (see Table 12 to access WCR). Since the CAT5132 will only Table 14. WCR WRITE OPERATION Wb ACK 0 0 0 A ST 0 1 0 1 0 0 0 0 0 A 0 0 0 0 1 0 WCR address − 00h ACK slave address byte 0 0 0 0 0 0 0 A 1 0 0 0 0 A 0 0 0 0 0 x x x data byte x x x x x STOP A0 0 A SP STOP A1 1 WCR(80h) selection ACK ID0 0 AR address − 02h ACK ID1 1 ACK ID2 0 3rd byte ACK ID3 ST START ID4 2nd byte START 1st byte A SP data is low the wiper is decremented at each clock. Once the stop is issued then the device enters its standby state with the WCR data as being the last inc/dec position. Also, the wiper position does not roll over but is limited to min and max positions. An increment operation (see Table 15) requires a Start condition, followed by a valid increment address byte (01011), a valid address byte 00h. After each of the two bytes, the CAT5132 responds with an acknowledge. At this time if the data is high then the wiper is incremented or if the Table 15. WCR INCREMENT/DECREMENT OPERATION A0 Wb ACK 0 0 0 0 A ST 0 1 0 1 1 0 0 0 0 A 0 0 0 0 1 0 WCR address − 00h ACK slave address byte 0 0 0 0 0 0 0 A 0 0 A 1 0 0 0 0 0 0 0 STOP A1 1 WCR(80h) selection A SP increment (1) / decrement (0) bits STOP ID0 0 AR address − 02h ACK ID1 1 ACK ID2 0 3rd byte ACK ID3 ST START ID4 2nd byte START 1st byte 1 SP 1 1 1 0 0 0 0 CAT5132 responds with an acknowledge and then the device transmits the data byte. The master terminates the read operation by issuing a STOP condition following the last bit of Data byte. A read operation (see Table 16) requires a Start condition, followed by a valid slave address byte for write, a valid address byte 00h, a second START and a second slave address byte for read. After each of the three bytes, the Table 16. WCR READ OPERATION A1 A0 Wb ACK 1 0 0 0 0 A 0 1 START ST ST 0 1 0 0 0 0 0 A 0 0 0 0 slave address byte 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 X X X data byte 0 1 A A 1 WCR address − 00h ACK slave address byte 0 0 X X X X http://onsemi.com 10 SP 0 0 0 0 0 0 0 STOP ID0 0 WCR(80h) selection ACK ID1 1 AR address − 02h STOP ID2 0 3rd byte ACK ID3 ST START ID4 2nd byte START 1st byte A SP CAT5132 Data Register (DR) written during a write to DR. After a DR WRITE is complete the DR and WCR will contain the same wiper position. To write or read to the DR, first the access to DR is selected, see table 1 then the data is written or read using the following sequences. A write operation (see Table 17) requires a Start condition, followed by a valid slave address byte, a valid address byte 00h, a data byte and a STOP condition. After each of the three bytes the CAT5132 responds with an acknowledge. At this time the data is written both to volatile and non−volatile registers, then the device enters its standby state. The Data Register (DR) is a nonvolatile register and its contents are automatically written to the Wiper Control Register (WCR) on power−up. It can be read at any time without effecting the value of the WCR. The DR, like the WCR, only stores the 7 LSB bits and will report the MSB bit as a “0”. Writing to the DR is performed in the same fashion as the WCR except that a time delay of up to 5 ms is experienced while the nonvolatile store operation is being performed. During the internal non−volatile write cycle, the device ignores transitions at the SDA and SCL pins, and the SDA output is at a high impedance state. The WCR is also Table 17. DR WRITE OPERATION Wb ACK 0 0 0 A ST 0 1 0 1 0 0 0 0 0 A 0 0 0 0 1 0 DR address − 00h ACK slave address byte 0 0 0 0 0 0 0 A 0 0 0 0 0 A 0 0 0 0 0 X X X data byte X X X X X STOP A0 0 A SP STOP A1 1 DR(00h) selection ACK ID0 0 AR address − 02h ACK ID1 1 ACK ID2 0 3rd byte ACK ID3 ST START ID4 2nd byte START 1st byte A SP acknowledge and then the device transmits the data byte. The master terminates the read operation by issuing a STOP condition following the last bit of Data byte. A read operation (see Table 18) requires a Start condition, followed by a valid slave address byte, a valid address byte 00h, a second Start and a second slave address byte for read. After each of the three bytes the CAT5132 responds with an Table 18. DR READ OPERATION A1 A0 Wb ACK 1 0 0 0 0 A 0 1 START ST ST 0 1 0 0 0 0 0 A 0 0 0 0 slave address byte 0 1 0 1 0 0 0 0 0 1 0 0 0 0 0 0 X X X data byte 0 1 A A 0 DR address − 00h ACK slave address byte 0 0 X X X X http://onsemi.com 11 SP 0 0 0 0 0 0 0 STOP ID0 0 DR(00h) selection ACK ID1 1 AR address − 02h STOP ID2 0 3rd byte ACK ID3 ST START ID4 2nd byte START 1st byte A SP CAT5132 Potentiometer Operation Power−On The CAT5132 is a 128−position, digital controlled potentiometer. When applying power to the CAT5132, VCC must be supplied prior to or simultaneously with V+. At the same time, the signals on RH, RW and RL terminals should not exceed V+. If V+ is applied before VCC, the electronic switches of the DPP are powered in the absence of the switch control signals, that could result in multiple switches being turned on. This causes unexpected wiper settings and possible current overload of the potentiometer. When VCC is applied the device turns on at the mid−point wiper location (64) until the wiper register can be loaded with the nonvolatile memory location previously stored in the device. After the nonvolatile memory data is loaded into the wiper register the wiper location will change to the previously stored wiper position. At power−down, it is recommended to turn−off first the signals on RH, RW and RL, followed by V+ and, after that, VCC, in order to avoid unexpected transmissions of the wiper and uncontrolled current overload of the potentiometer. The end−to−end nominal resistance of the potentiometer has 128 contact points linearly distributed across the total resistor. Each of these contact points is addressed by the 7 bit wiper register which is decoded to select one of these 128 contact points. Each contact point generates a linear resistive value between the 0 position and the 127 position. These values can be determined by dividing the end−to−end value of the potentiometer by 127. In the case of the 10 kW potentiometer ~79 W is the resistance between each wiper position. However in addition to the ~79 W for each resistive segment of the potentiometer, a wiper resistance offset must be considered. Table 19 shows the effect of this value and how it would appear on the wiper terminal. This offset will appear in each of the CAT5132 end−to−end resistance values in the same way as the 10 kW example. However resistance between each wiper position for the 50 kW version will be ~395 W and for the 100 kW version will be ~790 W. Table 19. POTENTIOMETER RESISTANCE AND WIPER RESISTANCE OFFSET EFFECTS Position 70 W or 0 W + 70 W 01 149 W or 79 W + 70 W 63 5,047 W or 4,977 W + 70 W 127 10,070 W or 10,000 W + 70 W Position Typical RW to RH Resistance for 10 kW DPP 00 10,070 W or 10,000 W + 70 W 64 5,047 W or 4,977 W + 70 W 126 149 W or 79 W + 70 W 127 70 W or 0 W + 70 W http://onsemi.com 12 Typical RW to RL Resistance for 10 kW DPP 00 CAT5132 PACKAGE DIMENSIONS MSOP 10, 3x3 CASE 846AE−01 ISSUE O SYMBOL MIN NOM 1.10 A E E1 MAX A1 0.00 0.05 0.15 A2 0.75 0.85 0.95 b 0.17 0.27 0.23 c 0.13 D 2.90 3.00 3.10 E 4.75 4.90 5.05 E1 2.90 3.00 3.10 0.50 BSC e L 0.40 L1 0.80 0.25 BSC L2 θ 0.60 0.95 REF 0º 8º TOP VIEW DETAIL A D A A2 A1 e b c SIDE VIEW END VIEW q L2 Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-187. L L1 DETAIL A http://onsemi.com 13 CAT5132 Example of Ordering Information (Note 13) Prefix Device # Suffix CAT 5132 Z I Temperature Range Company ID (Optional) −G T3 Lead Finish G: NiPdAu (PPF) Tape & Reel (Note 15) T: Tape & Reel 3: 3,000 Units / Reel −10 I = Industrial (−40°C to +85°C) Product Number 5132 Resistance −10: 10 kW −50: 50 kW −00: 100 kW Package Z: MSOP 11. All packages are RoHS compliant (Lead−free, Halogen−free). 12. The standard lead finish is NiPdAu. 13. The device used in the above example is a CAT5132ZI−10−GT3 (MSOP, Industrial Temperature range, 10 kW, NiPdAu, Tape & Reel, 3,000/Reel). 14. For additional package and temperature options, please contact your nearest ON Semiconductor Sales office. 15. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. DPP is a trademark of Semiconductor Components Industries, LLC. ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5773−3850 http://onsemi.com 14 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative CAT5132/D