ON NCN49597 Power line communication modem Datasheet

NCN49597
Power Line Communication
Modem
The NCN49597 is a powerful spread frequency shift keying
(S−FSK) communication system−on−chip (SoC) designed for
communication in hostile environments.
It combines a low power ARM Cortex M0 processor with a high
precision analogue front end. Based on 4800 baud S−FSK
dual−channel technology, it offers an ideal compromise between speed
and robustness.
Pin−compatible with its predecessor, the AMIS−49587, this new
generation chip extends the communication frequency range up to the
CENELEC D band for use in applications such as e−metering, home
automation and street lighting. The NCN49597 benefits for more than
10 years of field experience in e−metering and delivers innovative
features such as a smart synchronization and in−band statistics.
Fully reprogrammable, the modem can be updated in the field.
Multiple royalty−free firmware options are available from
ON Semiconductor; refer to the separate datasheets for details. The
configurable GPIOs allow connecting peripherals such as LCDs or
metering ICs.
http://onsemi.com
1
QFN52 8x8, 0.5P
CASE 485M
MARKING DIAGRAM
52
1
Features
• Power Line Communication (PLC) Modem for 50 Hz, 60 Hz and DC
•
•
•
•
•
•
•
•
•
•
•
Mains
Embedded ARM Cortex M0 Processor
10 General Purpose IOs Controllable by Software
Embedded 32 kB RAM
Embedded 2 kB ROM Containing Boot Loader
Hardware Compliant with CENELEC EN 50065−1 and EN 50065−7
Half Duplex S−FSK Channel, up to 4800 Baud
Programmable Carrier Frequencies in CENELEC A, B, C and D
Band
Data Rate Selectable:
300 – 600 – 1200 – 2400 – 4800 baud (@ 50 Hz);
360 – 720 – 1440 – 2880 – 5760 baud (@ 60 Hz)
UART for Interfacing with an Application Microcontroller
Power Supply 3.3 V
Wide Junction Temperature Range: −40°C to +125°C
Available Firmware Options
•
•
•
•
•
Linky Compliant
• ON−PL110+ − Mesh Networking with Collision
•
Avoidance and Error Correction
Complete Handling of Protocol Layers (physical,
MAC, LLC)
Repetition Boosting Robustness and Range of the
Communication (IEC firmware)
© Semiconductor Components Industries, LLC, 2014
May, 2014 − Rev. 1
XXXXYZZ
NCN 49597
C597−901
XXXX
Y
ZZ
= Date Code
= Plant Identifier
= Traceability Code
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 28 of this data sheet.
Typical Applications
• IEC − Fully IEC61334−5−1, IEC 61334−4−32 and
•
52
1
AMR: Remote Automated Meter Reading
Building Automation
Solar Power Control and Monitoring
Street Light Control and Monitoring
Transmission of Alerts (fire, gas leak, water leak)
Publication Order Number:
NCN49597/D
NCN49597
APPLICATION
Application Example
C8
3V3_A
R6
R8
R7
3V3_D
C17
C16
3V3_D
C9
VDD
12V
VDDA
C6
C7
U1
12V
R12
VCC
D1
−B
6
MAINS
12
7
U2
OutA
Vuc
5
19
NCS5651
OutB 8
R4
R5
4
R10
TX_OUT
TXD
D2
RXD
C4
3
9
11
VEE
C10
1
13
Enable
+A
10
+B
2
Vcom
20
14
BR0
BR1
Rlim
GNDuC
Application
Micro
Controller
15
Vwarn
3V3_D
R9
RESB
R14
C5
C11
C3
−A
NCN49597
TX_ENB
Tr
R2
1:2
C2
R3
D3
D4
RX_OUT
C1
VDD1V8
RX_IN
R1
3V3_A
SEN
REF_OUT
C15
CDREF
D5
EXT_CLK_E
C13
Y1
VSS
VSSA
C12
XTAL_OUT
ZC_IN
XTAL_IN
R11
C14
Figure 1. Typical Application for the NCN49597 S−FSK Modem
Figure 1 shows an S−FSK PLC modem built around the
NCN49597. The design is a good starting point for a
CENELEC. EN 50065−1−compliant system; for further
information refer to the referenced design manual.
This design is not galvanically isolated; safety must be
considered when interfacing to a microcontroller or a PC.
For synchronization the mains is coupled in via a 1 MW
resistor; the Schottky diode pair D5 clamps the voltage
within the input range of the zero crossing detector.
In the receive path a 2nd order high pass filter blocks the
mains frequency. The corner point − defined by C1, C2, R1
and R2 − is designed at 10 kHz. In the transmit path a 3th
order low pass filter built around the NCS5651 power
operational amplifier suppresses the 2nd and 3rd harmonics
to be in line with the CENELEC EN50065−1 specification.
The filter components are tuned for a space and mark
frequency of 63.3 and 74 kHz respectively. The output of the
amplifier is coupled through DC blocking capacitor C10 to
a 2:1 transformer Tr. The high voltage capacitor C11 couples
the secondary of this transformer to the mains.
High−energetic transients from the mains are clamped by
the protection diode combination D3, D4, together with D1,
D2.
http://onsemi.com
2
NCN49597
Table 1. EXTERNAL COMPONENTS LIST AND DESCRIPTION
Component
C1, C2
C5, CDREF
Function – Remarks
High pass receive filter
VCOM & VREF_OUT ceramic decoupling capacitor
Value
Tolerance
Unit
1.5
±10%
nF
1
−20 +80%
mF
C7, C9, C16, C17
Decoupling block capacitor
100
−20 +80%
nF
C3
TX_OUT coupling capacitor
470
±20%
nF
C4
Low pass transmit filter
470
±10%
pF
C6
Low pass transmit filter
68
±10%
pF
C8
Low pass transmit filter
3
±10%
pF
C10
Transmission signal coupling cap;
1 ARMS ripple @ 70 kHz
10
±20%
mF
C11
High voltage coupling capacitor; 630 V
220
±20%
nF
C12
Zero crossing noise suppression
100
±20%
pF
Crystal load capacitor
22
±20%
pF
C13, C14
C15
Decoupling block capacitor 1.8 V internal supply
1
−20 +80%
mF
R1
High pass receive filter
22
±1%
kW
R2
High pass receive filter
11
±1%
kW
R3
High pass receive filter
10
±1%
kW
R9
Line driver current limitation setting
10
±1%
kW
R4
Low pass transmit filter
3.3
±1%
kW
R5
Low pass transmit filter
10
±1%
kW
R6
Low pass transmit filter
8.2
±1%
kW
R7
Low pass transmit filter
500
±1%
W
R8
Low pass transmit filter
3
±1%
kW
R10
TX coupling resistor ; 0.5 W
0.47
±10%
W
R11
Zero crossing coupling
1
±10%
MW
Pull up
10
±10%
kW
R12, R13
D1, D2
High−current Schottky clamp diodes
D3, D4
TVS diodes
MBRA340
P6SMB6.8AT3G
D5
Double low−current Schottky clamp diode
Y1
Crystal
Tr
2:1 signal transformer
U1
PLC modem
U2
Power operational amplifier
BAS70−04
48 MHz
NCN49597
NCS5651
http://onsemi.com
3
50 ppm
NCN49597
Table 2. ABSOLUTE MAXIMUM RATINGS
Rating
Symbol
Min
Max
Unit
Absolute max. digital power supply
VDD_ABSM
VSS − 0.3
3.9
V
Absolute max. analog power supply
VDDA_ABSM
VSSA − 0.3
3.9
V
Absolute max. difference between digital and analog power supply
VDD − VDDA_ABSM
−0.1
0.1
V
Absolute max. difference between digital and analog ground
VSS − VSSA_ABSM
−0.1
0.1
V
VXIN_ABSM18
VSS − 0.2
VDD18 + 0.2
V
VXOUT_ABSM18
VSS − 0.2
VDD18 + 0.2
V
VN5VSIN_ABSM
VSS − 0.3
VDD + 0.3
V
VN5VSOUT_ABSM
VSS − 0.3
VDD + 0.3
V
POWER SUPPLY PINS VDD, VDDA, VSS, VSSA
CLOCK PINS XIN, XOUT
Absolute maximum input for the clock input pin (Note 1)
Absolute maximum voltage at the clock output pin (Note 1)
NON 5 V SAFE PINS: TX_OUT, ALC_IN, RX_IN, RX_OUT, REF_OUT, ZC_IN, TDO, SCK, SDO, SCB
Absolute maximum input for normal digital inputs and analog inputs
Absolute maximum voltage at any output pin
5 V SAFE PINS: TX_ENB, TXD, RXD, BR0, BR1, IO0..IO9, RESB, TDI, TCK, TMS, TRSTB, TEST, SDI
Absolute maximum input for digital 5 V safe pins configured as input (Note 2)
Absolute maximum voltage at 5 V safe pin configured as output (Note 2)
V5VSIN_ABSM
VSS − 0.3
5.5
V
V5VSOUT_ABSM
VSS − 0.3
VDD + 0.3
V
Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality
should not be assumed, damage may occur and reliability may be affected.
1. The upper maximum voltage rating on the clock pins XIN and XOUT is specified with respect to the output voltage of the internal core voltage
regulator. The tolerance of this voltage regulator must be taken into account. In case an external clock is used, care must be taken not to
damage to XIN pin.
2. The direction (input or output) of configurable pins (IO0…IO9) depends on the firmware.
Normal Operating Conditions
Table 3. OPERATING RANGES
Rating
Symbol
Min
Max
Unit
VDD, VDDA
3.0
3.6
V
Junction Temperature Range
TJ
−40
125
°C
Ambient Temperature Range
TA
−40
115
°C
Power supply voltage range (VDDA and VDD pins)
Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond
the Recommended Operating Ranges limits may affect device reliability.
http://onsemi.com
4
NCN49597
PIN DESCRIPTION − QFN Package
NC
NC
TX_OUT
ALC_IN
NC
NC
VDDA
VSSA
RX_OUT
RX_IN
NC
REF_OUT
NC
40
41
42
43
44
45
46
47
48
49
50
51
52
ZC_IN
NC
IO3
IO4
IO5
IO0
TDO
TDI
TCK
TMS
TRST
IO6
IO8
1
39
2
38
3
37
4
36
5
35
6
34
NCN49597
7
8
33
32
9
31
10
30
11
29
12
28
13
27
NC
NC
TX_EN
TEST
RES
NC
IO1
BR0
BR1
SEN
IO2
CSB
SDO
26
25
24
23
22
21
20
19
18
16
17
15
14
SDI
SCK
RXD
IO9
TXD
VDD
VSS
VDD1V8
XOUT
XIN
DATA/PRES
EXT_CLK_E
IO7
Figure 2. QFN Pin−out of NCN49597 (top view)
Table 4. NCN49597 QFN PIN FUNCTION DESCRIPTION
Pin Number
Pin Name
I/O
Type
Description
1
ZC_IN
In
A
3, 4
IO0, IO1
In/Out
D, 5VS, ST
50/60 Hz input for mains zero crossing detection
General Purpose I/O’s (Notes 3 and 4)
5, 6, 12..14,
23, 33, 29
IO2..IO7
In/Out
D, 5VS, ST
General Purpose I/O’s (Note 3)
13, 23
IO8, IO9
In/Out
D, PD
7
TDO
Out
D
8
TDI
In
D, 5VS, PD, ST
JTAG test data input (Note 7)
9
TCK
In
D, 5VS, PD, ST
JTAG test clock (Note 7)
10
TMS
In
D, 5VS, PD, ST
JTAG test mode select (Note 7)
General purpose IO (Notes 3 and 9)
JTAG test data output
11
TRSTB
In
D, 5VS, PD, ST
JTAG test reset bar (active low) (Note 8)
15
EXT_CLK_E
In
D, 5VS, PD, ST
External Clock Enable input
16
DATA/PRES
Out
D, 5VS, OD
17
XIN
In
A, 1.8 V
Crystal input
18
XOUT
Out
A, 1.8 V
Crystal oscillator output (output must be left floating when XIN is
driven by an external clock)
19
VDD1V8
P
1.8 V regulator output. A decoupling capacitor of at least 1 mF is
required for stability
20
VSS
P
Digital ground
Output of transmitted data (DATA) or PRE_SLOT signal (PRES)
3. The direction and function of the general−purpose I/O’s is controlled by the firmware. Depending on the firmware behavior, a general−purpose IO (GPIO) used as an output may appear as an open−drain, push−pull or open−source pin. Refer to the firmware documentation
for details.
4. During boot (i.e., before firmware has been uploaded) this pin is an output and indicates the status of the boot loader. Once firmware has
been loaded, the pin is available as a GPIO.
5. During normal operation, this pin must be tied to ground (recommended) or left open.
6. If the modem is not loading the firmware from an external SPI memory, it is recommended that this pin is tied to ground or Vdd.
7. During normal operation, it is recommended that this pin is tied to ground.
8. During normal operation, this pin must be tied to Vdd.
9. If a general purpose IO is configured as an output, the pull−down resistor is disconnected.
http://onsemi.com
5
NCN49597
Table 4. NCN49597 QFN PIN FUNCTION DESCRIPTION
Pin Number
Pin Name
I/O
Type
Description
21
VDD
22
TXD
Out
D, 5VS, OD
UART transmit output
24
RXD
In
D, 5VS, ST
UART receive input
25
SCK
Out
D
26
SDI
In
D, 5VS, ST
27
SDO
Out
D
SPI interface to external Flash: serial data output
28
CSB
Out
D
SPI interface to external Flash: chip select
30
SEN
In
D, 5VS, PD, ST
31
BR1
In
D, 5VS
UART baud rate selection
32
BR0
In
D, 5VS
UART baud rate selection
35
RESB
In
D, 5VS, ST
36
TEST
In
D, 5VS, PD, ST
37
TX_ENB
Out
D, 5VS, OD
42
TX_OUT
Out
A
Transmitter output
43
ALC_IN
In
A
Automatic level control input
46
VDDA
P
3.3 V analog supply
47
VSSA
P
Analog ground
48
RX_OUT
Out
A
Output of receiver operational amplifier
49
RX_IN
In
A
Positive input of receiver operational amplifier
51
REF_OUT
Out
A
Internal voltage reference. A decoupling capacitor of at least
1 mF is required for stability
2, 34, 38..41,
44, 45,50, 52
NC
P
3.3 V digital supply
SPI interface to external Flash: clock
SPI interface to external Flash: serial data input (Note 6)
SPI interface Enable external Flash
Reset (active low)
Production hardware test enable (Note 5)
Transmit enable (active low)
These pins are not connected and must be connected to ground
(recommended) or left open
3. The direction and function of the general−purpose I/O’s is controlled by the firmware. Depending on the firmware behavior, a general−purpose IO (GPIO) used as an output may appear as an open−drain, push−pull or open−source pin. Refer to the firmware documentation
for details.
4. During boot (i.e., before firmware has been uploaded) this pin is an output and indicates the status of the boot loader. Once firmware has
been loaded, the pin is available as a GPIO.
5. During normal operation, this pin must be tied to ground (recommended) or left open.
6. If the modem is not loading the firmware from an external SPI memory, it is recommended that this pin is tied to ground or Vdd.
7. During normal operation, it is recommended that this pin is tied to ground.
8. During normal operation, this pin must be tied to Vdd.
9. If a general purpose IO is configured as an output, the pull−down resistor is disconnected.
P:
Power pin
5VS:
5 V safe; pin that support the presence of 5 V if used as
input or as open−drain output
A:
Analog pin
Out:
Output signal
D:
Digital pin
In:
Input signal
PD:
Internal Pull Down resistor (Note 9)
ST:
Schmitt trigger input.
OD:
Open Drain Output
1.8V:
The maximal voltage on this pin is 1.8 V
http://onsemi.com
6
NCN49597
Table 5. ELECTRICAL CHARACTERISTICS
All parameters are valid for TJ = −40°C to 125°C, VDD = 3.3 V, fCLK = 48 MHz ± 50 ppm unless otherwise specified.
Parameter
Test Conditions
Symbol
Min
Typ
Max
Unit
1.62
1.80
1.98
V
INTERNAL VOLTAGE REGULATOR: PIN VDD1V8 (power supply and voltage reference)
Internal voltage regulator output
VDD18
Current consumption in receive mode
Current through VDD and VDDA
(Note 10)
IRX
40
60
mA
Current consumption in transmit mode
Current through VDD and VDDA
(Note 10)
ITX
40
60
mA
Current consumption when RESB = 0
Current through VDD and VDDA
IRESET
4
mA
65
%
Tstartup
15
ms
Load capacitance external crystal
CL
18
pF
Series resistance external crystal
RS
60
W
15
pF
OSCILLATOR: PIN XIN, XOUT (Note 11)
35
Duty cycle with quartz connected
Start−up time
Maximum Capacitive load on XOUT
XIN used as clock input
CLXOUT
Low input threshold voltage
XIN used as clock input
VILXOUT
1
6
0.3
V
VDD18
High input threshold voltage
XIN used as clock input
VIHXOUT
0.7
VDD18
V
Low output voltage
XIN used as clock input,
XOUT = 2 mA
VOLXOUT
0.3
V
High input voltage
XIN used as clock input
VOHXOUT
VDD18 −
0.3
V
Rise and fall time on XIN
XIN used as clock input
trXIN_EXT
1.5
ns
ZERO CROSS DETECTOR AND 50/60 HZ PLL: PIN ZC_IN
(Note 12)
ImpZC_IN
−20
20
mA
For 1 ms (Note 12)
ImavgZC_IN
−2
2
mA
With protection resistor at ZC_IN
(Note 12)
VMAINS
90
550
VPK
Rising threshold level
(Note 13)
VIRZC_IN
1.9
V
Falling threshold level
(Note 13)
VIFZC_IN
0.85
Maximum peak input current
Maximum average input current
Mains voltage input range
Hysteresis
V
VHYZC_IN
0.4
R_CONF[0] = 0 (50 Hz)
Flock50Hz
45
55
Hz
R_CONF[0] = 1 (60 Hz)
Flock60Hz
54
66
Hz
R_CONF[0] = 0 (50 Hz)
Tlock50Hz
15
s
R_CONF[0] = 1 (60 Hz)
Tlock60Hz
20
s
Frequency variation without going out of
lock (Note 14)
R_CONF[0] = 0 (50 Hz)
DF60Hz
0.1
Hz/s
Frequency variation without going out of
lock (Note 14)
R_CONF[0] = 1 (60 Hz)
DF50Hz
0.1
Hz/s
JitterCHIP_CLK
25
ms
Lock range (Note 14)
Lock time (Note 14)
Jitter of CHIP_CLK (Note 14)
V
10. With typical firmware. The exact value depends on the firmware variant loaded and the firmware configuration.
11. In production the actual oscillation of the oscillator and duty cycle will not be tested. The production test will be based on the static parameters and the inversion from XIN to XOUT in order to guarantee the functionality of the oscillator.
12. This parameter is not tested in production.
13. Measured relative to VSS
14. These parameters will not be measured in production as the performance is determined by a digital circuit. Correct operation of this circuit
will be guaranteed by the digital test patterns.
http://onsemi.com
7
NCN49597
Table 5. ELECTRICAL CHARACTERISTICS
All parameters are valid for TJ = −40°C to 125°C, VDD = 3.3 V, fCLK = 48 MHz ± 50 ppm unless otherwise specified.
Parameter
Test Conditions
Symbol
Min
fTX_OUT = 23 – 75 kHz (Note 15)
fTX_OUT = 148.5 kHz (Note 15)
VTX_OUT
0.85
0.76
Second order harmonic distortion
fTX_OUT = 148.5 kHz (Note 15)
Third order harmonic distortion
fTX_OUT = 148.5 kHz (Note 15)
Typ
Max
Unit
1.15
1.22
VPK
HD2
−55
dB
HD3
−57
dB
11.44
Hz
TRANSMITTER EXTERNAL PARAMETERS: PIN TX_OUT, ALC_IN, TX_ENB
Maximum output level
Transmitted carrier frequency resolution
RfTX_OUT
11.44
Transmitted carrier frequency accuracy
(Note 16)
DfTX_OUT
30
Hz
Capacitive output load at pin TX_OUT
(Note 16)
CLTX_OUT
20
pF
Resistive output load at pin TX_OUT
RLTX_OUT
5
5
kW
Turn off delay of TX_ENB output
TdTX_ENB
0.25
0.5
ms
Automatic level control attenuation step
ALCstep
2.9
3.1
dB
Maximum attenuation
ALCrange
20.3
21.7
dB
Low threshold level on ALC_IN
With DC bias equal to VREF_OUT
VTLALC_IN
0.34
0.46
VPK
High threshold level on ALC_IN
With DC bias equal to VREF_OUT
VTHALC_IN
0.54
0.72
VPK
RALC_IN
111
189
kW
f = 50 Hz (Note 17)
f = 10 kHz (Note 17)
PSRRTX_OUT
32
10
f = 10 kHz
f = 148.5 kHz
f = 195 kHz
f = 245 kHz
f = 500 kHz
f = 1 MHz
f = 2 MHz
VTX_PF_10kHz
VTX_LPF_148kHz5
VTX_LPF_195kHz
VTX_LPF_245kHz
VTX_LPF_500kHz
VTX_LPF_1000kHz
VTX_LPF_2000kHz
−0.5
−1.3
−4.5
Input impedance of ALC_IN pin
Power supply rejection ratio of the
transmitter section
Transmit cascade attenuation
(Note 18)
dB
0.5
0.5
−1.5
−3
−18
dB
−36
−50
15. With the level control register set for maximal output amplitude. Tested with low pass filter tuned for CENELEC D−band.
16. This parameter will not be tested in production.
17. A sinusoidal signal of 100 mVpp is injected between VDDA and VSSA while the digital AD converter generates an idle pattern. The signal
level at TX_OUT is measured to determine the parameter.
18. The cascade of the digital−to−analog converter (DAC), low−pass filter (LPF), and transmission amplifier is production tested and must
have a frequency characteristic between the limits listed. The level is specified relative to the level at DC; the absolute output level will
depend on the operating condition.
This test is done with the low−pass filter (LPF) tuned to include the CENELEC D−band. In production the measurement will be done for
relative to DC with a signal amplitude of 100 mV.
http://onsemi.com
8
NCN49597
Table 5. ELECTRICAL CHARACTERISTICS
All parameters are valid for TJ = −40°C to 125°C, VDD = 3.3 V, fCLK = 48 MHz ± 50 ppm unless otherwise specified.
Parameter
Test Conditions
Symbol
Min
Typ
Max
Unit
RECEIVER EXTERNAL PARAMETERS: PIN RX_IN, RX_OUT, REF_OUT
Input offset voltage
Max. peak input voltage (corresponding
to 62.5% of the ADC full scale)
Input referred noise of the analog
receiver path
AGC gain = 42 dB
VOFFS_RX_IN
5
mV
AGC gain = 0 dB
VOFFS_RX_IN
50
mV
AGC gain = 0 dB (Note 19)
VMAX_RX_IN
1.15
VPK
AGC gain = 42 dB
(Notes 19 and 20)
NFRX_IN
150
nV/√Hz
0.85
Input leakage current of receiver input
ILE_RX_IN
−1
1
mA
Max. current delivered by REF_OUT
IMax_REF_OUT
−300
300
mA
PSRRLPF_OUT
35
dB
10
dB
Power supply rejection ratio of the receiver input section
f = 50 Hz (Note 21)
f = 10 kHz (Note 21)
AGC gain step
AGCstep
5.3
6.7
dB
AGC range
AGCrange
39.9
44.1
dB
Analog ground reference output voltage
Load current ±300 mA
VREF_OUT
1.52
Signal to noise ratio (Notes 19 and 21)
Signal amplitude of 62.5% of the
full scale of the ADC
SNAD_OUT
54
VCLIP_AGC_IN
1.05
f = 10 kHz, A = 250 mVpk
f = 148.5 kHz, A = 250 mVpk
f = 195 kHz, A = 250 mVpk
f = 245 kHz, A = 250 mVpk
f = 500 kHz, A = 250 mVpk
f = 1 MHz
f = 2 MHz
VRX_LPF_10kHz
VRX_LPF_148.5kHz
VRX_LPF_195kHz
VRX_LPF_245kHz
VRX_LPF_500kHz
VRX_LPF_1000kHz
VRX_LPF_2000kHz
−0.5
−1.3
−4.5
VDD and VDDA rising
VPORH
VDD and VDDA falling
VPORL
2.1
0 to 3 V on both VDD and VDDA
TRPOR
1
Clipping level at the output of the gain
stage (RX_OUT)
Receive cascade attenuation
(Note 23)
1.65
1.78
V
dB
0
1.65
VPK
0.5
0.5
−1
−3
−18
dB
2.7
V
−36
−50
POWER−ON−RESET (POR)
POR threshold (Note 24)
Power supply rise time
ms
DIGITAL OUTPUTS: TDO, SCK, SDO, CSB, IO0..IO9
Low output voltage (Note 25)
IXOUT = 4 mA
VOL
High output voltage (Note 25)
IXOUT = −4 mA
VOH
0.4
0.85 VDD
V
V
DIGITAL OUTPUTS WITH OPEN DRAIN: TX_ENB, TXD, DATA/PRES
Low output voltage
IXOUT = 4 mA
VOL
0.4
V
VIL
0.2 VDD
V
DIGITAL INPUTS: BR0, BR1
Low input level
High input level
0 to 3 V
Input leakage current
VIH
0.8 VDD
ILEAK
−2
V
2
mA
19. Input at RX_IN, no other external components.
20. Characterization data only. Not tested in production.
21. A sinusoidal signal of 100 mVpp is injected between VDDA and VSSA. The signal level at the differential LPF_OUT and REF_OUT output
is measured to determine the parameter. The AGC gain is fixed at 42 dB.
22. These parameters will be tested in production with an input signal of 95 kHz and 1 VPK by reading out the digital samples at the output
of the ADC. The AGC gain is switched to 0 dB.
23. The cascade of the receive low−pass filter (LPF), AGC and low noise amplifier is production tested and must have a frequency characteristic between the limits listed. The level is specified relative to the level at DC; the absolute output level will depend on the operating condition.
This test is done with the low−pass filter (LPF) tuned to include the CENELEC D−band.
24. The nominal voltage on the pins VDD and VDDA (the digital and analog power supply) must be equal; both supply rail must be switched
together.
25. For IO0..IO9, this parameter only applies if the pin is configured as output pin by the firmware.
http://onsemi.com
9
NCN49597
Table 5. ELECTRICAL CHARACTERISTICS
All parameters are valid for TJ = −40°C to 125°C, VDD = 3.3 V, fCLK = 48 MHz ± 50 ppm unless otherwise specified.
Parameter
Test Conditions
Symbol
Min
Typ
Max
Unit
0.2 VDD
V
DIGITAL INPUTS WITH PULL−DOWN: TDI, TMS, TCK, TRSTB, TEST, SEN, IO8, IO9
Low input level (Note 26)
VIL
High input level (Note 26)
VIH
0.8 VDD
RPU
35
Pull−down resistor (Note 26)
Measured at VPin = VDD / 2
V
100
170
kW
0.80 VDD
V
2
mA
DIGITAL SCHMITT TRIGGER INPUTS: RXD, RESB, IO0..IO7, SDI
VT+
Rising threshold level (Note 27)
Falling threshold level (Note 27)
VT−
0.2 VDD
Input leakage current (Note 27)
ILEAK
−2
V
BOOT LOADER TIMING (Parameters are valid for a baud rate of 115’200) (Note 28)
(Note 29)
t2s
(Notes 29 and 30)
tstx
Inter−byte timeout sent to modem
(Note 29)
tIB
Boot loader acknowledgement after last
byte correctly received
(Note 29)
tACK
IO2 hold time after start of acknowledgement byte transmission
(Note 29)
t2h
IO2 setup time to falling edge of RESB
Boot loader startup time
ms
5
135
3.6
200
ms
20
ms
12
ms
ms
36
26. For IO8 and IO9, this parameter only applies if the pin is configured as input pin by the firmware.
27. For IO0…IO7, this parameter only applies if the pin is configured as input pin by the firmware.
28. The timing constraints governing the boot loader when uploading firmware over the serial interface are illustrated in Figure 3.
29. These parameters will not be measured in production as the performance is determined by a digital circuit.
30. This parameter is specified with the oscillator stable. Refer to Tstartup for oscillator startup information.
Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product
performance may not be indicated by the Electrical Characteristics if operated under different conditions.
t2s
t2h
IO2
RESB
STX
TXD
ACK
AAH
RXD
tstx
tds
tIB
tACK
Figure 3. Timing Constraints for Uploading the Firmware over the Serial Communication Interface (SCI)
http://onsemi.com
10
NCN49597
Typical Performance Characteristics
Voltage [V]
1.68
1.66
1.64
1.62
1.60
0
0.2
0.4
0.6
Time [ms]
0.8
1.0
1.2
Figure 4. Receiver Opamp — Small signal transient response for (top to center) no load, 10 kW load, 3.6kW load
2.2
Voltage [V]
2.0
1.8
1.6
1.4
1.2
1.0
0
0.2
0.4
0.6
0.8
Time [ms]
1.0
1.2
Figure 5. Receiver Opamp — Large signal transient response for (top to center) no load, 10 kW load, 3.6kW load
3.5
No load
3.0
0 kW
0.6 kW
Voltage [V]
2.5
2.0
1.5
1.0
0.5
0
0
5
10
Time [ms]
15
20
Figure 6. Receiver Opamp — Output overdrive recovery behavior. The input signal is shown in grey
RX_IN
49.9 W
RX_OUT
RL
1 mF
Figure 7. Test Circuit for Figures 4–6
http://onsemi.com
11
NCN49597
General Description
Media Access Control (MAC) and Logical Link Control
(LLC) layers on−chip. For more information, refer to the
dedicated software datasheets.
Because the lower layers are handled on−chip, the
NCN49597 provides an innovative architectural split. The
user benefits from a higher level abstraction. Compared to
a low−level interface, the NCN49597 allows faster
development of applications: the user just needs to send the
raw data to the NCN49597 and no longer has to take care of
the details of the transmission over the specific medium. The
latter part easily represents half of the software development
cost.
The NCN49597 is a single chip half duplex S−FSK
modem designed for hostile communication environments
with very low signal−to−noise ratio (SNR) and high
interference. It is particularly suited for power line carrier
(PLC) data transmission on low−or medium−voltage power
lines.
Together with firmware, the device handles of the lower
layers of communication protocols. Firmware solutions are
provided by ON Semiconductor royalty−free for the two
most popular standards: the IEC 61334−5−1 standard
primarily intended for automatic meter reading (AMR) and
the ON−PL110+ protocol primarily intended for building
and process automation. Both variants handle the physical,
CLIENT
Application
SERVER
Application
SERVER
Application
NCN49597 in
MASTER mode
NCN49597 in
SLAVE mode
NCN49597in
SLAVE mode
Major User Type
Figure 8. Application Example: a Network Topology for a Three−node IEC 61334−5−1 Network
A typical system−level application is show in Figure 8.
Here, three NCN49597 modems in combination with the
IEC 61334−5−1 firmware connect equipment using power
line communication.
Figure 9 shows the building blocks of the NCN49597.
Refer to the sections below for a detailed description.
VDD 1V8
Transmitter (S−FSK Modulator)
Communication Controller
TX_ENB
TO Power Amplifier
LP
Filter
TX_OUT
Transmit Data
& Sine Synthesizer
D/A
TxD
RxD
Serial
Comm.
Interface
BR0
BR1
ALC_IN
IO[9:0]
Receiver (S−FSK Demodulator)
Local Port
RX_OUT
FROM Line Coupler
RX_IN
AAF
LP
Filter
AGC
A/D
ARM
Risc
Core
S−FSK
Demodulator
Test
Control
DATA /PRES
5
JTAG I /F
TEST
REF
REF_OUT
RESB
POR
Watchdog
Timer 1 & 2
Clock and Control
ZC_IN
TO Application
Micro Controller
Zero
crossing
PLL
Clock Generator
& Timer
4
OSC
Flash SPI
Program/Data
RAM
NCN49597
VDDA
VSSA
VDDD
VSSD
EXT_CLK_E
XIN
Program
ROM
Interrupt
Control
XOUT
Figure 9. Block Diagram of the NCN49597 S−FSK Modem
http://onsemi.com
12
SPI I/F
SEN
TO External Flash
NCN49597
alternatively, the modem can autonomously retrieve the
firmware from an attached SPI memory. For details, refer to
the Boot Loader section.
The modem communicates to the application
microcontroller over a Serial Communication Interface
(SCI), a standard asynchronous serial link, which allows
interfacing with any microcontroller with a free UART. The
SCI works on two wires: TXD and RXD. The baud rate is
programmed by setting two pins (BR0, BR1).
NCN49597 complies with the CENELEC EN 50065−1,
EN 50065−7 and the IEC 61334−5−1 standards. It operates
from a single 3.3 V power supply and is interfaced to the
power line by an external line driver and transformer. An
internal PLL is locked to the mains frequency and is used to
synchronize the data transmission at data rates of 300, 600,
1200, 2400 and 4800 baud for a 50 Hz mains frequency, or
360, 720, 1440, 2880 and 5760 baud for a 60 Hz mains
frequency. In both cases this corresponds to 3, 6, 12 or 24
data bits per half cycle of the mains period.
S−FSK is a modulation and demodulation technique that
combines some of the advantages of a classical spread
spectrum system (e.g. immunity against narrow band
interferers) with the advantages of the classical FSK system
(low complexity). The transmitter assigns the space
frequency fS to “data 0” and the mark frequency fM to
“data 1”. In contrast to classical FSK, the modulation
carriers fS and fM used in S−FSK are placed well apart. As
interference and signal attenuation seen at the carrier
frequencies are now less correlated, this results in making
their transmission quality independent from each other.
Thus, more robust communication is possible in
interference−prone environments. The frequency pairs
supported by the NCN49597 are in the range of 9–150 kHz
with a typical separation of 10 kHz.
The conditioning and conversion of the signal is
performed at the analog front−end of the circuit. All further
processing of the signal and the handling of the protocol is
fully digital. The digital processing of the signal is
partitioned between hardwired blocks and a microprocessor
block. Where timing is most critical, the functions are
implemented with dedicated hardware. For the functions
where the timing is less critical − typically the higher level
functions − the circuit makes use of an integrated ARM
microprocessor core. An internal random−access memory
(RAM) stored the firmware and the working data.
After the modem has been reset, the user must upload the
firmware into the modem memory. This may be done over
the asynchronous serial interface (discussed below);
Converting AMIS−49587−based Designs
The NCN49597 is designed to allow easy adaptation of
printed circuit board designs using the AMIS−49587. All
connected pins of the latter (QFN package) are present in the
same location in the NCN49597.
Four important hardware changes must be noted.
Most of the not−connected (NC) pins of the AMIS−49587
are functional in the NCN49597. If these pins were
previously connected to ground (a commendable practice)
this must be taken into account. IO3–IO10 are usually
configured as inputs and can therefore be grounded safely.
The output pins of the flash interface (SDO, SCK, CSB) on
the other hand cannot remain so.
Secondly, the NCN49597 incorporates an internal 1.8 V
regulator to power the digital core. For stability, a 1 mF
capacitor to ground must be connected on pin 19
(VDD1V8).
In addition, the lowest baud rate setting of the
AMIS−49587 serial interface (BR0 & BR1 pulled low; 4800
baud) has been replaced by 115200 baud. All other BR0 and
BR1 settings will result in the same baud rate.
Finally, a 48 MHz crystal is required for the NCN49597;
the AMIS−49587 used a 24 MHz crystal.
The firmware running on the modem has been updated
substantially compared to the AMIS−49587. As a result, the
interface protocol between the user microcontroller and the
modem is completely different. Refer to the firmware
datasheet for details.
http://onsemi.com
13
NCN49597
Detailed Hardware Description
Clock and Control
Zero
crossing
ZC_IN
PLL
CHIP_CLK
PRE_SLOT
PRE_FRAME_CLK
FRAME_CLK
BYTE_CLK
BIT_CLK
Clock and Control
PRE_BYTE_CLK
for correct data transmission and reception. It is composed
of the zero−crossing detector, phase locked loop (PLL),
oscillator and clock generator.
The clock and control block (Figure 10) provides the
modem with the clock and synchronization signals required
Clock Generator
& Timer
EXT_CLK_E
OSC
XIN
XOUT
Figure 10. Clock and Control Block
Oscillator
specified by the crystal manufacturer for correct operation
at the desired frequency. CL is determined by the external
capacitors CX and stray capacitance (CSTRAY):
CL = CX / 2 + CSTRAY
Stray capacitance typically ranges from 2 to 5 pF. This
results in a typical CX value of 33 pF.
The printed circuit board should be designed to minimize
stray capacitance and capacitive coupling to other parts by
keeping traces as short as possible. The quality of the ground
plane below the oscillator components is critical.
To guarantee startup, the series loss resistance of the
crystal must be smaller than 60 W.
The oscillator output fCLK (48 MHz) is the base clock for
the entire modem. The microcontroller clock, fARM, is taken
directly from fCLK. The clock for the transmitter, fTX_CLK,
is equal to fCLK / 4 or 12 MHz; the master receiver clock,
fRX_CLK, equals fCLK / 8 or 6 MHz. All the internal clock
signals of the transmitter and the receiver will be derived
from fTX_CLK resp. fRX_CLK..
The NCN49597 may be clocked from a crystal with the
built−in oscillator or from an external clock. XIN is the input
to the oscillator inverter gain stage; XOUT the output.
XOUT cannot be used directly as a clock output as no
additional loading is allowed on the pin due to the limited
voltage swing. This applies both to operation with a crystal
and an external oscillator.
If an external clock of 48 MHz is to be used, the pin
EXT_CLK_E must be pulled to VDD and the clock signal
connected to XIN. Note that the high level on XIN must not
exceed the voltage of the internal voltage regulator (VDD18,
or about 1.8 V). The output must be floating.
If a crystal is to be used, the pin EXT_CLK_E should be
strapped to VSSA and the circuit illustrated in Figure 11
should be employed.
XIN
XOUT
EXT_CLK_E
Zero Crossing Detector
Depending on the standard and the application,
synchronization with the mains zero crossing may be
required. Of particular note is IEC 61334−5−1 where data
frames start at a zero crossing of the mains voltage.
In order to recover this timing information, a zero cross
detection of the mains is performed.
Recommended circuits for the detection of the mains zero
crossing appear in the Application Note “Mains
synchronization for PLC modems”. In case of the modem is
not isolated from the mains a series resistor of 1 MW in
combination with two external Schottky clamp diodes is
recommended (Figure 12). This will limit the current
flowing through the internal protection diodes.
48 MHz
CX
CX
VSSA
Figure 11. Clocking the NCN49597 with a Crystal
Correct operation is only possible with a parallel
resonance crystal of 48 MHz. A crystal with a load
capacitance CL of 18 pF is recommended.
The load capacitance is the circuit capacitance appearing
between the crystal terminals; it must be within the range
http://onsemi.com
14
NCN49597
Clock & Control
3V3_A
FROM
MAINS
BAS70−04
ZC_IN
1 MW
Debounce
Filter
100 pF
ZeroCross
PLL
CHIP_CLK
Figure 12. Zero Crossing Detector with Falling−edge De−bounce Filter
ZC_IN is the mains frequency sense pin. A comparator
with Schmitt trigger ensures a signal with edges, even in the
presence of noise. In addition, the falling edges of the
detector output are de−bounced with a delay of 0.5–1 ms.
Rising edges are not de−bounced.
Because the detector threshold is not 0 V but slightly
positive, the rising edge of the output is delayed compared
to the actual rising mains zero crossing (Figure 13).
Figure 13. Zero Cross Detector Signals and Timing (example for 50 Hz)
Phase Locked Loop (PLL)
using the register R_CONF. The bit R_CONF[0] specifies
the mains frequency, with a cleared bit (0) corresponding to
50 Hz; a set bit (1) to 60 Hz. The bits R_CONF[2:1] control
the number of data bits per mains period. The values 00b,
01b, 10b and 11b correspond to 6, 12, 24 and 48 bits per
mains period of 20 ms (50 Hz) or 16.7 ms (60 Hz).
Together this results in the baud rates and chip clock
frequencies shown in Table 6.
A phase−locked loop (PLL) structure converts the signal
at the ZC_IN comparator output to the chip clock
(CHIP_CLK). This clock is used for modulation and
demodulation and runs 8 times faster than the bit rate; as a
result, the chip clock frequency depends on the mains
frequency and the baud rate.
The filters of the PLL are dependent on the baud rate and
the mains frequency. They must be correctly configured
http://onsemi.com
15
NCN49597
Table 6. CHIP_CLK IN FUNCTION OF SELECTED BAUD RATE AND MAINS FREQUENCY
R_CONF[0]
0
1
Mains frequency
R_CONF[2:1]
Baudrate
CHIP_CLK
00b
300 bps
2400 Hz
01b
600 bps
4800 Hz
10b
1200 bps
9600 Hz
50 Hz
60 Hz
The PLL significantly reduces the clock jitter. This makes
the modem less sensitive to timing variations; as a result, a
cheaper zero crossing detector circuit may be used.
11b
2400 bps
19200 Hz
00b
360 bps
2880 Hz
01b
720 bps
5760 Hz
10b
1440 bps
11520 Hz
11b
2880 bps
23040 Hz
The PLL input is only sensitive to rising edges.
If no zero crossings are detected, the PLL freezes its
internal timers in order to maintain the CHIP_CLK timing.
Figure 14. Using the ZC_ADJUST Register to Compensate for Zero Crossing Delay (example for 50 Hz)
http://onsemi.com
16
NCN49597
Clock Generator and Timer
The PLL ensures the generated chip clock is in phase with
the rising edge of comparator output. However, these edges
are not precisely in phase with the mains.
Inevitably, the external zero crossing detector circuit
suffers from a delay tDETD (e.g. caused by an optocoupler).
In addition, the comparator threshold is not zero (VIRZC_IN
= 1.9 V); this results in a further delay, tCOMP0 between the
rising edge of the signal on pin ZC_IN and the rising edge
on the comparator output (as noted before, the PLL takes
only the rising edge into account).
The combination of these delays would cause the modem
to emit and receive data frames too late.
Therefore, the PLL allows tuning the phase difference
between its input and the chip clock. The CHIP_CLK may
be brought forward by setting the register R_ZC_ADJUST.
The adjustment period or granularity is 13 ms, with a
maximum adjustment of 255 x 13 ms = 3.3 ms,
corresponding with a sixth of the 50 Hz mains sine period.
This is illustrated in Figure 9. The “physical frame” (i.e.,
the modulated signal appearing on the mains) starts earlier
with R_ZC_ADJUST[7:0] x 13 ms to compensate for the
zero cross delay.
The delay corresponding with the value of
R_ZC_ADJUST is also listed in Table 7.
The timing generator (Figure 10, center) is responsible for
all synchronization signals and interrupts related to S−FSK
communication.
The timing is derived from the chip clock (CHIP_CLK,
generated by the PLL) and the main oscillator clock fCLK.
The timing has a fixed repetition rate, corresponding to the
length of a physical subframe (see reference [1]).
When the NCN49597 switches between receive and
transmit mode, the chip clock counter value is maintained.
As a result, the same timing is maintained for reception and
transmission. Seven timing signals are defined:
• CHIP_CLK is the output of the PLL and the input of
the timing generator. It runs 8 times faster than the bit
rate on the physical interface.
• BIT_CLK is only active at chip clock counter values
that are multiples of 8 (0, 8, .., 2872). It indicates the
start of the transmission of a new bit.
• BYTE_CLK is only active at chip clock counter values
that are multiples of 64 (0, 64, .., 2816). It indicates the
start of the transmission of a new byte.
• FRAME_CLK is only active at counter value 0; it
indicates the transmission or reception of a new frame.
• PRE_BYTE_CLK follows the same pattern as
BYTE_CLK, but precedes it by 8 chip clocks. It can be
used as an interrupt for the internal microcontroller and
indicates that a new byte for transmission must be
generated.
• PRE_FRAME_CLK follows the same pattern at
FRAME_CLK, but precedes it by 8 chip clocks. It can
be used as an interrupt for the internal microcontroller
and indicates that a new frame will start at the next
FRAME_CLK.
• PRE_SLOT is active between the rising edge of
PRE_FRAME_CLK and the rising edge of
FRAME_CLK. This signal can be provided at the
digital output pin DATA/PRES when R_CONF[7] = 0.
Thus, the external host controller may synchronize its
software with the internal FRAME_CLK of the
NCN49597. Refer to the SCI section and Table 11 for
details.
Table 7. ZERO CROSSING DELAY COMPENSATION
R_ZC_ADJUST[7:0]
Compensation
0000 0000
0 ms (reset value)
0000 0001
13 ms
0000 0010
26 ms
0000 0011
39 ms
...
...
1111 1111
3315 ms
http://onsemi.com
17
NCN49597
Start of the physical subframe
R_CHIP _CNT
2871 2872
2879
0
1
2
3
4
5
6
7
8
9
63
64
65
CHIP_CLK
BIT_CLK
BYTE_CLK
FRAME _CLK
PRE_BYTE_CLK
PRE _FRAME _CLK
PRE_SLOT
Figure 15. Timing Signals
Transmitter Path Description (S−FSK Modulator)
The transmitter block is controlled by the microcontroller
core, which provided the bit sequence to be transmitted.
Direct digital synthesis (DDS) is employed to synthesize the
modulated signal; after a conditioning step, this signal is
converted to an analogue voltage. Finally, an amplifier with
variable gain buffers the signal and outputs it on pin
TX_OUT.
The NCN49597 transmitter block (Figure 16) generates
the signal to be sent on the transmission channel. Most
commonly, the output is connected to a power amplifier
which injects the output signal on the mains through a
line−coupler.
As the NCN49597 is a half−duplex modem, this block is
not active when the modem is receiving.
Transmitter(S−FSK Modulator)
TX_EN
ALC_IN
ALC
control
TX_OUT
LP
Filter
ARM
Interface
&
Control
Transmit Data
& Sine Synthesizer
D/A
fMI
f MQ
fSI
fSQ
TO RECEIVER
Figure 16. Transmitter Block Diagram
http://onsemi.com
18
NCN49597
Microcontroller Interface & Control
register is usually made available by the firmware to the
application microcontroller. The attenuations corresponding
to R_ALC_CTRL[2:0] values are given in Table 8.
The interface with the internal ARM microcontroller
consists of an 8−bit data register R_TX_DATA, 2 control
registers R_TX_CTRL and R_ALC_CTRL, a flag
TX_RXB defining the operating mode (a high level
corresponding to transmit mode; low to receive) and the
frequency control registers. All these registers are memory
mapped; most can be accessed through the firmware: refer
to the specific firmware documentation for details.
Table 8. FIXED TRANSMITTER OUTPUT ATTENUATION
ALC_CTRL[2:0]
Sine Wave Generator
The direct digital synthesizer (DDS) generates a
sinusoidal signal alternating between the space frequency
(fS, data 0) and the mark frequency (fM, data 1) as required
to modulate the desired bit pattern. Two 16−bit wide
frequency step registers, R_FM and R_FS, control the steps
used by the DDS and thus the frequencies.
The space and mark frequency can be calculated using
fS = R_FS[15:0]_dec x fDDS/218
fM = R_FM[15:0]_dec x fDDS/218
Equivalently, values for R_FS[15:0] and R_FM[15:0]
may be calculated from the desired carrier frequencies
R_FS[15:0]_dec = [218 x fS/fDDS]
R_FM[15:0]_dec = [218 x fM/fDDS]
With fDDS = 3 MHz the direct digital synthesizer clock
frequency and [x] equal to x rounded to the nearest integer.
At the start of the transmission the DDS phase
accumulator starts at 0, resulting in a 0 V output level.
Switching between fM and fS is phase−continuous. Upon
switching to receive mode the DDS completes the active
sine period. These precautions minimize spurious emissions.
Attenuation
000
0 dB
001
−3 dB
010
−6 dB
011
−9 dB
100
−12 dB
101
−15 dB
110
−18 dB
111
−21 dB
Alternatively, automatic level control (ALC) may be used
by clearing the bit R_ALC_CTRL[3].
In this mode, the signal on the analogue input pin ALC_IN
controls the transmitter output level. First, peak detection is
performed. The peak value is then compared to two
thresholds levels VTLALC_IN and VTHALC_IN. Depending
on the value of the measured peak level on ALC_IN the
attenuation is updated using
VpALC_IN < VTLALC :increase the level with one 3 dB step
VTLALC ≤ VpALC_IN ≤ VTHALC :do not change the
attenuation
VpALC_IN > VTHALC :decrease the level with one 3 dB step
The gain changes in the next chip clock. Therefore, an
evaluation phase and a level adjustment phase take two
CHIP_CLK periods. ALC operation is enabled only during
the first 16 CHIP_CLK cycles after switching to transmit
mode.
Following reset, the level is set at minimum level
(maximum attenuation). When switching to reception mode
the last level is kept in memory. As a result the next transmit
frame starts with the old level.
Note that the DC level on the ALC_IN pin is fixed
internally to 1.65 V. As a result, a coupling capacitor is
usually required.
If the automatic level control feature is not used, the pin
ALC_IN may be left floating (not recommended) or tied to
ground.
DA Converter and Anti−aliasing Filter
A digital to analogue ΣΔ converter converts the sine wave
digital word to a pulse density modulated (PDM) signal. The
PDM stream is converted to an analogue signal with a first
order switched capacitor filter.
A 3rd order continuous time low pass filter in the transmit
path filters the quantization noise and noise generated by the
ΣΔ DA converter.
The −3 dB frequency of this filter can be set to 130 kHz for
applications using the CENELEC A band. In this
configuration, the response of the filter is virtually flat up to
95 kHz. Alternatively a −3 dB frequency of 195 kHz can be
selected yielding a flat response for the entire CENELEC A
to D band (i.e., up to 148.5 kHz). Refer to the documentation
of the firmware for more information.
The low pass filter is tuned automatically to compensate
for process variation.
Transmitter Output TX_OUT
The transmitter output is DC coupled to the TX_OUT pin.
Because the entire analogue part of the NCN49597 is
referenced to the analogue reference voltage REF_OUT
(about 1.65 V), a decoupling capacitor (C1 in Figure 17) is
usually required.
To suppress the second and third order harmonic of the
generated S−FSK signal it is recommended to use a low pass
filter. Figure 17 illustrates an MFB topology of a 2nd order
filter.
Amplifier with Automatic Level Control (ALC)
The analogue output of the low−pass filter is buffered by
a variable gain amplifier; 8 attenuation steps from 0 to
−21 dB (typical) with steps of 3 dB are provided.
The attenuation can be fixed by setting the bit
R_ALC_CTRL[3]. The embedded microcontroller can then
set the attenuation using register ALC_CTRL[2:0]. This
http://onsemi.com
19
NCN49597
Transmitter (S−FSK Modulator )
C4
FROM LINE
DRIVER
ALC
control
ALC _IN
R3
ARM
Interface
&
Control
C3
R2
R1
C2
TO TX POWER
OUTPUT STAGE
C1
LP
Filter
TX_OUT
TX_EN
VSSA
R4
Figure 17. TX_OUT Filter
The modem indicates whether it is transmitting or
receiving on the digital output pin TX_ENB. This is driven
low when the transmitter is activated. The signal can be used
to turn on an external line driver.
TX_ENB is a 5 V safe with open drain output; an external
pull−up resistor must be added (Figure 17, R4).
When the modem switches from transmit to receive mode,
TX_ENB is kept active (i.e., low) for a short period
tdTX_ENB (Figure 13).
BIT_CLK
TX_DATA
TX_RXB
TX_ENB
TX_OUT
Figure 18. TX_ENB Timing
Receiver Path Description
tdTX_ENB
The receiver block (Figures 19 and 22) digitalizes and
partially demodulates this signal. Subsequently, the
embedded microcontroller core will demodulate the digital
stream. The demodulation is described in the fact sheets of
the various firmware solutions.
In most applications, an external line coupling circuit
filters out the frequencies of interest on the communication
channel and passes the resulting signal on to the modem.
http://onsemi.com
20
NCN49597
RX_OUT
Receiver(Analog Path)
FROM
DIGITAL
LOW NOISE
OPAMP
RX_IN
4th
order
SD AD
LPF
Gain
TO
DIGITAL
REF_OUT
REF
1,65 V
Figure 19. Analog Path of the Receiver Block
FROM TRANSMITTER
Receiver (Digital Path)
fMI
f MQ f SI
Quadrature Demodulator
fSQ
nd
FROM
ANALOG
2
IM
Decimator
Noise
Shaper
st
1
Compen−
sator
Decimator
Sliding
Filter
fMQ
nd
2
QM
Sliding
Filter
IS
Sliding
Filter
Decimator
fM
fSI
nd
2
TO
GAIN
Abs
value
accu
AGC
Control
Decimator
f SQ
nd
2
QS
Decimator
fS
Sliding
Filter
Figure 20. Digital Path of the Receiver Block
For the common case of communication over an AC power
line, a substantial 50 or 60 Hz residue is still present after the
line coupler. This residue − typically much larger than the
received signal − can easily overload the modem.
To improve communication performance, the NCN49597
provides a low−noise operational amplifier in a unity−gain
configuration which can be used to make a 50/60 Hz
suppression filter with only four external passive
components. Pin RX_IN is the non−inverting input and
RX_OUT is the output of the amplifier.
The internal reference voltage (described below) of
1.65 V is provided on REF_OUT and can be used for this
purpose. The current drawn from this pin should be limited
to 300 mA; in addition, adding a decoupling capacitor of at
least 1 mF is recommended.
The receiver block is composed of an operation amplifier
provided for filtering, a variable gain amplifier, an
anti−aliasing low pass filter and analogue to digital
convertor (ADC), and a digital quadrature downmixer.
When the modem is transmitting, the receive blocks are
disabled to save power. The only exception is the low−pass
filter, which is shared between receiver and transmitter and
therefore remains active.
50/60 Hz Suppression Filter
The line coupler − external to the modem and not
described in this document − couples the communication
channel to the low−voltage signal input of the modem.
Ideally the signal produced by the line coupler would only
contain the frequency band used by the S−FSK modulation.
R2
Received
Signal
VIN
C2
C1
RX_OUT
Receiver (S−FSK Demodulator)
LOW NOISE
OPAMP
RX_IN
TO AGC
R1
REF_OUT
1,65 V
REF
CDREF
VSSA
Figure 21. External Component Connection for 50/60 Hz Suppression Filter
http://onsemi.com
21
NCN49597
The recommended topology is shown in Figure 20 and
realizes a second order filter. The filter characteristics are
determined by external capacitors and resistors. Typical
values are given in Table 9 for carrier frequencies of 63.3 and
T
74.5 kHz; the resulting frequency response is shown in
Figure 22. With a good layout, suppressing the residual
mains voltage (50 or 60 Hz) with 60 dB is feasible. To design
a filter for other frequencies, consult the design manual.
20
Vin/Vrx_out (dB)
−20
−60
−100
−140
10
100
1k
Frequency (Hz)
10k
100k
Figure 22. Transfer Function of the 50 Hz Suppression Circuit shown in Figure 17
Low Noise Anti Aliasing Filter and ADC
Table 9.
VALUE OF THE RESISTORS AND CAPACITORS
Component
Value
Unit
C1
1.5
nF
C2
1.5
nF
CDREF
1
mF
R1
22
kW
R2
11
kW
The receiver has a 3rd order continuous time low pass filter
in the signal path. This filter is in fact the same block as in
the transmit path which can be shared because NCN49597
works in half duplex mode. The same choice of −3 dB
frequency can be selected between 130 kHz (virtually flat up
to 95 kHz) or 195 kHz (flat up to 148.5 kHz).
The output of the low pass filter is input for an analog 4th
order sigma−delta converter. The DAC reference levels are
supplied from the reference block. The digital output of the
converter is fed into a noise shaping circuit blocking the
quantization noise from the band of interest, followed by
decimation and a compensation step.
It is important to note that the analog part of NCN49597
is referenced to the internal analogue reference voltage
REF_OUT, with a nominal value of 1.65 V. As a result, the
DC voltage on pin RX_IN must be 1.65 V for optimal
dynamic range. If the external signal has a substantially
different reference level capacitive coupling must be used.
Quadrature Demodulator
The quadrature demodulation block mixes the digital
output of the ADC with the local oscillators. Mixing is done
with the in−phase and quadrature phase of both the fS and fM
carrier frequencies. Thus, four down−mixed (baseband)
signals are obtained.
After low−pass filtering, the in−phase and quadrature
components of each carrier are combined. The resulting two
signals are a measure of the energy at each carrier frequency.
These energy levels are further processed in the firmware.
The firmware will demodulate the value of the bit (i.e.,
decide between a 0 or 1 bit) by weighing the energy over a
period of 8 chip clocks. Refer to the firmware data sheets for
details.
Automatic Gain Control (AGC)
In order to extend the range of the analogue−to−digital
convertor, the receiver path contains a variable gain
amplifier. The gain can be changed in 8 steps from 0 to
−42 dB.
This amplifier can be used in an automatic gain control
(AGC) loop. The loop is implemented in digital hardware.
It measures the signal level after analogue−to−digital
conversion. The amplifier gain is changed until the average
digital signal is contained in a window around a percentage
of the full scale. An AGC cycle takes two chip clocks: a
measurement cycle at the rising edge of the CHIP_CLK and
an update cycle starting at the next chip clock.
http://onsemi.com
22
NCN49597
Communication Controller
The Communication Controller block includes the micro−processor and its peripherals (refer to Figure 23 for an overview).
Communication Controller
Data / Program
RAM
Serial
Comm.
Interface
Program
ROM
TxD
RxD
BR0
BR1
ARM
Risc
Core
Timer 1 & 2
IO[9:0]
Local Port
DATA /PRES
TO
TRANSMIT
FROM
RECEIVER
POR
Interrupt
Control
RESB
Watchdog
Test
Control
Flash SPI
TEST
SCK
SDI
SDO
CSB
SEN
Figure 23. The Communication Controller is Based on a Standard ARM Corex M0 Core
The application microcontroller has also low−level access
to internal timing of the modem through the digital output
DATA/PRES pin. The function of this pin depends on the
register bit R_CONF[7].
If the bit is cleared (0), the preslot synchronization signal
(PRE_SLOT) appears on the pin.
If the bit is set (1), the modem outputs the baseband,
unmodulated, data. Thus, DATA/PRES is driven high when
a space symbol is being transmitted (i.e., the space
frequency fS appears on pin TX_OUT); it is driven low when
a mask symbol is transmitted (fM on TX_OUT).
The processor is an ARM Cortex M0 32−bit core with a
reduced instruction set computer (RISC) architecture,
optimized for IO handling. Most instructions complete in a
single clock cycle, including byte multiplication. The
peripherals include a watchdog, test and debug control,
RAM, ROM containing the boot loader, UART, two timers,
an SPI interface to optional external memory, I/O ports and
the power−on reset. The microcontroller implements
interrupts.
The 32 kB RAM contains the necessary space to store the
firmware and the working data. A full−duplex serial
communication block allows interfacing to the application
microcontroller.
Testing
A JTAG debug interface is provided for development,
debugging and production test. An internal pull−down
resistor is provided on the input pins (TDI, TCK, TMS, and
TRSTB).
In practice, the end user of the modem will not need this
interface; this input pins may be tied to ground
(recommended) or left floating; TDO should be left floating.
The pin TEST enables the internal hardware test mode
when driven high. During normal operation, it should be tied
to ground (recommended) or left floating.
Local Port
Ten bidirectional general purpose input/output (GPIO)
pins (IO0..IO9) are provided. All general purpose IO pins
can be configured as an input or an output. In addition, the
firmware can emulate open−drain or open−source pins. All
pins are 5 V tolerant.
When the modem is booting, IO2 is configured as an input
and must be pulled low to enable uploading firmware over
the serial interface. At the same time, IO0 and IO1 are
configured as outputs and show the status of the boot loader.
A LED may be connected to IO0 to help with debugging.
After the firmware has been loaded successfully, IO0..IO2
become available as normal IOs.
Typically, the firmware provides status indication on
some IO pins; other IO pins remain available to the
application microcontroller as IO extensions.
Serial Communication Interface (SCI)
The
Serial
Communication
Interface
allows
asynchronous communication with any device
incorporating a standard Universal Asynchronous Receiver
Transmitter (UART).
http://onsemi.com
23
NCN49597
The serial interface is full−duplex and uses the standard NRZ format with a single start bit, eight data bits and one stop bit
(Figure 24). The baud rate is programmable from 9600 to 115200 baud through the BR0 and BR1 pins.
IDLE (mark)
LSB
Start
D0
MSB
D1
D2
tBIT
D3
D4
D5
D6
D7
IDLE (mark)
Stop
tBIT
8 data bits
1 character
PC20080523.3
Figure 24. Data Format of the Serial Interface
+5V
Serial data is sent from the NCN49597 to the application
microcontroller on pin TxD; data is received on pin RxD.
Both pins are 5 V tolerant, allowing communication with
both 3.3 V−and 5 V−powered devices.
On the open−drain output pin TxD an external pull−up
resistor must be provided to define the logic high level
(Figure 25). A value of 10 kW is recommended. Depending
on the application, an external pull−up resistor on RxD may
be required to avoid a floating input.
R
Output
VSSD
Figure 25. Interfacing to 5 V Logic using a 5 V Safe
Output and a Pull−up Resistor
3V3_D
NCN49597
ARM
Risc
Core
TxD
RxD
Serial
Comm.
Interface
BR0
BR1
Application
Micro
Controller
IO[9:0]
DATA /PRES
Local Port
Communication Controller
Figure 26. Connection to the Application Microcontroller
The baud rate of the serial communication is controlled by
the pins BR0 and BR1. After reset, the logic level on these
pins is read and latched; as a result, modification of the baud
rate during operation is not possible. The baud rate derived
from BR0 and BR1 is shown in Table 10.
Table 10. BR1, BR0 BAUD RATES
BR1
BR0
SCI Baud Rate
0
0
115200
0
1
9600
1
0
19200
1
1
38400
BR0 and BR1 are 5 V safe, allowing direct connection to
5 V−powered logic.
http://onsemi.com
24
NCN49597
Watchdog
Configuration Registers
A watchdog supervises the ARM microcontroller. In case
the firmware does not periodically signal the watchdog it is
alive, it is assumed an error has occurred and a hard reset is
generated.
The behavior of the modem is controlled by configuration
registers. Some registers can be accessed by the user through
the firmware. Table 11 gives an overview of some
commonly exposed registers.
Table 11. NCN49597 CONFIGURATION REGISTERS
Register
Reset Value
R_CONF[7]
0
R_CONF[2:1]
00b
R_CONF[0]
0
R_FS[15:0]
0000h
Step register for the space frequency fS
Step register for the mark frequency fM
R_FM[15:0]
0000h
R_ZC_ADJUST[7:0]
02h
R_ALC_CTRL[3]
0
R_ALC_CTRL[2:0]
000b
Function
Pin DATA/PRES mode selection
Baud rate selection
Mains frequency
Fine tuning of phase difference between CHIP_CLK and rising edge of mains zero crossing
Automatic level control (ALC) enable
Automatic level control attenuation
Reset and Low Power
When switching on the power supply the output of the
crystal oscillator is disabled until a few thousand clock
pulses have been detected; this allows sufficient time for
oscillator start−up.
When the pin RESB is pulled low the power consumption
drops significantly. Power is drawn only to maintain the bias
of some analogue functions and the oscillator cell.
NCN49597 has two reset modes: hard reset and soft reset.
The hard reset re−initializes the complete IC (hardware
and ARM) excluding the data RAM for the ARM. This
guarantees correct start−up of the hardware and the
microcontroller.
The modem is kept in hard reset as long as pin RESB is
pulled low or the power supply VDD < VPOR (See Table 11).
Boot Loader
During operation, the modem firmware is stored in the
internal random access memory (RAM). As this memory is
volatile, the firmware must be uploaded after reset.
The NCN49597 provides two mechanisms to achieve
this: the firmware may be stored in an external SPI memory
or it may be uploaded over the serial communication
interface.
The memory must be connected to the pins of the
dedicated serial peripheral interface (SPI), as shown in
Figure 27. Any non−volatile memory with the standard
command set and three bytes addressing is supported; is
recommended.
The user must program the firmware into the external
memory starting from address 0. Four bytes must be added
at the end of the lowest 256−byte sector that can fit them, i.e.
either the sector containing the last byte of the firmware or
the next sector. These four bytes contain the checksum, the
number of sectors used, and the magical numbers A5H and
5AH. The checksum must be computed over the entire
binary.
Between the four metadata bytes and the firmware,
zero−padding must be written.
This is illustrated in Table 12.
Booting from External Memory
During reset, the boot loader module in the modem can
retrieve the firmware from an attached memory.
To enable this mode, the boot control pin SEN must be
driven high and IO2 must be driven low; subsequently the
modem must be reset.
NCN49597
SDO
SDI
Bootloader
SCK
CSB
EEPROM
CAT25256
SDI
SD0
SCK
CSB
Figure 27. Connecting an External SPI Memory to
the Modem
http://onsemi.com
25
NCN49597
bytes), followed by four bytes: checksum, 03H, A5H and
5AH.
Once the boot loader has finished copying the firmware to
the internal memory, the checksum is calculated and
compared to the stored checksum. If both match, the
processor is released from reset and the firmware starts
executing. IO2 subsequently becomes available as a normal
GPIO.
Table 12. REQUIRED CONTENTS OF AN EXTERNAL
BOOTABLE SPI MEMORY FOR A BINARY FIRMWARE
FILE OF LENGTH N BYTES
Address
Content
0
...
Firmware binary
N
N+1
...
Firmware Upload over the Serial Communication
Interface
Zero padding, if required
During reset, the boot loader module in the modem can
receive the firmware over the serial interface.
To enable this mode, the IO2 and the boot control pin SEN
must be driven low; subsequently the modem must be reset.
IO2 must remain low during the entire boot process; if
driven high during boot the boot loader terminates
immediately. To restart the boot loader, reset the modem.
As soon as the reset of the modem is released, the boot
loader process starts. When it is ready to receive the
firmware from the external microcontroller, the boot loader
will send a 02H (STX) byte.
Upon receiving this byte the user must send the byte
sequence specified in Table 13. The sequence contains a
checksum to verify correctness of the received binary image.
The CRC must be calculated over the firmware binary only
(excluding the magical number and the size). The program
crc.exe, provided by ON Semiconductor, can be used for this
calculation.
100H V S + FBH
100H V S + FCH
Checksum
100H V S + FDH
S, the number of sectors used
100H V S + FEH
Magical number: A5H
100H V S + FFH
Magical number: 5AH
Where S is the numbers of sectors used:
S+
ȲN100) 4ȴ
H
The tool PlcEepromGenerator.exe, provided by
ON Semiconductor, may be used to convert a binary
firmware file into a file that follows these requirements. The
latter can be written directly in the external memory.
As an example, if the firmware binary size is 618 bytes,
the first two 256−byte sector will be filled completely. The
last 106 bytes of the firmware binary will be written to the
third sector, followed by zero padding (256 − 106 − 4 = 146
Table 13. BYTE SEQUENCE to be transmitted by the application microcontroller during firmware upload
Value
Description
[ CEH ]
Should only be sent to restart the boot loader process, in response to a NAK character received from the modem
AAH
Size (LSB)
Magical number
The size of the entire firmware binary, including the four bytes for the CRC at the end
Size (MSB)
Binary, first byte
Contents of the firmware binary
...
Binary, last byte
CRC (LSB)
CRC, as calculated on the binary only
CRC (MSB)
constraints is not met, or if the checksum is incorrect, the
boot loader will send a 15H (NAK) character. This error also
occurs when the user attempts to upload a binary exceeding
the maximal size of 7F00H (32512) bytes. When the
application microcontroller receives this NAK, it should
transmit a CEH (mnemonic for “clear error”) byte. This
informs the boot loader that the application microcontroller
understood the problem. Following the CEH byte, the
microcontroller may restart.
The timing constraints are illustrated in Figure 3.
Data transmission must start only after receiving the STX
byte. In addition, the first byte must be sent within 350 ms.
If these timing constraints are not satisfied the boot loader
will send a 15H (NAK) character and will reject any data
received until the application microprocessor stops sending
bytes for at least 100 ms. The pause will restart the boot
loader, and a new STX character will be sent to the
application microcontroller to indicate this.
Once transmission has started, the maximal delay
between consecutive bytes is 20 ms. If this timing
http://onsemi.com
26
NCN49597
Application Information
nominal supply voltage is 3.3 V. On both pins, decoupling
must be provided with at least a ceramic capacitor of 100 nF
between the pin and the corresponding ground (VSSA resp.
VSS). The connection path of these capacitors on the printed
circuit board (PCB) should be kept as short as possible in
order to minimize the parasitic inductance.
It is recommended to tie both analogue and digital ground
pins to a single, uninterrupted ground plane.
For more information on how to design with the
NCN49597 modem, refer to the design manual available
from your sales representative. This section gives a few
hints.
Supplies and Decoupling
The analogue and digital blocks are powered through
independent power supply pins (VDDA resp. VDD); the
ÌÌÌÌÌÌÌ
ÌÌ
ÌÌ
ÌÌ ÌÌÌÌ
ÌÌÌÌÌÌÌ
ÌÌ
ÌÌ
ÌÌ
ÌÌÌÌÌ
ÌÌÌ ÌÌ
ÌÌ
ÌÌÌÌÌ
Ì
Ì ÌÌ
Ì
Ì ÌÌÌ
GROUND
CDA
CDREF
3,3V SUPPLY
VSSA
REF_OUT
VDDA
40
41
42
43
44
45
46
47
48
49
50
51
52
1
39
2
38
3
37
4
36
5
35
6
34
7
33
8
32
9
31
10
30
11
29
12
28
13
27
CDD
26
CDD1V8
25
VDD
24
23
22
21
20
19
18
17
16
15
14
ÌÌÌÌ
ÌÌ
Ì
Ì
ÌÌÌÌ
ÌÌ
ÌÌÌÌÌ
ÌÌÌ
ÌÌ
ÌÌ
ÌÌÌÌ
VDD1V8
3,3V SUPPLY
VSS
Figure 28. Recommended Layout of the Placement of Decoupling
Capacitors (bottom ground plane not shown)
Internal Voltage Reference
Internal Voltage Regulator
REF_OUT is the analog output pin which provides the
voltage reference used by the A/D converter. This pin must
be decoupled to the analog ground by a 1 mF ceramic
capacitance CDREF. The connection path of this capacitor to
the VSSA on the PCB should be kept as short as possible in
order to minimize the serial inductance.
An internal linear regulator provides the 1.8 V core
voltage for the microcontroller. This voltage is connected to
pin VDD1V8. A ceramic decoupling capacitor of 1 mF to
ground must be connected as close as possible to this pin
(Figure 28).
The internal regulator should not be used to power other
components.
http://onsemi.com
27
NCN49597
References
4. DLMS User Association. DLMS/COSEM
Architecture and Protocols (“Green book”). 7th
edition. Online at
http://www.dlms.com/documentation/dlmsuacolou
redbookspasswordprotectedarea/index.html
5. IEC. IEC 61334−5−1. Distribution automation
using distribution line carrier systems – Part 5−1:
Lower layer profiles – The spread frequency shift
keying (S−FSK) profile. Online at
http://webstore.iec.ch/preview/info_iec61334−5−1
%7Bed2.0%7Db.pdf
6. ON Semiconductor. Mains synchronization for
PLC modems (application note). 2013−03−01. The
latest version is available from your sales
representative.
In this document references are made to:
1. ON Semiconductor, Design Manual
NCN495979/9, January 2014. The latest version is
available from your sales representative.
2. CENELEC. EN 50065−1: Signaling on low−
voltage electrical installations in the frequency
range 3 kHz to 148,5 kHz. 2011−04−22. Online at
http://www.cenelec.eu/dyn/www/f?p=104:110:102
2556227334229::::FSP_ORG_ID,FSP_PROJECT,
FSP_LANG_ID:821,22484,25
3. Électricité réseau distribution France (ERDF).
Linky PLC profile functional specification.
2009−09−30. Online at
http://www.erdfdistribution.fr/medias/Linky/ERD
F−CPT−Linky−SPEC−FONC−CPL.pdf
Table 14. ORDERING INFORMATION
Temperature Range
Package Type
Shipping†
NCN49597MNG
−40°C – 125°C
QFN−52
(Pb−Free)
Tube
NCN49597MNRG
−40°C – 125°C
QFN−52
(Pb−Free)
Tape & Reel
Part Number
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specification Brochure, BRD8011/D.
http://onsemi.com
28
NCN49597
PACKAGE DIMENSIONS
QFN52 8x8, 0.5P
CASE 485M−01
ISSUE C
D
NOTES:
1. DIMENSIONING AND TOLERANCING PER
ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. DIMENSION b APPLIES TO PLATED TERMINAL
AND IS MEASURED BETWEEN 0.25 AND 0.30
MM FROM TERMINAL.
4. COPLANARITY APPLIES TO THE EXPOSED
PAD AS WELL AS THE TERMINALS.
A
ÉÉÉÉ
ÉÉÉÉ
ÉÉÉÉ
ÉÉÉÉ
B
PIN ONE
REFERENCE
DIM
A
A1
A2
A3
b
D
D2
E
E2
e
K
L
E
2X
0.15
C
2X
0.15 C
A2
MILLIMETERS
MIN
MAX
0.80
1.00
0.00
0.05
0.60
0.80
0.20 REF
0.18
0.30
8.00 BSC
6.50
6.80
8.00 BSC
6.50
6.80
0.50 BSC
0.20
--0.30
0.50
0.10 C
A
0.08 C
A3
A1
RECOMMENDED
SOLDERING FOOTPRINT*
REF
SEATING PLANE
8.30
C
52X
D2
14
52 X
L
0.62
6.75
26
27
13
E2
K
8.30
39
1
52 X
6.75
52
40
e
52 X
b
PKG
OUTLINE
NOTE 3
0.10 C A B
0.05 C
0.50
PITCH
52X
0.30
DIMENSIONS: MILLIMETERS
*For additional information on our Pb−Free strategy and soldering
details, please download the ON Semiconductor Soldering and
Mounting Techniques Reference Manual, SOLDERRM/D.
ON Semiconductor and
are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks,
copyrights, trade secrets, and other intellectual property. A listing of SCILLC’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. SCILLC
reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any
particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without
limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications
and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. SCILLC
does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where
personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly,
any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture
of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: [email protected]
N. American Technical Support: 800−282−9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5817−1050
http://onsemi.com
29
ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local
Sales Representative
NCN49597/D