Freescale MPC17C724EP 0.4 a dual h-bridge motor driver ic Datasheet

Freescale Semiconductor
Technical Data
MPC17C724
Rev 2.0, 12/2005
Document order number:
0.4 A Dual H-Bridge Motor
Driver IC
17C724
The 17C724 is a compact monolithic dual channel H-Bridge power
IC, ideal for portable electronic applications containing bipolar
stepper motors or brush DC motors such as those used in camera
lenses and shutters.
The 17C724 can operate efficiently with supply voltages from 2.7
V to 5.5 V and can provide continuous motor drive currents of 0.4 A
with low RDS(ON) of 1.0 Ω. It is easily interfaced to low-cost MCUs
via parallel 3.0 V- or 5.0 V-compatible logic and has built-in shootthrough current protection circuit and undervoltage detector to avoid
malfunction.
The 17C724 has four output control modes: Forward, Reverse,
Brake, and Tri-State (High Impedance). The H-bridge outputs are
designed to be independently PWM’ed at up to 200 kHz for speed/
torque and current control.
MOTOR DRIVER
EP (Pb-FREE) SUFFIX
SCALE 4:1
98ARL10566D
16-Terminal QFN
ORDERING INFORMATION
Features
• Manufactured in SMOS7 Process Technology
• Built-In 2-Channel H-Bridge Driver
• Provides 4 Driving Modes (Forward, Reverse, Break, High
Impedance)
• Direct Interface to MCU
• Low ON-Resistance, RDS(ON) = 1.0 Ω (Typical)
Device
Temperature
Range (TA)
Package
MPC17C724EP/R2
-20°C to 85°C
16 QFN
• Dual Channel Parallel Drive, RDS(ON) = 0.5 Ω (Typical)
•
•
•
•
•
•
•
Output Current Driver (IDR) is 400 mA (Continuous)
Low Power Consumption
Built-In Shoot-Through Current Prevention Circuit
Built-In Low-Voltage Shutdown Circuit
PWM Control Frequency 200 kHz (Max)
Very Compact Size, Comes in 16-Terminal QFN Package (3 x 3 mm Terminal Pitch: 0.5 mm)
Pb-Free Packaging Designated by Suffix Code EP
3.0 V
17C724
VDD
VM
OUT1A
OUT1B
MCU
IN1A
OUT2A
IN1B
IN2A
OUT2B
S
N
Bipolar
Step
Motor
IN2B
PSAVE
GND
Figure 1. 17C724 Simplified Application Diagram
* This document contains certain information on a new product.
Specifications and information herein are subject to change without notice.
© Freescale Semiconductor, Inc., 2005. All rights reserved.
INTERNAL BLOCK DIAGRAM
INTERNAL BLOCK DIAGRAM
VDD
PSAVELowVoltage
Shutdown
VM1
IN1A
OUT1A
H-Bridge 1
OUT1B
IN1B
VDD
PSAVE
Control
Logic
PGND1
Level Shifter
Predriver
VM2
IN2A
OUT2A
H-Bridge 2
OUT2B
IN2B
PGND2
PGND2
LGND
Figure 2. 17C724 Simplified Internal Block Diagram
17C724
2
Analog Integrated Circuit Device Data
Freescale Semiconductor
TERMINAL CONNECTIONS
TERMINAL CONNECTIONS
VDD
PGND1
LGND
PSAVE
Transparent Top View of Package
16
15
14
13
1N1B
2
11
IN2B
OUT1A
3
10
OUT1B
VM1
4
9
VM2
5
6
7
8
OUT2B
IN2A
PGND2
12
PGND2
1
OUT2A
1N1A
Figure 3. 17C724 Terminal Connections
Table 1. 17C724 Terminal Definitions
A functional description of each terminal can be found in the Functional Terminal Description section beginning on page 8.
Terminal
Number
Terminal
Name
Terminal
Function
1
IN1A
Logic
Logic Input Control 1A Logic input control of OUT1A (refer to Table 5, Truth Table, page 7).
2
IN1B
Logic
Logic Input Control 1B Logic input control of OUT1B (refer to Table 5, Truth Table, page 7).
3
OUT1A
Output
H-Bridge Output 1A
Output A of H-Bridge channel 1.
4
VM1
Power
Motor Driver Power
Supply 1
Positive power source connection for H-Bridge 1 (Motor Driver Power
Formal Name
Definition
Supply) (1).
5
OUT2A
Output
H-Bridge Output 2A
Output A of H-Bridge channel 2.
6, 7
PGND2
Ground
Power Ground 2
High-current power ground 2 (2).
8
OUT2B
Output
H-Bridge Output 2B
Output B of H-Bridge channel 2.
9
VM2
Power
Motor Driver Power
Supply 2
Positive power source connection for H-Bridge 2 (Motor Driver Power
H-Bridge Output 1B
Output B of H-Bridge channel 1.
Supply) (1).
10
OUT1B
Output
11
IN2B
Input
Logic Input Control 2B Logic input control of OUT2B (refer to Table 5, Truth Table, page 7).
12
IN2A
Input
Logic Input Control 2A Logic input control of OUT2A (refer to Table 5, Truth Table, page 7).
13
PSAVE
Input
Input Enable Control
14
LGND
Ground
Logic Ground
15
PGND1
Ground
Power Ground 1
16
VDD
Logic
Logic Circuit Power
Supply
Logic input enable control of H-Bridges to save power.
Low-current logic signal ground (2).
High-current power ground 1 (2).
Positive power source connection for logic circuit.
Notes
1. VM1 and VM2 are internally connected.
2. LGND, PGND1, and PGND2 are internally connected.
17C724
Analog Integrated Circuit Device Data
Freescale Semiconductor
3
MAXIMUM RATINGS
MAXIMUM RATINGS
Table 2. Maximum Ratings
All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or
permanent damage to the device.
Ratings
Symbol
Value
Unit
Normal Operation (Steady-State)
V M(SS)
- 0.3 to 6.0
Transient Conditions (3)
V M(PK)
- 0.3 to 6.5
Logic Supply Voltage
V DD
6.0
V
Input Terminal Voltage
V IN
- 0.3 to VDD + 0.3
V
Driver Output Current (Continuous) (4)
IO
400
mA
I OPK
800
mA
Human Body Model
V ESD1
± 2000
V
Machine Model
V ESD2
± 200
T STG
- 40 to 150
°C
TA
- 20 to 85
°C
TJ
150 maximum
°C
°C/W
ELECTRICAL RATINGS
V
Power Supply Voltage (Motor Driver)
Driver Output Current (Peak) (5)
ESD Voltage (6)
TEMPERATURE RATINGS
Storage Temperature
Operating Temperature
Ambient
Operating Junction Temperature
Thermal Resistance (Junction-to-Ambient)
Single-Layer PCB Mounting (8)
Multi-Layer PCB (2S2P) Mounting
Terminal Soldering Temperature (7)
Notes
3.
4.
5.
6.
7.
8.
9.
(9)
R θJA
169
R θJMA
47
T SOLDER
260
°C
Transient condition within 500 ms.
Continuous output current must not be exceeded and at operating junction temperature below 150°C.
Peak time is for 10 ms pulse width at 200 ms intervals.
ESD testing is performed in accordance with the Human Body Model (CZAP = 100 pF, RZAP = 1500 Ω), and the Machine Model
(CZAP = 200 pF, RZAP = 0 Ω).
Terminal soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits
may cause malfunction or permanent damage to the device.
For cases using SEMI G38-87, JEDEC JESD51-2, JESD51-3, JESD51-5, single layer PCB mounting without thermal vias.
For cases using SEMI JEDEC JESD51-6, JESD51-5, JESD51-7, 2S2P PCB mounting with 4 thermal vias.
17C724
4
Analog Integrated Circuit Device Data
Freescale Semiconductor
STATIC ELECTRICAL CHARACTERISTICS
STATIC ELECTRICAL CHARACTERISTICS
Table 3. Static Electrical Characteristics
Characteristics noted under conditions TA = 25°C, VDD = VM = 3.0V, unless otherwise noted. Typical values noted reflect the
approximate parameter means at TA = 25°C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
Motor Driver Supply Voltage
VM
2.7
3.0
5.5
Logic Supply Voltage
V DD
2.7
3.0
5.5
VMSTBY
–
–
1.0
VDDSTBY
–
–
1.0
–
40
100
V DD 0.7
–
–
V
V DD 0.3
V
1.0
µA
POWER INPUT (VDD, PSAVE)
V
Supply Voltage Range
Standby Power Supply Current (10)
I
VM = 3.0 V
I
VDD = 3.0 V
µA
IC
Operating Power Supply Current (11)
VDD = 3.0 V
Logic Input Function
V IH
High-Level Input Voltage
µA
Low-Level Input Voltage
V IL
–
–
High-Level Input Current
I. IH
–
–
I IL
- 1.0
–
–
µA
I IL
–
- 30
- 60
µA
Driver Output ON Resistance (13)
R DS(ON)
–
1.0
1.5
Ω
Low-Voltage Shutdown Detection Voltage (14)
V DDDET
1.5
2.0
2.5
V
Low-Level Input Current
PSAVE Terminal Low Level Input Current
(12)
Notes
10. Power SAVE mode.
11. IC is the sum of the current of V DD monitor block “Low Voltage Detection Module” and the PSAVE pull-up resistor at f IN = 200 kHz.
12.
VDD = 3.0 V.
13.
IO = 375 mA. R DS(ON) = RSOURCE + RSINK. RL = 6.8 Ω.
14.
Detection voltage is defined as when the output becomes high impedance after VDD voltage falls and when VM = 5.5 V.
17C724
Analog Integrated Circuit Device Data
Freescale Semiconductor
5
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 4. Dynamic Electrical Characteristics
Characteristics noted under conditions TA = 25°C, VDD = VM = 3.0V, unless otherwise noted. Typical values noted reflect the
approximate parameter means at TA = 25°C under nominal conditions unless otherwise noted.
Characteristic
Symbol
Min
Typ
Max
Unit
Pulse Input Frequency
f IN
–
–
200
kHz
Input Pulse Rise Time (15)
tR
–
–
1.0
µs
Input Pulse Fall Time (17)
tF
–
INPUT
(16)
–
1.0
µs
(16)
OUTPUT
µs
Output Propagation Delay Time (18)
Turn-ON Time
t PLH
–
0.2
0.5
Turn-OFF Time
t PHL
–
0.1
0.5
–
0.02
1.0
Low-Voltage Detection Time
Notes
15.
16.
17.
18.
tV
DDDET
ms
Time is defined between 10% and 90%.
That is, the input waveform slope must be steeper than this.
Time is defined between 90% and 10%.
RL = 6.8 Ω. Slew time, rise time, and fall times are between 10% and 90% of output low and high levels with respect to the 50% level of
the input.
17C724
6
Analog Integrated Circuit Device Data
Freescale Semiconductor
TIMING DIAGRAMS
TIMING DIAGRAMS
IN1,
IN2,
PSAVE
VDDDETon
50%
VDD
tPLH
50%
1.0 V
tPHL
t
t
VDDDET
90%
OUTA,
OUTB
VDDDEToff
2.5 V
VDDDET
90%
0%
(<1.0 µA)
IM
10%
Figure 4. tPLH and tPHL Timing
Figure 5. Low-Voltage Detection Timing
Table 5. Truth Table
INPUT
OUTPUT
V DDDET(20)
PSAVE(19)
IN1A
IN2A
IN1B
IN2B
OUT1A
OUT2A
OUT1B
OUT2B
L
L
L
L
L
Enabled
L
H
L
H
L
Enabled
L
L
H
L
H
Enabled
L
H
H
Z
Z
Enabled
H
X
X
Z
Z
Disabled
H : High
L : Low
Z : High impedance
X : Don’t care
Notes
19. Terminal 13 (PSAVE) is pulled up by an internal resistor.
20. When VDD is lower than VDDDET while VM is applied, output becomes “Z” (high impedance); however, when PSAVE = “H”, the
low-voltage shutdown detection circuit is disabled.
17C724
Analog Integrated Circuit Device Data
Freescale Semiconductor
7
FUNCTIONAL DESCRIPTION
INTRODUCTION
FUNCTIONAL DESCRIPTION
INTRODUCTION
The 17C724 is a monolithic dual H-Bridge that is ideal in
portable electronic applications to control bipolar step motors
and brush DC motors such as those used in camera lens and
shutters. The 17C724 can operate efficiently with supply
voltages as low as 2.7 V to as high as 5.5 V, and provide
continuous motor drive currents of 0.4 A while handling peak
currents up to 0.8 A. It is easily interfaced to low-cost MCUs
via parallel 3.0 V- or 5.0 V-compatible logic. The device can
be pulse width modulated (PWM’ed) at up to 200 kHz.
The 17C724 can drive two motors simultaneously (see
Figure 6), or it can drive one bipolar step motor as shown in
the simplified application diagram on page 1. Dual channel
parallel drive is also possible if higher current drive is desired
(0.8 A). Two-motor operation is accomplished by hooking
one motor between OUT1A and OUT1B, and the other motor
between OUT2A and OUT2B.
This IC has a built-in shoot-through current protection
circuit and undervoltage detector to avoid malfunction. It also
allows for power-conserving Sleep mode by the setting of the
PSAVE terminal (refer to Table 5, Truth Table, page 7).
The device features four operating modes: Forward,
Reverse, Brake, and Tri-Stated (High Impedance).
FUNCTIONAL TERMINAL DESCRIPTION
LOGIC CIRCUIT POWER SUPPLY (VDD)
The VDD terminal carries the power source connection to
the control (logic) circuit, and its input range is between 2.7 V
to 5.5 V (3.0 V and 5.0 V compatible). VDD has an
undervoltage threshold. If the supply voltage to VDD drops
below 2.0 V (typical), then all the output of H-Bridges
(OUT1A, OUT1B, OUT2A, OUT2B) will become open (high
impedance = Z). When the supply voltage returns to a level
that is above the threshold voltage the H-Bridge outputs
automatically resume normal operation according to the
established condition of the input terminals.
LOGIC INPUT CONTROL (IN1A, IN1B, IN2A, AND
IN2B)
These logic input terminals control each H-Bridge output.
For example, IN1A logic HIGH = OUT1A HIGH; likewise,
IN1B logic HIGH = OUT1B HIGH. If both A and B inputs are
HIGH, then both A and B outputs are Z (refer to Table 5, Truth
Table, page 7).
INPUT ENABLE CONTROL (PSAVE)
The PSAVE input controls the functioning of the power
output stages (the H-Bridges). When it is set logic LOW, the
output stages are enabled and the H-Bridges function
normally. When it is set logic HIGH, the output stages are
disabled and all the outputs are opened (high impedance). In
this mode, the built-in low-voltage detection circuit is
disabled.
H-BRIDGE OUTPUT (OUT1A, OUT1B, OUT2A, AND
OUT2B)
These terminals are the outputs of the power MOSFET
H-Bridges. OUT1 is from H-Bridge Channel 1, and OUT2
from H-Bridge Channel 2. These terminals will typically
connect to an external load (step motor or brush DC motors).
MOTOR DRIVER POWER SUPPLY (VM1 AND VM2)
VM1 and VM2 carries the main supply voltage and current
into the power sections (the H-Bridges) of the IC. Both of
these terminals are connected internally but they must be
connected together on the printed circuit board with as short
as possible traces. The input range is 2.7 V to 5.5 V.
POWER GROUND (PGND1 AND PGND2)
These two are the power ground terminals that connect to
the power ground of the H-Bridges. The power grounds are
for higher current handling capability from loads and they
must be connected together on the PCB.
LOGIC GROUND (LGND)
LGND is the logic ground terminal and its current handling
level is lower than the PGND.
17C724
8
Analog Integrated Circuit Device Data
Freescale Semiconductor
TYPICAL APPLICATIONS
FUNCTIONAL TERMINAL DESCRIPTION
TYPICAL APPLICATIONS
Figure 6 shows a typical application for the 17C724.
3.0 V
17C724
VDD
VM
OUT1A
OUT1B
IN1A
IN1B
IN2A
IN2B
MCU
OUT2A
PSAVE
OUT2B
GND
Figure 6. 17C724 Typical Application Diagram
CEMF SNUBBING TECHNIQUES
PCB LAYOUT
Care must be taken to protect the IC from potentially
damaging CEMF spikes induced when commutating currents
in inductive loads. Typical practice is to provide snubbing of
voltage transients by placing a zener or capacitor at the
supply terminal (VM) (see Figure 7).
When designing the printed circuit board (PCB), connect
sufficient capacitance between power supply and ground
terminals to ensure proper filtering from transients. For all
high-current paths, use wide copper traces and shortest
possible distance.
3.0 V
3.0 V
17C724
VDD
VM
3.0 V
3.0 V
17C724
VDD
VM
OUT
OUT
OUT
OUT
OUT
OUT
OUT
GND
APPLICATION NOTES
Although VM1 and VM2 are connected internally, they
must be connected externally to attain sufficient power
distribution.
Take precautions to guard against electrostatic discharge
when handling the device, especially when mounting and
demounting the device to a PCB.
OUT
GND
Figure 7. CEMF Snubbing Techniques
17C724
Analog Integrated Circuit Device Data
Freescale Semiconductor
9
PACKAGING
PACKAGE DIMENSIONS
PACKAGING
PACKAGE DIMENSIONS
For the most current package revision, visit www.freescale.com and perform a keyword search using the “98A” listed below.
EP (Pb-FREE) SUFFIX
16-TERMINAL QFN
NON-LEADED PACKAGE
98ARL10566D
ISSUE A
17C724
10
Analog Integrated Circuit Device Data
Freescale Semiconductor
PACKAGING
PACKAGE DIMENSIONS
EP (Pb-FREE) SUFFIX
16-TERMINAL QFN
NON-LEADED PACKAGE
98ARL10566D
ISSUE A
17C724
Analog Integrated Circuit Device Data
Freescale Semiconductor
11
REVISION HISTORY
REVISION HISTORY
REVISION
2.0
DATE
2005
DESCRIPTION OF CHANGES
•
Initial Release
17C724
12
Analog Integrated Circuit Device Data
Freescale Semiconductor
How to Reach Us:
Home Page:
www.freescale.com
E-mail:
[email protected]
USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
[email protected]
Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
[email protected]
Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
[email protected]
Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
[email protected]
For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
[email protected]
MPC17C724
Rev 2.0
12/2005
RoHS-compliant and/or Pb-free versions of Freescale products have the functionality
and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free
counterparts. For further information, see http://www.freescale.com or contact your
Freescale sales representative.
For information on Freescale’s Environmental Products program, go to http://
www.freescale.com/epp.
Information in this document is provided solely to enable system and software
implementers to use Freescale Semiconductor products. There are no express or
implied copyright licenses granted hereunder to design or fabricate any integrated
circuits or integrated circuits based on the information in this document.
Freescale Semiconductor reserves the right to make changes without further notice to
any products herein. Freescale Semiconductor makes no warranty, representation or
guarantee regarding the suitability of its products for any particular purpose, nor does
Freescale Semiconductor assume any liability arising out of the application or use of any
product or circuit, and specifically disclaims any and all liability, including without
limitation consequential or incidental damages. “Typical” parameters that may be
provided in Freescale Semiconductor data sheets and/or specifications can and do vary
in different applications and actual performance may vary over time. All operating
parameters, including “Typicals”, must be validated for each customer application by
customer’s technical experts. Freescale Semiconductor does not convey any license
under its patent rights nor the rights of others. Freescale Semiconductor products are
not designed, intended, or authorized for use as components in systems intended for
surgical implant into the body, or other applications intended to support or sustain life,
or for any other application in which the failure of the Freescale Semiconductor product
could create a situation where personal injury or death may occur. Should Buyer
purchase or use Freescale Semiconductor products for any such unintended or
unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and
its officers, employees, subsidiaries, affiliates, and distributors harmless against all
claims, costs, damages, and expenses, and reasonable attorney fees arising out of,
directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized use, even if such claim alleges that Freescale
Semiconductor was negligent regarding the design or manufacture of the part.
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc., 2005. All rights reserved.
Similar pages