a FEATURES Throughput: 570 kSPS (Warp Mode) 500 kSPS (Normal Mode) 444 kSPS (Impulse Mode) INL: 2.5 LSB Max (0.0038% of Full Scale) 16-Bit Resolution with No Missing Codes S/(N+D): 90 dB Typ @ 45 kHz THD: –100 dB Typ @ 45 kHz Analog Input Voltage Range: 0 V to 2.5 V Both AC and DC Specifications No Pipeline Delay Parallel and Serial 5 V/3 V Interface SPI®/QSPITM/MICROWIRE TM/DSP Compatible Single 5 V Supply Operation Power Dissipation 115 mW Maximum, 21 W @ 100 SPS Power-Down Mode: 7 W Max Package: 48-Lead Quad Flat Pack (LQFP) 48-Lead Chip Scale Package (LFCSP) Pin-to-Pin Compatible Upgrade of the AD7660 APPLICATIONS Data Acquisition Instrumentation Digital Signal Processing Spectrum Analysis Medical Instruments Battery-Powered Systems Process Control GENERAL DESCRIPTION The AD7664 is a 16-bit, 570 kSPS, charge redistribution SAR, analog-to-digital converter that operates from a single 5 V power supply. The part contains a high speed 16-bit sampling ADC, an internal conversion clock, error correction circuits, and both serial and parallel system interface ports. The AD7664 is hardware factory-calibrated and is comprehensively tested to ensure such ac parameters as signal-to-noise ratio (SNR) and total harmonic distortion (THD), in addition to the more traditional dc parameters of gain, offset, and linearity. It features a very high sampling rate mode (Warp), a fast mode (Normal) for asynchronous conversion rate applications, and for low power applications, a reduced power mode (Impulse) where the power is scaled with the throughput. REV. E Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. 16-Bit, 570 kSPS PulSAR® Unipolar CMOS ADC AD7664* FUNCTIONAL BLOCK DIAGRAM DVDD AVDD AGND REF REFGND DGND OVDD AD7664 OGND SERIAL PORT IN SWITCHED CAP DAC INGND 16 D[15:0] BUSY PARALLEL INTERFACE CLOCK CS PD CONTROL LOGIC AND CALIBRATION CIRCUITRY RESET RD SER/PAR OB/2C WARP IMPULSE CNVST Table I. PulSAR Selection Type/kSPS 100–250 Pseudo Differential AD7651 AD7650/AD7652 AD7653 AD7660/AD7661 AD7664/AD7666 AD7667 True Bipolar AD7663 AD7665 AD7671 True Differential AD7675 AD7676 AD7677 18-Bit AD7678 AD7679 AD7674 Simultaneous/ Multichannel 500–570 800–1000 AD7654 AD7655 It is fabricated using Analog Devices’ high performance, 0.6 micron CMOS process, with correspondingly low cost and is available in a 48-lead LQFP and a tiny 48-lead LFCSP with operation specified from –40°C to +85°C. PRODUCT HIGHLIGHTS 1. Fast Throughput The AD7664 is a 570 kSPS, charge redistribution, 16-bit SAR ADC with internal error correction circuitry. 2. Superior INL The AD7664 has a maximum integral nonlinearity of 2.5 LSBs with no missing 16-bit code. 3. Single-Supply Operation The AD7664 operates from a single 5 V supply and dissipates only a maximum of 115 mW. In Impulse Mode, its power dissipation decreases with the throughput to, for instance, only 21 µW at a 100 SPS throughput. It consumes 7 µW maximum when in power-down. 4. Serial or Parallel Interface Versatile parallel or 2-wire serial interface arrangement compatible with both 3 V or 5 V logic. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © 2004 Analog Devices, Inc. All rights reserved. AD7664 –SPECIFICATIONS (–40C to +85C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.) Parameter RESOLUTION ANALOG INPUT Voltage Range Operating Input Voltage Analog Input CMRR Input Current Input Impedance THROUGHPUT SPEED Complete Cycle Throughput Rate Time between Conversions Complete Cycle Throughput Rate Complete Cycle Throughput Rate DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise Full-Scale Error2 Unipolar Zero Error2 Power Supply Sensitivity AC ACCURACY Signal-to-Noise Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) –3 dB Input Bandwidth SAMPLING DYNAMICS Aperture Delay Aperture Jitter Transient Response REFERENCE External Reference Voltage Range External Reference Current Drain DIGITAL INPUTS Logic Levels VIL VIH IIL IIH DIGITAL OUTPUTS Data Format Pipeline Delay VOL VOH POWER SUPPLIES Specified Performance AVDD DVDD OVDD Operating Current4 AVDD DVDD5 OVDD5 Power Dissipation5 Conditions Min Typ Max 16 VIN – VINGND VIN VINGND fIN = 10 kHz 570 kSPS Throughput Bits 0 –0.1 –0.1 VREF +3 +0.5 V V V dB µA 1.75 570 1 2 500 2.25 444 µs kSPS ms µs kSPS µs kSPS +2.5 +1.5 LSB1 LSB Bits LSB % of FSR LSB LSB 62 7 See Analog Input Section In Warp Mode In Warp Mode In Warp Mode In Normal Mode In Normal Mode In Impulse Mode In Impulse Mode 1 0 0 –2.5 –1 16 0.7 REF = 2.5 V Unit ± 0.08 ± 15 AVDD = 5 V ± 5% ±5 ±3 fIN = 100 kHz fIN = 45 kHz fIN = 100 kHz fIN = 45 kHz fIN = 100 kHz fIN = 45 kHz fIN = 100 kHz –60 dB Input, fIN = 100 kHz 90 100 100 –100 –100 90 89 30 18 dB3 dB dB dB dB dB dB dB MHz 2 5 ns ps rms ns Full-Scale Step 250 2.3 570 kSPS Throughput 2.5 115 –0.3 2.0 –1 –1 AVDD – 1.85 V µA +0.8 OVDD + 0.3 +1 +1 V V µA µA Parallel or Serial 16-Bits Conversion Results Available Immediately after Completed Conversion 0.4 ISINK = 1.6 mA ISOURCE = –500 µA OVDD – 0.6 4.75 4.75 2.7 5 5 V V 5.25 5.25 5.25 V V V 115 mA mA µA mW µW µW 500 kSPS Throughput 15.5 3.8 100 500 kSPS Throughput4 100 SPS Throughput6 In Power-Down Mode7 21 7 –2– REV. E AD7664 Parameter Conditions Min TEMPERATURE RANGE 8 Specified Performance TMIN to TMAX –40 Typ Max Unit +85 °C NOTES 1 LSB means least significant bit. With the 0 V to 2.5 V input range, one LSB is 38.15 µV. 2 See Definition of Specifications section. These specifications do not include the error contribution from the external reference. 3 All specifications in dB are referred to a full-scale input FS. Tested with an input signal at 0.5 dB below full-scale unless otherwise specified. 4 In Normal Mode. 5 Tested in Parallel Reading Mode. 6 In Impulse Mode. 7 With all digital inputs forced to OVDD or OGND, respect ively. 8 Contact factory for extended temperature range. Specifications subject to change without notice. TIMING SPECIFICATIONS (–40C to +85C, AVDD = DVDD = 5 V, OVDD = 2.7 V to 5.25 V, unless otherwise noted.) Parameter REFER TO FIGURES 11 AND 12 Convert Pulse Width Time between Conversions (Warp Mode/Normal Mode/Impulse Mode) CNVST LOW to BUSY HIGH Delay BUSY HIGH All Modes Except in Master Serial Read after Convert Mode (Warp Mode/Normal Mode/Impulse Mode) Aperture Delay End of Conversion to BUSY LOW Delay Conversion Time (Warp Mode/Normal Mode/Impulse Mode) Acquisition Time RESET Pulsewidth Symbol Min t1 t2 5 1.75/2/2.25 Typ t3 t4 REFER TO FIGURES 13, 14, AND 15 (Parallel Interface Modes) CNVST LOW to DATA Valid Delay (Warp Mode/Normal Mode/Impulse Mode) DATA Valid to BUSY LOW Delay Bus Access Request to DATA Valid Bus Relinquish Time Max Unit Note 1 ns µs 25 1.5/1.75/2 ns µs 1.5/1.75/2 ns ns µs 2 t5 t6 t7 10 t8 t9 250 10 ns ns t10 1.5/1.75/2 µs 40 15 ns ns ns 45 t11 t12 t13 5 2 REFER TO FIGURES 16 AND 17 (Master Serial Interface Modes) CS LOW to SYNC Valid Delay CS LOW to Internal SCLK Valid Delay2 CS LOW to SDOUT Delay CNVST LOW to SYNC Delay (Warp Mode/Normal Mode/Impulse Mode) SYNC Asserted to SCLK First Edge Delay Internal SCLK Period Internal SCLK HIGH (INVSCLK Low)3 Internal SCLK LOW (INVSCLK Low)3 SDOUT Valid Setup Time SDOUT Valid Hold Time SCLK Last Edge to SYNC Delay CS HIGH to SYNC HI-Z CS HIGH to Internal SCLK HI-Z CS HIGH to SDOUT HI-Z BUSY HIGH in Master Serial Read after Convert (Warp Mode/Normal Mode/Impulse Mode) CNVST LOW to SYNC Asserted Delay (Warp Mode/Normal Mode/Impulse Mode) SYNC Deasserted to BUSY LOW Delay REFER TO FIGURES 18 AND 20 (Slave Serial Interface Modes)2 External SCLK Setup Time External SCLK Active Edge to SDOUT Delay SDIN Setup Time SDIN Hold Time External SCLK Period External SCLK HIGH External SCLK LOW t14 t15 t16 t17 10 10 10 25/275/525 t18 t19 t20 t21 t22 t23 t24 t25 t26 t27 t28 4 40 30 9.5 4.5 3 3 75 10 10 10 2.75/3/3.25 ns ns ns ns ns ns ns ns ns µs t29 1/1.25/1.5 µs t30 50 ns t31 t32 t33 t34 t35 t36 t37 5 3 5 5 25 10 10 16 NOTES 1 In Warp Mode only, the maximum time between conversions is 1 ms; otherwise, there is no required maximum time. 2 In Serial Interface Modes, the SYNC, SCLK, and SDOUT timings are defined with a maximum load C L of 10 pF; otherwise, the load is 60 pF maximum. 3 If the polarity of SCLK is inverted, the timing references of SCLK are also inverted. Specifications subject to change without notice. REV. E ns ns ns ns –3– ns ns ns ns ns ns ns AD7664 ABSOLUTE MAXIMUM RATINGS 1 1.6mA IN2, REF, INGND, REFGND to AGND . . . . . . . . . . . . . . . . . . . . . . . AVDD + 0.3 V to AGND – 0.3 V Ground Voltage Differences AGND, DGND, OGND . . . . . . . . . . . . . . . . . . . . . . ± 0.3 V Supply Voltages AVDD, DVDD, OVDD . . . . . . . . . . . . . . . . –0.3 V to +7 V AVDD to DVDD, AVDD to OVDD . . . . . . . . . . . . . . ± 7 V DVDD to OVDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 7 V Digital Inputs Except the Databus D(7:4) . . . . . –0.3 V to DVDD + 3.0 V Databus D(7:4) . . . . . . . . . . . . . . –0.3 V to OVDD + 3.0 V Internal Power Dissipation3 . . . . . . . . . . . . . . . . . . . . 700 mW Internal Power Dissipation4 . . . . . . . . . . . . . . . . . . . . . . 2.5 W Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . 150°C Storage Temperature Range . . . . . . . . . . . . –65°C to +150°C Lead Temperature Range (Soldering 10 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . . 300°C TO OUTPUT PIN IOL 1.4V CL 60pF* 500A IOH *IN SERIAL INTERFACE MODES, THE SYNC, SCLK, AND SDOUT TIMINGS ARE DEFINED WITH A MAXIMUM LOAD CL OF 10pF; OTHERWISE, THE LOAD IS 60pF MAXIMUM. Figure 1. Load Circuit for Digital Interface Timing, SDOUT, SYNC, SCLK Outputs, CL = 10 pF 2V 0.8V t DELAY NOTES 1 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 2 See Analog Input section. 3 Specification is for the device in free air: 48-Lead LQFP; θJA = 91°C/W, θJC = 30°C/W. 4 Specification is for device in free air: 48-Lead LFCSP; θJA = 26°C/W. t DELAY 2V 2V 0.8V 0.8V Figure 2. Voltage Reference Levels for Timing ORDERING GUIDE Model AD7664AST AD7664ASTRL AD7664ACP AD7664ACPRL EVAL-AD7664CB1 EVAL-CONTROL-BRD22 Temperature Range –40°C to +85°C –40°C to +85°C –40°C to +85°C –40°C to +85°C Package Description Package Option Quad Flatpack (LQFP) Quad Flatpack (LQFP) Chip Scale (LFCSP) Chip Scale (LFCSP) Evaluation Board Controller Board ST-48 ST-48 CP-48 CP-48 NOTES 1 This board can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL-BRD2 for evaluation/ demonstration purposes. 2 This board allows a PC to control and communicate with all Analog Devices evaluation boards ending in the CB designators. CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7664 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. –4– WARNING! ESD SENSITIVE DEVICE REV. E AD7664 REFGND REF INGND NC NC NC NC IN NC NC NC NC PIN CONFIGURATION 48 47 46 45 44 43 42 41 40 39 38 37 AGND 1 AVDD 2 NC 3 DGND 4 OB/2C 5 WARP 6 34 PD 33 RESET CS RD DGND 29 BUSY 31 TOP VIEW (Not to Scale) SER/PAR 8 AGND CNVST 32 AD7664 IMPULSE 7 35 36 PIN 1 IDENTIFIER 30 D0 9 D1 10 28 D2 11 D3 12 26 25 D15 D14 D13 D12 D11/RDERROR D9/SCLK D10/SYNC DVDD DGND D8/SDOUT OVDD D7/RDC/SDIN OGND 13 14 15 16 17 18 19 20 21 22 23 24 D4/EXT/INT D5/INVSYNC D6/INVSCLK NC = NO CONNECT 27 PIN FUNCTION DESCRIPTIONS Pin No. Mnemonic Type Description 1 2 3, 40–42, 44–48 4 5 AGND AVDD NC P P Analog Power Ground Pin. Input Analog Power Pins. Nominally 5 V. No Connect. DGND OB/2C DI DI 6 WARP DI 7 IMPULSE DI 8 SER/PAR DI 9–12 D[0:3] DO 13 D4 or EXT/INT DI/O 14 D5 or INVSYNC DI/O 15 D6 or INVSCLK DI/O Must Be Tied to the Ground Where DVDD Is Referred. Straight Binary/Binary Twos Complement. When OB/2C is HIGH, the digital output is straight binary; when LOW, the MSB is inverted resulting in a twos complement output from its internal shift register. Mode Selection. When HIGH and IMPULSE LOW, this input selects the fastest mode, the maximum throughput is achievable, and a minimum conversion rate must be applied in order to guarantee full specified accuracy. When LOW, full accuracy is maintained independent of the minimum conversion rate. Mode Selection. When HIGH and WARP LOW, this input selects a reduced power mode. In this mode, the power dissipation is approximately proportional to the sampling rate. Serial/Parallel Selection Input. When LOW, the Parallel Port is selected; when HIGH, the Serial Interface Mode is selected and some bits of the DATA bus are used as a Serial Port. Bit 0 to Bit 3 of the Parallel Port Data Output Bus. These pins are always outputs, regardless of the state of SER/PAR. When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used as a digital select input for choosing the internal or an external data clock. With EXT/INT tied LOW, the internal clock is selected on the SCLK output. With EXT/INT set to a logic HIGH, output data is synchronized to an external clock signal connected to the SCLK input. When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to select the active state of the SYNC signal. It is active in both Master and Slave Mode. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW. When SER/PAR is LOW, this output is used as Bit 6 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this input, part of the Serial Port, is used to invert the SCLK signal. It is active in both Master and Slave Mode. REV. E –5– AD7664 Pin No. Mnemonic Type Description 16 D7 DI/O When SER/PAR is LOW, this output is used as Bit 7 of the Parallel Port Data Output Bus. or RDC/SDIN When SER/PAR is HIGH, this input, part of the Serial Port, is used as either an external data input or a Read Mode selection input depending on the state of EXT/INT. When EXT/INT is HIGH, RDC/SDIN could be used as a data input to daisy-chain the conversion results from two or more ADCs onto a single SDOUT line. The digital data level on SDIN is output on DATA with a delay of 16 SCLK periods after the initiation of the read sequence. 17 18 OGND OVDD P P 19 20 21 DVDD DGND D8 or SDOUT P P DO 22 D9 or SCLK DI/O 23 D10 or SYNC DO 24 D11 or RDERROR DO 25–28 D[12:15] DO 29 BUSY DO 30 31 32 DGND RD CS P DI DI 33 RESET DI 34 PD DI When EXT/INT is LOW, RDC/SDIN is used to select the Read Mode. When RDC/SDIN is HIGH, the data is output on SDOUT during conversion. When RDC/SDIN is LOW, the data can be output on SDOUT only when the conversion is complete. Input/Output Interface Digital Power Ground. Input/Output Interface Digital Power. Nominally at the same supply as the supply of the host interface (5 V or 3 V). Digital Power. Nominally at 5 V. Digital Power Ground. When SER/PAR is LOW, this output is used as Bit 8 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this output, part of the Serial Port, is used as a serial data output synchronized to SCLK. Conversion results are stored in an on-chip register. The AD7664 provides the conversion result, MSB first, from its internal shift register. The DATA format is determined by the logic level of OB/2C. In Serial Mode, when EXT/INT is LOW, SDOUT is valid on both edges of SCLK. In Serial Mode, when EXT/INT is HIGH: If INVSCLK is LOW, SDOUT is updated on the SCLK rising edge and valid on the next falling edge. If INVSCLK is HIGH, SDOUT is updated on the SCLK falling edge and valid on the next rising edge. When SER/PAR is LOW, this output is used as Bit 9 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this pin, part of the Serial Port, is used as a serial data clock input or output, dependent upon the logic state of the EXT/INT pin. The active edge where the data SDOUT is updated depends upon the logic state of the INVSCLK pin. When SER/PAR is LOW, this output is used as the Bit 10 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, this output, part of the Serial Port, is used as a digital output frame synchronization for use with the internal data clock (EXT/INT = Logic LOW). When a read sequence is initiated and INVSYNC is LOW, SYNC is driven HIGH and remains HIGH while the SDOUT output is valid. When a read sequence is initiated and INVSYNC is HIGH, SYNC is driven LOW and remains LOW while the SDOUT output is valid. When SER/PAR is LOW, this output is used as Bit 11 of the Parallel Port Data Output Bus. When SER/PAR is HIGH and EXT/INT is HIGH, this output, part of the Serial Port, is used as an incomplete read error flag. In Slave Mode, when a data read is started and not complete when the following conversion is complete, the current data is lost and RDERROR is pulsed HIGH. Bit 12 to Bit 15 of the Parallel Port Data Output Bus. These pins are always outputs regardless of the state of SER/PAR. Busy Output. Transitions HIGH when a conversion is started and remains HIGH until the conversion is complete and the data is latched into the on-chip shift register. The falling edge of BUSY could be used as a data-ready clock signal. Must Be Tied to Digital Ground. Read Data. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. Chip Select. When CS and RD are both LOW, the interface parallel or serial output bus is enabled. CS is also used to gate the external clock. Reset Input. When set to a logic HIGH, reset the AD7664. Current conversion if any is aborted. If not used, this pin could be tied to DGND. Power-Down Input. When set to a logic HIGH, power consumption is reduced and conversions are inhibited after the current one is completed. –6– REV. E AD7664 Pin No. Mnemonic Type Description 35 CNVST DI 36 37 38 39 43 AGND REF REFGND INGND IN P AI AI AI AI Start Conversion. A falling edge on CNVST puts the internal sample-and-hold into the hold state and initiates a conversion. In Impulse Mode (IMPULSE HIGH and WARP LOW), if CNVST is held LOW when the acquisition phase (t8) is complete, the internal sample-and-hold is put into the hold state and a conversion is immediately started. Must Be Tied to Analog Ground. Reference Input Voltage. Reference Input Analog Ground. Analog Input Ground. Primary Analog Input with a Range of 0 V to VREF. NOTES AI = Analog Input DI = Digital Input DI/O = Bidirectional Digital DO = Digital Output P = Power Total Harmonic Distortion (THD) DEFINITION OF SPECIFICATIONS Integral Nonlinearity Error (INL) Linearity error refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs 1/2 LSB before the first code transition. Positive full scale is defined as a level 1 1/2 LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line. Differential Nonlinearity Error (DNL) In an ideal ADC, code transitions are 1 LSB apart. Differential nonlinearity is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed. Full-Scale Error THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in decibels. Signal-to-Noise Ratio (SNR) SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in decibels. Signal to (Noise + Distortion) Ratio (S/[N+D]) S/(N+D) is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for S/(N+D) is expressed in decibels. The last transition (from 011 . . . 10 to 011 . . . 11 in twos complement coding) should occur for an analog voltage 1 1/2 LSB below the nominal full scale (2.49994278 V for the 0 V–2.5 V range). The full-scale error is the deviation of the actual level of the last transition from the ideal level. Aperture Delay Unipolar Zero Error The time required for the AD7664 to achieve its rated accuracy after a full-scale step function is applied to its input. The first transition should occur at a level 1/2 LSB above analog ground (19.073 µV for the 0 V–2.5 V range). Unipolar zero error is the deviation of the actual transition from that point. Spurious-Free Dynamic Range (SFDR) The difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal. Aperture delay is a measure of the acquisition performance and is measured from the falling edge of the CNVST input to when the input signal is held for a conversion. Transient Response Overvoltage Recovery The time required for the ADC to recover to full accuracy after an analog input signal 150% of full-scale is reduced to 50% of the full-scale value. Effective Number of Bits (ENOB) ENOB is a measurement of the resolution with a sine wave input. It is related to S/(N+D) by the following formula: ( ) ENOB = S [ N + D ]dB − 1.76 6.02 and is expressed in bits. REV. E –7– 2.5 1.50 2.0 1.25 1.5 1.00 1.0 0.75 0.5 0.50 DNL – LSB INL – LSB AD7664 –Typical Performance Characteristics 0 –0.5 0.25 0 –1.0 –0.25 –1.5 –0.50 –2.0 –0.75 –2.5 0 16384 32768 CODE –1.00 65536 49152 TPC 1. Integral Nonlinearity vs. Code 0 16384 32768 CODE 49152 65536 TPC 4. Differential Nonlinearity vs. Code 8000 10000 7288 7148 9008 9000 7000 8000 6000 7000 COUNTS COUNTS 5000 4000 6000 5000 4000 3000 3340 3643 3000 2000 1000 0 0 2000 1173 753 1000 0 12 10 0 0 0 0 7F86 7F87 7F88 7F89 7F8A 7F8B 7F8C 7F8D 7F8E 7F8F CODE – Hexa TPC 2. Histogram of 16,384 Conversions of a DC Input at the Code Transition 140 120 110 NUMBER OF UNITS NUMBER OF UNITS 100 90 80 70 60 50 40 30 20 10 0 0.5 1.0 1.5 2.0 257 136 0 0 TPC 5. Histogram of 16,384 Conversions of a DC Input at the Code Center 130 0 0 7FB3 7FB4 7FB5 7FB6 7FB7 7FB8 7FB9 7FBA 7FBB CODE – Hexa 2.5 180 170 160 150 140 130 120 110 100 90 80 70 60 50 40 30 20 10 0 –2.5 –2.0 –1.5 –1.0 –0.5 0.0 NEGATIVE INL (LSB) POSITIVE INL (LSB) TPC 3. Typical Positive INL Distribution (600 Units) TPC 6. Typical Negative INL Distribution (600 Units) –8– REV. E AD7664 92 0 –40 –60 –80 –100 –120 –140 –160 SNR 90 S/(N+D) 88 –180 0 57 114 171 FREQUENCY (kHz) 228 86 –60 285 16.0 95 15.5 SNR 15.0 S/(N+D) 85 SNR AND S/(N+D) – dB 100 90 14.5 ENOB –10 80 14.0 75 13.5 96 –96 93 –98 THD –100 90 SNR –102 87 70 1 10 100 FREQUENCY – kHz 13.0 1000 84 –55 TPC 8. SNR, S/(N+D), and ENOB vs. Frequency –60 110 –65 105 90 –85 85 80 –90 THD –95 SECOND HARMONIC 75 70 –100 THIRD HARMONIC –110 1 10 100 FREQUENCY – kHz 60 1000 1k –104 125 DVDD, WARP/NORMAL AVDD, IMPULSE 100 DVDD, IMPULSE 10 1 OVDD, ALL MODES 0.1 0.001 0.1 TPC 9. THD, Harmonics, and SFDR vs. Frequency REV. E 105 0.01 65 –105 85 AVDD, WARP/NORMAL OPERATING CURRENTS – A –80 5 25 45 65 TEMPERATURE – C 10k SFDR – dB THD, HARMONIC – dB 95 –15 100k SFDR –75 –35 TPC 11. SNR, S/(N+D), THD vs. Temperature 100 –70 0 TPC 10. SNR and S/(N+D) vs. Input Level (Referred to Full Scale) ENOB – Bits SNR AND S/[N+D] – dB TPC 7. FFT Plot –40 –20 –30 INPUT LEVEL – dB –50 1 10 100 1k 10k SAMPLING RATE – SPS 100k 1M TPC 12. Operating Currents vs. Sample Rate –9– THD – dB AMPLITUDE (dB of Full Scale) –20 SNR (REFERRED TO FULL SCALE) – dB 8192 POINT FFT fS = 570kHz fIN = 45.5322kHz, –0.5dB SNR = 90.1dB SINAD = 89.4dB THD = –97.1dB SFDR = 97.5dB AD7664 100 POWER-DOWN OPERATING CURRENTS – nA ZERO ERROR, FULL-SCALE ERROR (LSB) 10 8 FULL-SCALE ERROR 6 4 2 ZERO ERROR 0 –2 –4 –6 –8 –10 –55 –35 –15 5 25 45 65 TEMPERATURE (C) 85 105 90 80 70 60 DVDD 50 40 30 20 10 –10 –40 125 TPC 13. Zero Error, Full-Scale Error vs. Temperature AVDD 0 OVDD –15 10 35 60 TEMPERATURE – C 85 TPC 15. Power-Down Operating Currents vs. Temperature 50 OVDD = 2.7V, 85C t12 DELAY – ns 40 30 OVDD = 2.7V, 25C 20 OVDD = 5V, 85C 10 OVDD = 5V, 25C 0 0 50 100 CL – pF 150 200 TPC 14. Typical Delay vs. Load Capacitance CL –10– REV. E AD7664 input IN. Thus, the capacitor array is used as a sampling capacitor and acquires the analog signal on the IN input. Similarly, the dummy capacitor acquires the analog signal on the INGND input. CIRCUIT INFORMATION The AD7664 is a very fast, low power, single-supply, precise 16-bit analog-to-digital converter (ADC). The AD7664 features different modes to optimize performances according to the applications. When the CNVST input goes LOW, a conversion phase is initiated. When the conversion phase begins, SWA and SWB are opened first. The capacitor array and the dummy capacitor are then disconnected from the inputs and connected to the REFGND input. Therefore, the differential voltage between IN and INGND captured at the end of the acquisition phase is applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between REFGND or REF, the comparator input varies by binary-weighted voltage steps (VREF/2, VREF/4, . . . VREF/65536). The control logic toggles these switches, starting with the MSB first, to bring the comparator back into a balanced condition. After the completion of this process, the control logic generates the ADC output code and brings BUSY output LOW. In Warp Mode, the AD7664 is capable of converting 570,000 samples per second (570 kSPS). The AD7664 provides the user with an on-chip track-and-hold, successive-approximation ADC that does not exhibit any pipeline or latency, making it ideal for multiple multiplexed channel applications. The AD7664 can be operated from a single 5 V supply and interfaced to either 5 V or 3 V digital logic. It is housed in a 48-lead LQFP package or a 48-lead LFCSP package that saves space and allows flexible configurations as either a serial or parallel interface. The AD7664 is a pin-to-pin compatible upgrade of the AD7660. Modes of Operation The AD7664 features three modes of operation: Warp, Normal, and Impulse. Each of these modes is suitable for specific applications. CONVERTER OPERATION The AD7664 is a successive-approximation analog-to-digital converter based on a charge redistribution DAC. Figure 3 shows the simplified schematic of the ADC. The capacitive DAC consists of an array of 16 binary weighted capacitors and an additional LSB capacitor. The comparator’s negative input is connected to a dummy capacitor of the same value as the capacitive DAC array. The Warp Mode allows the fastest conversion rate up to 570 kSPS. However, in this mode and this mode only, the full specified accuracy is guaranteed only when the time between conversions does not exceed 1 ms. If the time between two consecutive conversions is longer than 1 ms, for instance, after power-up, the first conversion result should be ignored. This mode makes the AD7664 ideal for applications where both high accuracy and fast sample rate are required. During the acquisition phase, the common terminal of the array tied to the comparator’s positive input is connected to AGND via SWA. All independent switches are connected to the analog IN REF REFGND LSB MSB 32,768C 16,384C 4C 2C C SWA SWITCHES CONTROL C BUSY COMP CONTROL LOGIC INGND OUTPUT CODE 65,536C SWB CNVST Figure 3. ADC Simplified Schematic REV. E –11– AD7664 The Normal Mode is the fastest mode (500 kSPS) without any limitation on the time between conversions. This mode makes the AD7664 ideal for asynchronous applications such as data acquisition systems, where both high accuracy and fast sample rate are required. Table II. Output Codes and Ideal Input Voltages The Impulse Mode, the lowest power dissipation mode, allows power saving between conversions. When operating at 100 SPS, for example, it typically consumes only 21 µW. This feature makes the AD7664 ideal for battery-powered applications. Transfer Functions Using the OB/2C digital input, the AD7664 offers two output codings: straight binary and twos complement. The LSB size is VREF/65536, which is about 38.15 µV. The ideal transfer characteristics for the AD7664 are shown in Figure 4 and Table II. Description Analog Input Digital Output Code Hexa Straight Twos Binary Complement FSR – 1 LSB FSR – 2 LSB Midscale + 1 LSB Midscale Midscale – 1 LSB –FSR + 1 LSB –FSR 2.499962 V 2.499923 V 1.250038 V 1.25 V 1.249962 V 38 µV 0V FFFF1 FFFE 8001 8000 7FFF 0001 00002 7FFF1 7FFE 0001 0000 FFFF 8001 80002 NOTES 1 This is also the code for overrange analog input (V IN – VINGND above VREF – VREFGND). 2 This is also the code for underrange analog input (V IN below VINGND). ADC CODE – Straight Binary 1 LSB = VREF/65536 TYPICAL CONNECTION DIAGRAM 111...111 111...110 111...101 Figure 5 shows a typical connection diagram for the AD7664. 000...010 000...001 000...000 0V 1 LSB 0.5 LSB VREF – 1 LSB VREF – 1.5 LSB ANALOG INPUT Figure 4. ADC Ideal Transfer Function ANALOG SUPPLY (5V) 100 10F 100nF DIGITAL SUPPLY (3.3V OR 5V) 10F AVDD AGND 100nF DGND DVDD 100nF OVDD OGND 10F SERIAL PORT SCLK 2.5V REF1 REF CREF1 SDOUT 1F REFGND BUSY C/P/DSP AD7664 ANALOG INPUT (0V TO 2.5V) CNVST D3 15 U12 IN CC OB/2C SER/PAR 4.7nF DVDD WARP INGND PD IMPULSE RESET CS RD CLOCK NOTES 1THE ADR421 IS RECOMMENDED WITH C REF = 47F. 2THE AD8021 IS RECOMMENDED WITH A COMPENSATION CAPACITOR C = 10 pF, TYPE CERAMIC NPO. C 3OPTIONAL LOW JITTER CNVST. Figure 5. Typical Connection Diagram –12– REV. E AD7664 Analog Input Figure 6 shows an equivalent circuit of the input structure of the AD7664. AVDD D1 IN OR INGND C1 R1 significantly affect the ac performances, especially the total harmonic distortion (THD). The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades in function of the source impedance and the maximum input frequency as shown in Figure 8. –70 C2 R = 50 –75 D2 AGND THD – dB –80 Figure 6. Equivalent Analog Input Circuit The two diodes D1 and D2 provide ESD protection for the analog inputs IN and INGND. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V. This will cause these diodes to become forwardbiased and start conducting current. These diodes can handle a forward-biased current of 100 mA maximum. For instance, these conditions could eventually occur when the input buffer’s (U1) supplies are different from AVDD. In such cases, an input buffer with a short circuit current limitation can be used to protect the part. This analog input structure allows the sampling of the differential signal between IN and INGND. Unlike other converters, the INGND input is sampled at the same time as the IN input. By using this differential input, small signals common to both inputs are rejected, as shown in Figure 7, which represents the typical CMRR over frequency. For instance, by using INGND to sense a remote signal ground, difference of ground potentials between the sensor and the local ADC ground are eliminated. R = 11 –90 –95 –100 10 100 FREQUENCY – kHz 1000 Figure 8. THD vs. Analog Input Frequency and Source Resistance Driver Amplifier Choice Although the AD7664 is easy to drive, the driver amplifier needs to meet at least the following requirements: • The driver amplifier and the AD7664 analog input circuit must be able, together, to settle for a full-scale step of the capacitor array at a 16-bit level (0.0015%). In the amplifier’s data sheet, the settling at 0.1% to 0.01% is more commonly specified. It could significantly differ from the settling time at 16-bit level and it should, therefore, be verified prior to the driver selection. The tiny op amp AD8021, which combines ultralow noise and a high gain bandwidth, meets this settling time requirement even when used with high gain up to 13. 70 60 50 CMRR – dB R = 100 –85 • The noise generated by the driver amplifier needs to be kept as low as possible in order to preserve the SNR and transition noise performance of the AD7664. The noise coming from the driver is filtered by the AD7664 analog input circuit onepole low-pass filter made by R1 and C2 or the external filter, if any is used. The SNR degradation due to the amplifier is: 40 30 20 10 0 1k 100k 10k FREQUENCY – Hz 1M SNRLOSS Figure 7. Analog Input CMRR vs. Frequency During the acquisition phase, the impedance of the analog input IN can be modeled as a parallel combination of capacitor C1 and the network formed by the series connection of R1 and C2. Capacitor C1 is primarily the pin capacitance. The resistor R1 is typically 140 Ω and is a lumped component made up of some serial resistors and the on resistance of the switches. The capacitor C2 is typically 60 pF and is mainly the ADC sampling capacitor. During the conversion phase, where the switches are opened, the input impedance is limited to C1. The R1, C2 makes a one-pole low-pass filter that reduces the undesirable aliasing effect and limits the noise. where: f–3 dB is the –3 dB input bandwidth in MHz of the AD7664 (18 MHz) or the cutoff frequency of the input filter, if any used. When the source impedance of the driving circuit is low, the AD7664 can be driven directly. Large source impedances will REV. E 28 = 20 log π 2 784 + f –3dB (NeN ) 2 –13– N is the noise gain of the amplifier (1, if in buffer configuration). eN is the equivalent input noise voltage of the op amp in nV/√Hz. AD7664 For instance, in a driver like the AD8021, with an equivalent input noise of 2 nV/√Hz and configured as a buffer, thus with a noise gain of 1, the SNR degrades by 0.58 dB. (DVDD) can be supplied through a simple RC filter from the analog supply as shown in Figure 5. The AD7664 is independent of power supply sequencing and thus free from supply voltage induced latch-up. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 9. • The driver needs to have a THD performance suitable to that of the AD7664. TPC 12 gives the THD versus frequency that the driver should preferably exceed. POWER DISSIPATION VERSUS THROUGHPUT The AD8021 meets these requirements and is usually appropriate for almost all applications. The AD8021 needs an external compensation capacitor of 10 pF. This capacitor should have good linearity as an NPO ceramic or mica type. The AD8022 could also be used where a dual version is needed and a gain of 1 is used. The AD829 is another alternative where high frequency (above 100 kHz) performance is not required. In a gain of 1, it requires an 82 pF compensation capacitor. The AD8610 is another option where low bias current is needed in low frequency applications. Operating currents are very low during the acquisition phase, which allows significant power savings when the conversion rate is reduced, as shown in Figure 10. This power saving depends on the mode used. In Impulse Mode, the AD7664 automatically reduces its power consumption at the end of each conversion phase. This feature makes the AD7664 ideal for very low power batteryoperated applications. It should be noted that the digital interface remains active even during the acquisition phase. To reduce the operating digital supply currents even further, the digital inputs need to be driven close to the power supply rails (i.e., DVDD or DGND for all inputs except EXT/INT, INVSYNC, INVSCLK, RDC/SDIN, and OVDD or OGND for these last four inputs). Voltage Reference Input The AD7664 uses an external 2.5 V voltage reference. –50 –55 –60 PSRR – dB The voltage reference input REF of the AD7664 has a dynamic input impedance; it should, therefore, be driven by a low impedance source with an efficient decoupling between REF and REFGND inputs. This decoupling depends on the choice of the voltage reference, but usually consists of a 1 µF ceramic capacitor and a low ESR tantalum capacitor connected to the REF and REFGND inputs with minimum parasitic inductance. 47 µF is an appropriate value for the tantalum capacitor when used with one of the recommended reference voltages: –65 –70 • The low noise, low temperature drift ADR421 and AD780 voltage references –75 • The low power ADR291 voltage reference –80 1 10 • The low cost AD1582 voltage reference 100 1000 INPUT FREQUENCY – kHz Care should also be taken with the reference temperature coefficient of the voltage reference that directly affects the full-scale accuracy, if this parameter matters. For instance, a ± 15 ppm/°C tempco of the reference changes the full scale by ± 1 LSB/°C. VREF , as mentioned in the specification table, could be increased to AVDD – 1.85 V. The benefit here is the increased SNR obtained as a result of this increase. Since the input range is defined in terms of VREF, this would essentially increase the range to make it a 0 V to 3 V input range with an AVDD above 4.85 V. The theoretical improvement as a result of this increase in reference is 1.58 dB (20 log [3/2.5]). Due to the theoretical quantization noise, however, the observed improvement is approximately 1 dB. The AD780 can be selected with a 3 V reference voltage. Power Supply The AD7664 uses three sets of power supply pins: an analog 5 V supply AVDD, a digital 5 V core supply DVDD, and a digital input/output interface supply OVDD. The OVDD supply allows direct interface with any logic working between 2.7 V and 5.25 V. To reduce the number of supplies needed, the digital core –14– Figure 9. PSRR vs. Frequency 100k WARP/NORMAL 10k POWER DISSIPATION – W For applications using multiple AD7664s, it is more effective to buffer the reference voltage with a low noise, very stable op amp like the AD8031. 1k 100 IMPULSE 10 1 0.1 0.1 1 10 100 1k 10k SAMPLING RATE – SPS 100k 1M Figure 10. Power Dissipation vs. Sample Rate REV. E AD7664 CONVERSION CONTROL DIGITAL INTERFACE Figure 11 shows the detailed timing diagrams of the conversion process. The AD7664 is controlled by the signal CNVST, which initiates conversion. Once initiated, it cannot be restarted or aborted, even by the power-down input PD, until the conversion is complete. The CNVST signal operates independently of CS and RD signals. The AD7664 has a versatile digital interface; it can be interfaced with the host system by using either a serial or parallel interface. The serial interface is multiplexed on the parallel databus. The AD7664 digital interface also accommodates both 3 V or 5 V logic by simply connecting the OVDD supply pin of the AD7664 to the host system interface digital supply. Finally, by using the OB/2C input pin, either twos complement or straight binary coding can be used. t2 t1 The two signals CS and RD control the interface. CS and RD have a similar effect, because they are OR’d together internally. When at least one of these signals is HIGH, the interface outputs are in high impedance. Usually, CS allows the selection of each AD7664 in multicircuit applications and is held LOW in a single AD7664 design. RD is generally used to enable the conversion result on the databus. CNVST BUSY t4 t3 t6 t5 MODE CS = RD = 0 ACQUIRE CONVERT ACQUIRE t7 t8 CONVERT t1 CNVST Figure 11. Basic Conversion Timing In Impulse Mode, conversions can be automatically initiated. If CNVST is held LOW when BUSY is LOW, the AD7664 controls the acquisition phase and then automatically initiates a new conversion. By keeping CNVST LOW, the AD7664 keeps the conversion process running by itself. It should be noted that the analog input has to be settled when BUSY goes LOW. Also, at power-up, CNVST should be brought LOW once to initiate the conversion process. In this mode, the AD7664 could sometimes run slightly faster then the guaranteed limits in the Impulse Mode of 444 kSPS. This feature does not exist in Warp or Normal Modes. t9 RESET BUSY t 10 BUSY t4 t3 DATA BUS t 11 PREVIOUS CONVERSION DATA NEW DATA Figure 13. Master Parallel Data Timing for Reading (Continuous Read) PARALLEL INTERFACE The AD7664 is configured to use the parallel interface when the SER/PAR is held LOW. The data can be read either after each conversion, which is during the next acquisition phase, or during the following conversion as shown, respectively, in Figures 14 and 15. When the data is read during the conversion, however, it is recommended that it be read-only during the first half of the conversion phase. This avoids any potential feedthrough between voltage transients on the digital interface and the most critical analog conversion circuitry. DATABUS CS t8 RD CNVST Figure 12. RESET Timing Although CNVST is a digital signal, it should be designed with special care with fast, clean edges, and levels with minimum overshoot and undershoot or ringing. BUSY It is a good thing to shield the CNVST trace with ground and also to add a low value serial resistor (i.e., 50 Ω) termination close to the output of the component that drives this line. t 12 For applications where the SNR is critical, the CNVST signal should have a very low jitter. This may be achieved by using a dedicated oscillator for CNVST generation or, at least, to clock it with a high frequency, low jitter clock as shown in Figure 5. REV. E CURRENT CONVERSION DATABUS t 13 Figure 14. Slave Parallel Data Timing for Reading (Read after Convert) –15– AD7664 SERIAL INTERFACE CS = 0 The AD7664 is configured to use the serial interface when the SER/PAR is held HIGH. The AD7664 outputs 16 bits of data, MSB first, on the SDOUT pin. This data is synchronized with the 16 clock pulses provided on the SCLK pin. The output data is valid on both the rising and falling edge of the data clock. t1 CNVST, RD BUSY t4 MASTER SERIAL INTERFACE Internal Clock t3 The AD7664 is configured to generate and provide the serial data clock SCLK when the EXT/INT pin is held LOW. The AD7664 also generates a SYNC signal to indicate to the host when the serial data is valid. The serial clock SCLK and the SYNC signal can be inverted, if desired. Depending on RDC/SDIN input, the data can be read after each conversion or during the following conversion. Figures 16 and 17 show the detailed timing diagrams of these two modes. PREVIOUS CONVERSION DATABUS t 12 t 13 Figure 15. Slave Parallel Data Timing for Reading (Read during Convert) EXT/INT = 0 CS, RD RDC/SDIN = 0 INVSCLK = INVSYNC = 0 t3 CNVST t 28 BUSY t 30 t 29 t 25 SYNC t 14 t 18 t 19 t 20 SCLK t 24 t 21 1 2 3 D15 D14 14 15 t 26 16 t 15 t 27 SDOUT X t 16 D2 D1 D0 t 23 t 22 Figure 16. Master Serial Data Timing for Reading (Read after Convert) EXT/INT = 0 RDC/SDIN = 1 INVSCLK = INVSYNC = 0 CS, RD t1 CNVST t3 BUSY t 17 t 25 SYNC t 14 t 19 t 20 t 21 t 15 SCLK 1 t 24 2 3 14 15 t 26 16 t 18 t 27 SDOUT X t 16 t 22 D15 D14 D2 D1 D0 t 23 Figure 17. Master Serial Data Timing for Reading (Read Previous Conversion during Convert) –16– REV. E AD7664 CS EXT/INT = 1 RD = 0 INVSCLK = 0 BUSY t 35 t 36 t 37 SCLK 1 2 t 31 3 14 15 16 17 18 t 32 X SDOUT t 16 D15 D14 D13 D1 D0 X15 X14 X14 X13 X1 X0 Y15 Y14 t 34 SDIN X15 t 33 Figure 18. Slave Serial Data Timing for Reading (Read after Convert) Because the AD7664 is used with a fast throughput, the Master Read During Conversion Mode is the most often recommended Serial Mode, when it can be used. In this mode, the serial clock and data toggle at appropriate instants that minimize potential feedthrough between digital activity and the critical conversion decisions. while both CS and RD are LOW. The data is shifted out, MSB first, with 16 clock pulses and is valid on both the rising and falling edge of the clock. In Read-after-Conversion Mode, it should be noted that, unlike in other modes, the signal BUSY returns LOW after the 16 data bits are pulsed out and not at the end of the conversion phase, which results in a longer BUSY width. Another advantage is the ability to read the data at any speed up to 40 MHz, which accommodates both slow digital host interface and the fastest serial reading. SLAVE SERIAL INTERFACE External Clock The AD7664 is configured to accept an externally supplied serial data clock on the SCLK pin when the EXT/INT pin is held HIGH. In this mode, several methods can be used to read the data. The external serial clock is gated by CS. When CS and RD are both LOW, the data can be read after each conversion or during the following conversion. The external clock can be either a continuous or discontinuous clock. A discontinuous clock can be either normally HIGH or normally LOW, when inactive. Figures 18 and 20 show the detailed timing diagrams of these methods. Among the advantages of this method, the conversion performance is not degraded, because there are no voltage transients on the digital interface during the conversion process. Finally, in this mode only, the AD7664 provides a daisy-chain feature using the RDC/SDIN input pin for cascading multiple converters together. This feature is useful for reducing component count and wiring connections when desired as, for instance, in isolated multiconverter applications. An example of the concatenation of two devices is shown in Figure 19. Simultaneous sampling is possible by using a common CNVST signal. It should be noted that the RDC/SDIN input is latched on the edge of SCLK opposite to the one used to shift out the data on SDOUT. Therefore, the MSB of the upstream converter just follows the LSB of the downstream converter on the next SCLK cycle. BUSY OUT While the AD7664 is performing a bit decision, it is important that voltage transients not occur on digital input/output pins or degradation of the conversion result could occur. This is particularly important during the second half of the conversion phase, because the AD7664 provides error correction circuitry that can correct for an improper bit decision made during the first half of the conversion phase. For this reason, it is recommended that when an external clock is being provided, it is a discontinuous clock that is toggling only when BUSY is LOW or, more importantly, that it does not transition during the latter half of BUSY HIGH. BUSY BUSY AD7664 AD7664 #2 (UPSTREAM) #1 (DOWNSTREAM) RDC/SDIN SDOUT RDC/SDIN SDOUT CNVST CNVST CS CS SCLK SCLK DATA OUT External Discontinuous Clock Data Read after Conversion Though the maximum throughput cannot be achieved using this mode, it is the most often recommended of the serial Slave Modes. Figure 18 shows the detailed timing diagrams of this method. After a conversion is complete, indicated by BUSY returning LOW, the result of this conversion can be read REV. E SCLK IN CS IN CNVST IN Figure 19. Two AD7664s in a Daisy-Chain Configuration –17– AD7664 EXT/INT = 1 CS RD = 0 INVSCLK = 0 CNVST BUSY t3 t 35 t 36 t 37 SCLK 1 2 t 31 14 15 16 t 32 X SDOUT 3 D15 D14 D1 D13 D0 t 16 Figure 20. Slave Serial Data Timing for Reading (Read Previous Conversion during Convert) External Clock Data Read during Conversion SPI Interface (ADSP-219x) Figure 20 shows the detailed timing diagram of this method. During a conversion, while both CS and RD are LOW, the result of the previous conversion can be read. The data is shifted out MSB first with 16 clock pulses, and is valid on both the rising and falling edge of the clock. The 16 bits have to be read before the current conversion is complete; otherwise, RDERROR is pulsed HIGH and can be used to interrupt the host interface to prevent incomplete data reading. There is no daisy-chain feature in this mode and RDC/SDIN input should always be tied either HIGH or LOW. Figure 21 shows an interface diagram between the AD7664 and an SPI-equipped ADSP-219x. To accommodate the slower speed of the DSP, the AD7664 acts as a slave device and data must be read after conversion. This mode also allows the daisy-chain feature. The convert command can be initiated in response to an internal timer interrupt. The reading process can be initiated in response to the end-of-conversion signal (BUSY going LOW) using an interrupt line of the DSP. The serial interface (SPI) on the ADSP-219x is configured for master mode— (MSTR) = 1, Clock Polarity bit (CPOL) = 0, Clock Phase bit (CPHA) = 1, and SPI Interrupt Enable (TIMOD) = 00— by writing to the SPI control register (SPICLTx). To meet all timing requirements, the SPI clock should be limited to 17 Mbps, which allows it to read an ADC result in less than 1 µs. When a higher sampling rate is desired, use of one of the parallel interface modes is recommended. To reduce performance degradation due to digital activity, a fast discontinuous clock of at least 18 MHz when in Impulse Mode, 25 MHz when in Normal Mode, or 40 MHz when in Warp Mode is recommended to ensure that all the bits are read during the first half of the conversion phase. It is also possible to begin to read the data after conversion and continue to read the last bits even after a new conversion has been initiated. That allows the use of a slower clock speed such as 14 MHz in Impulse Mode, 18 MHz in Normal Mode, and 25 MHz in Warp Mode. DVDD AD7664* ADSP-219x* SER/PAR MICROPROCESSOR INTERFACING EXT/INT The AD7664 is ideally suited for traditional dc measurement applications supporting a microprocessor and ac signal processing applications interfacing to a digital signal processor. The AD7664 is designed to interface either with a parallel 8-bit or 16-bit wide interface, or with a general-purpose serial port or I/O ports on a microcontroller. A variety of external buffers can be used with the AD7664 to prevent digital noise from coupling into the ADC. The following section discusses the use of an AD7664 with an ADSP-219x SPI equipped DSP. –18– BUSY CS RD SDOUT INVSCLK SCLK CNVST PFx SPIxSEL (PFx) MISOx SCKx PFx or TFSx *ADDITIONAL PINS OMITTED FOR CLARITY Figure 21. Interfacing the AD7664 to an SPI Interface REV. E AD7664 APPLICATION HINTS Bipolar and Wider Input Ranges In some applications, it is desired to use a bipolar or wider analog input range like, for instance, ± 10 V, ± 5 V, or 0 V to 5 V. Although the AD7664 has only one unipolar range, by simple modifications of the input driver circuitry, bipolar and wider input ranges can be used without any performance degradation. Figure 22 shows a connection diagram that allows this. Component values required and resulting full-scale ranges are shown in Table III. For applications where accurate gain and offset are desired, they can be calibrated by acquiring a ground and a voltage reference using an analog multiplexer, U2, as shown for bipolar input ranges in Figure 22. R1 R2 ANALOG INPUT 5 U1 IN 10nF AD7664 U2 R3 R4 100nF INGND REF 2.5V REF CREF 1F REFGND Figure 22. Using the AD7664 in 16-Bit Bipolar and/or Wider Input Ranges Table III. Component Values and Input Ranges Input Range R1 (k) R2 (k) R3 (k) R4 (k) ± 10 V ±5 V 0 V to –5 V 1 1 1 8 4 2 10 10 None 8 6.67 0 Layout The AD7664 has very good immunity to noise on the power supplies, as can be seen in Figure 9. However, care should still be taken with regard to grounding layout. The printed circuit board that houses the AD7664 should be designed so that the analog and digital sections are separated and confined to certain areas of the board. This facilitates the use of ground planes that can be easily separated. Digital and analog ground planes should be joined in only one place, preferably underneath the AD7664, or, at least, as close as possible to the AD7664. If the AD7664 is in a system where multiple devices require analog-to-digital ground connections, the connection should still be made at one point only, a star ground point that should be established as close as possible to the AD7664. REV. E It is recommended to avoid running digital lines under the device, because these couple noise onto the die. The analog ground plane should be allowed to run under the AD7664 to avoid noise coupling. Fast switching signals like CNVST or clocks should be shielded with digital ground to avoid radiating noise to other sections of the board and should never run near analog signal paths. Crossover of digital and analog signals should be avoided. Traces on different but close layers of the board should run at right angles to each other. This reduces the effect of feedthrough through the board. The power supplies’ lines to the AD7664 should use as large a trace as possible to provide low impedance paths and reduce the effect of glitches on the power supplies’ lines. Good decoupling is also important to lower the supplies’ impedance presented to the AD7664 and to reduce the magnitude of the supply spikes. Decoupling ceramic capacitors, typically 100 nF, should be placed on each power supply’s pins AVDD, DVDD, and OVDD close to, and ideally right up against, these pins and their corresponding ground pins. Additionally, low ESR 10 µF capacitors should be located in the vicinity of the ADC to further reduce low frequency ripple. The DVDD supply of the AD7664 can be either a separate supply or come from the analog supply AVDD or the digital interface supply OVDD. When the system digital supply is noisy, or fast switching digital signals are present, it is recommended that, if no separate supply is available, to connect the DVDD digital supply to the analog supply, AVDD, through an RC filter, as shown in Figure 5, and to connect the system supply to the interface digital supply, OVDD, and the remaining digital circuitry. When DVDD is powered from the system supply, it is useful to insert a bead to further reduce high frequency spikes. The AD7664 has five different ground pins: INGND, REFGND, AGND, DGND, and OGND. INGND is used to sense the analog input signal. REFGND senses the reference, voltage and should be a low impedance return to the reference because it carries pulsed currents. AGND is the ground to which most internal ADC analog signals are referenced. This ground must be connected with the least resistance to the analog ground plane. DGND must be tied to the analog or digital ground plane, depending on the configuration. OGND is connected to the digital system ground. Evaluating the AD7664 Performance A recommended layout for the AD7664 is outlined in the EVAL-AD7664 evaluation board for the AD7664. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-CONTROL-BRD2. –19– AD7664 OUTLINE DIMENSIONS 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48) Dimensions shown in millimeters 0.75 0.60 0.45 9.00 BSC SQ 1.60 MAX 37 48 36 1 10 6 2 1.45 1.40 1.35 0.15 0.05 PIN 1 SEATING PLANE (PINS DOWN) 7 3.5 0 0.08 MAX COPLANARITY SEATING PLANE 7.00 BSC SQ TOP VIEW 0.20 0.09 VIEW A 25 12 13 24 0.27 0.22 0.17 0.50 BSC VIEW A ROTATED 90 CCW COMPLIANT TO JEDEC STANDARDS MS-026BBC 48-Lead Lead Frame Chip Scale Package [LFCSP] 7 x7 mm Body (CP-48) Dimensions shown in millimeters 7.00 BSC SQ 0.60 MAX 0.60 MAX 37 36 PIN 1 INDICATOR 6.75 BSC SQ TOP VIEW 12 MAX 1 25 24 5.25 5.10 SQ 4.95 12 13 0.25 MIN 5.50 REF 0.80 MAX 0.65 TYP 0.50 BSC SEATING PLANE PIN 1 INDICATOR 48 BOTTOM VIEW 0.50 0.40 0.30 1.00 0.85 0.80 0.30 0.23 0.18 0.05 MAX 0.02 NOM COPLANARITY 0.08 0.20 REF COMPLIANT TO JEDEC STANDARDS MO-220-VKKD-2 –20– REV. E AD7664 Revision History Location Page 1/04—Data Sheet changed from REV. D to REV. E. Changes to title . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Changes to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 10/03—Data Sheet changed from REV. C to REV. D. Changes to title . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Added PulSAR Selection table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Changes to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Changes to GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Changes to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Changes to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Added new TPC 2, 3, and 13 and renumbered successive TPCs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Changes to Circuit Information section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Changes to Driver Amplifier Choice section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Replaced MICROPROCESSOR INTERFACING section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Deleted Figure 22 and renumbered successive figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Changes to Table III . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Added CP-48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Updated OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 11/01—Data Sheet changed from REV. B to REV. C. Edits to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edits to SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Edits to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 TPC 12 replaced with new data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Edits to Voltage Reference Input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Edits to OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 8/01 Revision History continued on next page REV. E –21– AD7664 Revision History Location Page 8/01—Data Sheet changed from REV. A to REV. B. Edit to FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edit to PRODUCT HIGHLIGHTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Edit to SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 Edit to Timing Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Edit to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Edit to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 Edit to PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Edits to TPC 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Edits to TPCs 7, 10 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Edit to Figure 5 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Edit to Driver Amplifier Choice section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Edit to Figure 8 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Edit to CONVERSION CONTROL section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Edit to Voltage Reference Input section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 Edit to External Clock section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Edit to Figure 18 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Edit to Figure 20 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 Edits to Bipolar and Wider Input Range section . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Edits to Figure 23 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 Edit to Table II . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 –22– REV. E –23– –24– C02046–0–1/04(E)