PRELIMINARY DS1672 Low Voltage Serial Timekeeping Chip PIN ASSIGNMENT FEATURES 32-bit counter 2-wire serial interface Automatic power-fail detect and switch circuitry Power-fail reset output Low-voltage oscillator operation (1.3V min.) Trickle charge capability X1 1 8 VCC X2 2 7 RST VBACKUP 3 6 SCL GND 4 5 SDA PIN DESCRIPTION ORDERING INFORMATION DS1672X-X 2 2.0V operation 3 3.0V operation 33 3.3V operation blank S U VCC, VBACKUP GND X1, X2 SCL SDA RST - Power Supply Inputs - Ground - 32.768 kHz crystal pins - Serial clock - Serial data - Reset output 8-pin DIP 8-pin SOIC 8-pin µSOP DESCRIPTION The DS1672 incorporates a 32-bit counter and power monitoring functions. The 32-bit counter is designed to count seconds and can be used to derive time of day, week, month, month, and year by using a software algorithm. A precision temperature-compensated reference and comparator circuit monitors the status of VCC. When an out-of-tolerance condition occurs, an internal power-fail signal is generated which forces the reset to the active state. When VCC returns to an in-tolerance condition, the reset signal is kept in the active state for 250 ms to allow the power supply and processor to stabilize. OPERATION The block diagram in Figure 1 shows the main elements of the DS1672. As shown, communications to and from the DS1672 occur serially over a 2-wire bi-directional bus. The DS1672 operates as a slave device on the serial bus. Access is obtained by implementing a START condition and providing a device identification code followed by a register address. Subsequent registers can be accessed sequentially until a STOP condition is executed. 1 of 13 082800 DS1672 DS1672 BLOCK DIAGRAM Figure 1 X1 X2 32-BIT COUNTER (4 BYTES) OSCILLATOR AND DIVIDER CONTROL TRICKLE CHARGER VCC VBACKUP GND POWER CONTROL CONTROL LOGIC SERIAL BUS INTERFACE ADDRESS REGISTER RST SCL SDA ADDRESS MAP The counter is accessed by reading or writing the first 4 bytes of the DS1672 (00h - 03h). The control register and trickle charger are accessed by reading or writing the appropriate register bytes as illustrated in Figure 2. If the master continues to send or request more data after the address pointer has reached 05h, the address pointer will wrap around to location 00h. DS1672 REGISTERS Figure 2 Address 00h B7 B6 B5 B4 B3 B2 B1 B0 TCS TCS TCS DS DS RS RS 01h 02h 03h 04h 05h EOSC TCS Function Counter Byte 1 Counter Byte 2 Counter Byte 3 Counter Byte 4 Control Trickle Charger DATA RETENTION MODE The device is fully accessible and data can be written and ready only when VCC is greater than VPF. However, when VCC falls below VPF, (point at which write protection occurs) the internal clock registers are blocked from any access. If VPF is less than VBACKUP, the device power is switched from VCC to VBACKUP when VCC drops below VPF. If VPF is greater than VBACKUP, the device power is switched from VCC to VBACKUP when VCC drops below VBACKUP. The registers are maintained from the VBACKUP source until VCC is returned to nominal levels. 2 of 13 DS1672 OSCILLATOR CONTROL The EOSC bit (bit 7 of the control register) controls the oscillator when in back-up mode. This bit when set to logic 0 will start the oscillator. When this bit is set to a logic 1, the oscillator is stopped and the DS1672 is placed into a low-power standby mode with a current drain of less than 200 nanoamps when in back-up mode. When the DS1672 is powered by VCC, the oscillator is always on regardless of the status of the EOSC bit; however, the counter is incremented only when EOSC is a logic 0. CRYSTAL SELECTION A standard 32.768 kHz quartz crystal should be directly connected to the X1 and X2 oscillator pins. The crystal selected for use should have a specified load capacitance (CL) of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, “Crystal Considerations with Dallas Real Time Clocks.” MICROPROCESSOR MONITOR A temperature-compensated comparator circuit monitors the level of VCC. When VCC falls to the powerfail trip point, the RST signal (open drain) is pulled active. When VCC returns to nominal levels, the RST signal is kept in the active state for 250 ms (typically) to allow the power supply and microprocessor to stabilize. Note, however, that if the EOSC bit is set to a logic 1 (to disable the oscillator during write protection), the reset signal will be kept in an active state for 250 ms plus the start-up time of the oscillator. TRICKLE CHARGER The trickle charger is controlled by the trickle charge register. The simplified schematic of Figure 3 shows the basic components of the trickle charger. The trickle charge select (TCS) bit (bits 4-7) controls the selection of the trickle charger. In order to prevent accidental enabling, only a pattern on 1010 will enable the trickle charger. All other patterns will disable the trickle charger. The DS1672 powers up with the trickle charger disabled. The diode select (DS) bits (bits 2-3) select whether or not a diode is connected between VCC and VBACKUP. If DS is 01, no diode is selected or if DS is 10, a diode is selected. The RS bits (bits 0-1) select whether a resistor is connected between VCC and VBACKUP and what the value of the resistor is. The resistor selected by the resistor select (RS) bits and the diode selected by the diode select (DS) bits are as follows: TCS X X X 1 1 1 1 1 1 TCS X X X 0 0 0 0 0 0 TCS X X X 1 1 1 1 1 1 TCS X X X 0 0 0 0 0 0 DS 0 1 X 0 1 0 1 0 1 DS 0 1 X 1 0 1 0 1 0 RS X X 0 0 0 1 1 1 1 RS X X 0 1 1 0 0 1 1 3 of 13 Function Disabled Disabled Disabled No diode, 100Ω resistor One diode, 100Ω resistor No diode, 2 kΩ resistor One diode, 2 kΩ resistor No diode, 4 kΩ resistor One diode, 4 kΩ resistor DS1672 Diode and resistor selection is determined by the user according to the maximum current desired for battery or super cap charging. The maximum charging current can be calculated as illustrated in the following example. Assume that a system power supply of 3 volt is applied to VCC and a super cap is connected to VBACKUP. Also assume that the trickle charger has been enabled with a diode and resistor R2 between VCC and VBACKUP. The maximum current Imax would therefore be calculated as follows: Imax = (3.0V – diode drop) / R2 ~ (3.0V – 0.7V) / 2 kΩ ~ 1.2 mA Obviously, as the super cap changes, the voltage drop between VCC and VBACKUP will decrease and therefore the charge current will decrease. DS1672 PROGRAMMABLE TRICKLE CHARGER Figure 3 R1 100Ω VCC VBACKUP R2 2kΩ Ω R3 4kΩ 1 OF 16 SELECT 1 OF 2 SELECT NOTE: ONLY 1010 ENABLES TCS BIT 7 TCS BIT 6 TCS BIT 5 TCS BIT 4 DS DS BIT 3 BIT 2 1 OF 3 SELECT RS BIT 1 TRICKLE CHARGE REGISTER 4 of 13 RS BIT 0 TCS = TRICKLE CHARGER SELECT DS = DIODE SELECT RS = RESISTOR SELECT DS1672 2-WIRE SERIAL DATA BUS The DS1672 supports a bi-directional 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a “master." The devices that are controlled by the master are “slaves.” The bus must be controlled by a master device which generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The DS1672 operates as a slave on the 2-wire bus. Connections to the bus are made via the open-drain I/O lines SDA and SCL. The following bus protocol has been defined (see Figure 4). Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high will be interpreted as control signals. Accordingly, the following bus conditions have been defined: Bus not busy: Both data and clock lines remain HIGH. Start data transfer: A change in the state of the data line from high to low, while the clock line is high, defines a START condition. Stop data transfer: A change in the state of the data line from low to high, while the clock line is high, defines a STOP condition. Data valid: The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the high period of the clock signal. The data on the line must be changed during the low period of the clock signal. There is one clock pulse per bit of data. Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between the START and the STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit. Acknowledge: Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit. A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition. 5 of 13 DS1672 DATA TRANSFER ON 2-WIRE SERIAL BUS Figure 4 SDA MSB slave address R/W direction bit acknowledgement signal from receiver acknowledgement signal from receiver SCL 1 2 6 7 8 9 1 2 3-8 ACK START CONDITION 8 9 ACK repeated if more bytes are transferred STOP CONDITION OR REPEATED START CONDITION Figures 5 and 6 detail how data transfer is accomplished on the 2-wire bus. Depending upon the state of the R/ W bit, two types of data transfer are possible: 1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. 2. Data transfer from a slave transmitter to a master receiver. The first byte (the slave address) is transmitted by the master. The slave then returns an acknowledge bit. Next follows a number of data bytes transmitted by the slave to the master. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a ‘not acknowledge’ is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus will not be released. The DS1672 may operate in the following two modes: 1. Slave receiver mode (DS1672 write mode): Serial data and clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The address byte is the first byte received after the START condition is generated by the master. The address byte contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit (R/ W ), which for a write is a 0. After receiving and decoding the address byte the DS1672 outputs an acknowledge on the SDA line. After the DS1672 acknowledges the slave address + write bit, the master transmits a register address to the DS1672. This will set the register pointer on the DS1672. The master will then begin transmitting each byte of data with the DS1672 acknowledging each byte received. The master will generate a STOP condition to terminate the data write. 2. Slave transmitter mode (DS1672 read mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted on SDA by the DS1672 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit. The address byte is the first byte received after the START condition is generated by the master. The address byte contains the 7-bit DS1672 address, which is 1101000, followed by the direction bit 6 of 13 DS1672 (R/ W ), which for a read is a 1. After receiving and decoding the address byte the DS1672 inputs an Acknowledge on the SDA line. The DS1672 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The DS1672 must receive a not acknowledge to end a read. DATA WRITE – SLAVE RECEIVER MODE Figure 5 DATA READ – SLAVE TRANSMITTER MODE Figure 6 7 of 13 DS1672 ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature -0.3V to +6.0V -40°C to +85°C -55°C to +125°C See J-STD-020A specification * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability. RECOMMENDED DC OPERATING CONDITIONS PARAMETER Supply Voltage (DS1672-33) (DS1672-3) (DS1672-2) Logic 1 Logic 0 Backup Supply Voltage SYMBOL VCC VCC VCC VIH VIL VBACKUP MIN 2.97 2.7 1.8 0.7VCC -0.5 1.3 DC ELECTRICAL CHARACTERISTICS DS1672-33 PARAMETER Active Supply Current Standby Current Power-Fail Voltage SYMBOL ICCA ICCS VPF SYMBOL ICCA ICCS VPF TYP 2.80 2.88 SYMBOL ICCA ICCS VPF MIN TYP 2.5 2.6 SYMBOL IOSC IBACKUP NOTES 1 1 1 1 1 1 MAX 2 500 2.97 UNITS mA µA V NOTES 7 8 1 MAX 2 500 2.7 UNITS mA µA V NOTES 7 9 1 (-40°C to +85°C; VCC = 1.8 to 2.2V) MIN TYP 1.6 1.7 DC ELECTRICAL CHARACTERISTICS PARAMETER Timekeeping Current Backup Standby Current (Oscillator Off) UNITS V V V V V V (-40°C to +85°C; VCC = 2.7 to 3.3V) DC ELECTRICAL CHARACTERISTICS DS1672-2 PARAMETER Active Supply Current Standby Current Power-Fail Voltage (-40°C to +85°C) MAX 3.63 3.3 2.2 VCC + 0.5 0.3VCC 3.6 (-40°C to +85°C; VCC = 2.97 to 3.63V) MIN DC ELECTRICAL CHARACTERISTICS DS1672-3 PARAMETER Active Supply Current Standby Current Power-Fail Voltage TYP 3.3 3.0 2.0 MAX 2 500 1.8 UNITS mA µA V NOTES 7 10 1 (-40°C to +85°C; VCC < VPF) MIN 8 of 13 TYP MAX 1 200 UNITS µA nA NOTES 12 13 DS1672 AC ELECTRICAL CHARACTERISTICS PARAMETER SCL Clock Frequency SYMBOL fSCL MIN 100 TYP Standard Mode Bus Free Time Between a STOP and START Condition Hold Time (Repeated) START Condition LOW Period of SCL Clock HIGH Period of SCL Clock Set-up Time for a Repeated START Condition Data Hold Time tHD:DAT Data Set-up Time tSU:DAT Rise Time of Both SDA and SCL Signals Fall Time of Both SDA and SCL Signals Set-up Time for STOP Condition Capacitive Load for each Bus Line I/O Capacitance CONDITION Fast Mode (-40°C to +85°C; VCC > VPF) tBUF tHD:STA tLOW tHIGH tSU:STA tR tF Fast Mode 1.3 Standard Mode 4.7 Fast Mode 0.6 Standard Mode 4.0 Fast Mode Standard Mode Fast Mode Standard Mode Fast Mode 1.3 4.7 0.6 4.0 0.6 Standard Mode 4.7 µs 2 µs µs µs 300 Standard Mode 1000 Fast Mode Standard Mode NOTES µs Fast Mode 0 Standard Mode 0 Fast Mode 100 Standard Mode 250 Fast Mode 20 + 0.1CB Fast Mode UNITS kHz 100 0.9 20 + 0.1CB 300 Standard Mode tSU:STO MAX 400 µs 3, 4 µs 11 ns 5 ns 5 300 µs 0.6 4.0 CB 400 CI/O 10 9 of 13 pF pF 5 DS1672 Timing Diagram Figure 7 SDA tBUF tLOW tF tHD:STA SCL tHD:STA tSU:STA tHD:DAT STOP tHIGH tSU:DAT START tSU:STO REPEATED START POWER-UP/DOWN TIMING Figure 8 VCC VPF(max) VPF(min) tF tR tPD tRPU tRPD RST INPUTS RECOGNIZED DON'T CARE RECOGNIZED HIGH-Z OUTPUTS VALID VALID 10 of 13 DS1672 POWER-UP DOWN CHARACTERISTICS PARAMETER VCC Detect to RST (VCC Falling) VCC Detect to RST (VCC Rising) VCC Fall Time; VPF(MAX) to VPF(MIN) VCC Rise Time; VPF(MIN) to VPF(MAX) SYMBOL tRPD tRPU tF tR (-40°C to +85°C) MIN TYP MAX 10 250 300 0 UNITS µs ms NOTES 6 µs µs WARNING: Under no circumstances are negative undershoots, of any amplitude, allowed when device is in write protection. NOTES: 1. All voltages are referenced to ground. 2. After this period, the first clock pulse is generated. 3. A device must internally provide a hold time of at least 300 ns for the SDA signal (referenced to the VIHMIN of the SCL signal) in order to bridge the undefined region of the falling edge of SCL. 4. The maximum tHD:DAT has only to be met if the device does not stretch the LOW period (tLOW) of the SCL signal. 5. CB - total capacitance of one bus line in pF. 6. If the EOSC bit in the Control Register is set to logic 1, tRPU is equal to 250 ms plus the start-up time of the crystal oscillator. 7. ICCA specified with SCL clocking at max frequency (400 kHz). 8. ICCS specified with VCC = 3.3V and SDA, SCL=3.3V. 9. ICCS specified with VCC = 3.0V and SDA, SCL=3.0V. 10. ICCS specified with VCC = 2.0V and SDA, SCL=2.0V. 11. A fast mode device can be used in a standard mode system, but the requirement tSU:DAT >= to 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line tR max + tSU:DAT = 1000+250 = 1250 ns before the SCL line is released. 12. IOSC specified with VCC = 0V, VBACKUP =3.6V and oscillator enabled. 13. IBACKUP specified with VCC = 0V, VBACKUP =3.6V and oscillator disabled. 11 of 13 DS1672 8-PIN DIP PKG DIM A IN. MM B IN. MM C IN. MM D IN. MM E IN. MM F IN. MM G IN. MM H IN. MM J IN. MM K IN. MM 12 of 13 8-PIN MIN MAX 0.360 0.400 9.14 10.16 0.240 0.260 6.10 6.60 0.120 0.140 3.05 3.56 0.300 0.325 7.62 8.26 0.015 0.040 0.38 1.02 0.120 0.140 3.04 3.56 0.090 0.110 2.29 2.79 0.320 0.370 8.13 9.40 0.008 0.012 0.20 0.30 0.015 0.021 0.38 0.53 DS1672 8-PIN SOIC (150-MIL) PKG DIM A IN. MM B IN. MM C IN. MM E IN. MM F IN. MM G IN. MM H IN. MM J IN. MM K IN. MM L IN. MM phi 13 of 13 8-PIN (150-MIL) MIN MAX 0.188 0.196 4.78 4.98 0.150 0.158 3.81 4.01 0.048 0.062 1.22 1.57 0.004 0.010 0.10 0.25 0.053 0.069 1.35 1.75 0.050 BSC 1.27 BSC 0.230 0.244 5.84 6.20 0.007 0.011 0.18 0.28 0.012 0.020 0.30 0.51 0.016 0.050 0.41 1.27 0° 8°