Renesas HD6473217P16 Single-chip microcomputer Datasheet

To all our customers
Regarding the change of names mentioned in the document, such as Hitachi
Electric and Hitachi XX, to Renesas Technology Corp.
The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas
Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog
and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.)
Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand
names are mentioned in the document, these names have in fact all been changed to Renesas
Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and
corporate statement, no changes whatsoever have been made to the contents of the document, and
these changes do not constitute any alteration to the contents of the document itself.
Renesas Technology Home Page: http://www.renesas.com
Renesas Technology Corp.
Customer Support Dept.
April 1, 2003
Cautions
Keep safety first in your circuit designs!
1.
Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but
there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire
or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i)
placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or
mishap.
Notes regarding these materials
1.
These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation
product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any
other rights, belonging to Renesas Technology Corporation or a third party.
2.
Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights,
originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in
these materials.
3.
All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents
information on products at the time of publication of these materials, and are subject to change by Renesas Technology
Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact
Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these
inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corporation by various means, including the
Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
4.
When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and
algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of
the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other
loss resulting from the information contained herein.
5.
Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used
under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an
authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for
any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea
repeater use.
6.
The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these
materials.
7.
If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license
from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is
prohibited.
8.
Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.
Hitachi Single-Chip Microcomputer
H8/3217 Series
H8/3217, H8/3216
H8/3214, H8/3212
H8/3202
Hardware Manual
27/2/03
Notice
When using this document, keep the following in mind:
1.
This document may, wholly or partially, be subject to change without notice.
2.
All rights are reserved: No one is permitted to reproduce or duplicate, in any form,
the whole or part of this document without Hitachi’s permission.
3.
Hitachi will not be held responsible for any damage to the user that may result from
accidents or any other reasons during operation of the user’s unit according to this
document.
4.
Circuitry and other examples described herein are meant merely to indicate the
characteristics and performance of Hitachi’s semiconductor products. Hitachi
assumes no responsibility for any intellectual property claims or other problems that
may result from applications based on the examples described herein.
5.
No license is granted by implication or otherwise under any patents or other rights of
any third party or Hitachi, Ltd.
6.
MEDICAL APPLICATIONS: Hitachi’s products are not authorized for use in
MEDICAL APPLICATIONS without the written consent of the appropriate officer
of Hitachi’s sales company. Such use includes, but is not limited to, use in life
support systems. Buyers of Hitachi’s products are requested to notify the relevant
Hitachi sales offices when planning to use the products in MEDICAL
APPLICATIONS.
Preface
The H8/3217 Series is a family of high-performance single-chip microcomputers ideally suited for
embedded control of industrial equipment. The chips are built around an H8/300 CPU core: a
high-speed processor. On-chip supporting modules provide ROM, RAM, four types of timers, I/O
ports, a serial communication interface, I2C bus interface, and host interface for easy
implementation of compact, high-speed control systems.
The H8/3217 Series offers a selection of on-chip memory.
H8/3217:
H8/3216:
H8/3214:
H8/3212:
60-kbyte ROM;
48-kbyte ROM;
32-kbyte ROM;
16-kbyte ROM;
2-kbyte RAM
2-kbyte RAM
1-kbyte RAM
512-byte RAM
The H8/3217 and H8/3214 chips are available with electrically programmable ROM.
Manufacturers can use the electrically programmable ZTAT™ (Zero Turn-Around Time*) version
to get production off to a fast start and make software changes quickly.
This manual describes the H8/3217 Series hardware. Refer to the H8/300 Series Programming
Manual for a detailed description of the instruction set.
Note: * ZTAT is a trademark of Hitachi, Ltd.
Contents
Section 1 Overview ............................................................................................................
1.1
1.2
1.3
Overview ..........................................................................................................................
Block Diagram..................................................................................................................
Pin Assignments and Functions........................................................................................
1.3.1 Pin Arrangement .................................................................................................
1.3.2 Pin Functions.......................................................................................................
1
1
6
7
7
10
Section 2 CPU ...................................................................................................................... 25
2.1
2.2
2.3
2.4
2.5
2.6
2.7
Overview ..........................................................................................................................
2.1.1 Features ...............................................................................................................
2.1.2 Address Space .....................................................................................................
2.1.3 Register Configuration ........................................................................................
Register Descriptions .......................................................................................................
2.2.1 General Registers ................................................................................................
2.2.2 Control Registers.................................................................................................
2.2.3 Initial Register Values .........................................................................................
Data Formats ....................................................................................................................
2.3.1 Data Formats in General Registers......................................................................
2.3.2 Memory Data Formats ........................................................................................
Addressing Modes............................................................................................................
2.4.1 Addressing Modes...............................................................................................
2.4.2 Effective Address Calculation.............................................................................
Instruction Set ..................................................................................................................
2.5.1 Data Transfer Instructions ...................................................................................
2.5.2 Arithmetic Operations .........................................................................................
2.5.3 Logic Operations .................................................................................................
2.5.4 Shift Operations ..................................................................................................
2.5.5 Bit Manipulations................................................................................................
2.5.6 Branching Instructions ........................................................................................
2.5.7 System Control Instructions................................................................................
2.5.8 Block Data Transfer Instruction..........................................................................
CPU States........................................................................................................................
2.6.1 Program Execution State .....................................................................................
2.6.2 Exception-Handling State ...................................................................................
2.6.3 Power-Down State ..............................................................................................
Access Timing and Bus Cycle..........................................................................................
2.7.1 Access to On-Chip Memory (RAM and ROM)..................................................
2.7.2 Access to On-Chip Register Field and External Devices....................................
25
25
26
26
27
27
27
28
29
30
31
32
32
33
37
39
41
42
42
44
49
51
52
54
55
55
56
56
56
59
Section 3 MCU Operating Modes and Address Space ............................................ 63
3.1
3.2
3.3
3.4
3.5
Overview ..........................................................................................................................
3.1.1 Operating Modes .................................................................................................
3.1.2 Mode and System Control Registers...................................................................
System Control Register (SYSCR) ..................................................................................
Mode Control Register (MDCR)......................................................................................
Mode Descriptions............................................................................................................
Address Space Maps for Each Operating Mode ..............................................................
63
63
63
64
66
66
67
Section 4 Exception Handling ......................................................................................... 73
4.1
4.2
4.3
4.4
4.5
Overview ..........................................................................................................................
Reset .................................................................................................................................
4.2.1 Overview .............................................................................................................
4.2.2 Reset Sequence....................................................................................................
4.2.3 Disabling of Interrupts after Reset ......................................................................
Interrupts ..........................................................................................................................
4.3.1 Overview .............................................................................................................
4.3.2 Interrupt-Related Registers .................................................................................
4.3.3 External Interrupts...............................................................................................
4.3.4 Internal Interrupts................................................................................................
4.3.5 Interrupt Handling ...............................................................................................
4.3.6 Interrupt Response Time .....................................................................................
4.3.7 Precaution............................................................................................................
Note on Stack Handling....................................................................................................
Notes on the Use of Key-Sense Interrupts .......................................................................
73
73
73
74
77
77
77
79
82
83
83
89
89
90
91
Section 5 Wait-State Controller...................................................................................... 93
5.1
5.2
5.3
Overview ..........................................................................................................................
5.1.1 Features ...............................................................................................................
5.1.2 Block Diagram ....................................................................................................
5.1.3 Input/Output Pins ................................................................................................
5.1.4 Register Configuration ........................................................................................
Register Description .........................................................................................................
5.2.1 Wait-State Control Register (WSCR) .................................................................
Wait Modes ......................................................................................................................
93
93
93
94
94
94
94
96
Section 6 Clock Pulse Generator.................................................................................... 99
6.1
6.2
6.3
6.4
Overview ..........................................................................................................................
6.1.1 Block Diagram ....................................................................................................
6.1.2 Wait-State Control Register (WSCR) .................................................................
Oscillator Circuit ..............................................................................................................
Duty Adjustment Circuit ..................................................................................................
Prescaler............................................................................................................................
99
99
100
101
107
107
Section 7 I/O Ports.............................................................................................................. 109
7.1
7.2
7.3
7.4
7.5
7.6
7.7
7.8
Overview ..........................................................................................................................
Port 1 ................................................................................................................................
7.2.1 Overview .............................................................................................................
7.2.2 Register Configuration and Descriptions ............................................................
7.2.3 Pin Functions in Each Mode ...............................................................................
7.2.4 MOS Input Pull-Ups............................................................................................
Port 2 ................................................................................................................................
7.3.1 Overview .............................................................................................................
7.3.2 Register Configuration and Descriptions ............................................................
7.3.3 Pin Functions in Each Mode ...............................................................................
7.3.4 MOS Input Pull-Ups............................................................................................
Port 3 ................................................................................................................................
7.4.1 Overview .............................................................................................................
7.4.2 Register Configuration and Descriptions ............................................................
7.4.3 Pin Functions in Each Mode ...............................................................................
7.4.4 Input Pull-Up Transistors....................................................................................
Port 4 ................................................................................................................................
7.5.1 Overview .............................................................................................................
7.5.2 Register Configuration and Descriptions ............................................................
7.5.3 Pin Functions.......................................................................................................
Port 5 ................................................................................................................................
7.6.1 Overview .............................................................................................................
7.6.2 Register Configuration and Descriptions ............................................................
7.6.3 Pin Functions.......................................................................................................
Port 6 ................................................................................................................................
7.7.1 Overview .............................................................................................................
7.7.2 Register Configuration and Descriptions ............................................................
7.7.3 Pin Functions.......................................................................................................
Port 7 ................................................................................................................................
7.8.1 Overview .............................................................................................................
7.8.2 Register Configuration and Descriptions ............................................................
7.8.3 Pin Functions.......................................................................................................
109
116
116
117
119
122
123
123
124
126
129
130
130
131
133
134
135
135
136
138
141
141
141
143
145
145
146
148
150
150
151
153
Section 8 PWM Timers ..................................................................................................... 157
8.1
8.2
Overview ..........................................................................................................................
8.1.1 Features ...............................................................................................................
8.1.2 Block Diagram ....................................................................................................
8.1.3 Input and Output Pins..........................................................................................
8.1.4 Register Configuration ........................................................................................
Register Descriptions........................................................................................................
8.2.1 PWM Data Registers (PWDR0 to PWDR15) .....................................................
8.2.2 PWM Data Polarity Registers A and B (PWDPRA and PWDPRB) ..................
157
157
158
159
160
161
161
161
8.3
8.2.3 PWM Output Enable Registers A and B (PWOERA and PWOERB)................
8.2.4 Port 1 Data Direction Register (P1DDR)............................................................
8.2.5 Port 2 Data Direction Register (P2DDR)............................................................
8.2.6 Port 1 Data Register (P1DR) ...............................................................................
8.2.7 Port 2 Data Register (P2DR) ...............................................................................
8.2.8 Serial/Timer Control Register (STCR)................................................................
Operation ..........................................................................................................................
8.3.1 Correspondence between PWM Data Register Contents and
Output Waveform................................................................................................
162
163
163
163
164
164
166
166
Section 9 16-Bit Free-Running Timer .......................................................................... 169
9.1
9.2
9.3
9.4
9.5
9.6
9.7
Overview ..........................................................................................................................
9.1.1 Features ...............................................................................................................
9.1.2 Block Diagram ....................................................................................................
9.1.3 Input and Output Pins..........................................................................................
9.1.4 Register Configuration ........................................................................................
Register Descriptions........................................................................................................
9.2.1 Free-Running Counter (FRC)—H'FF92..............................................................
9.2.2 Output Compare Registers A and B (OCRA and OCRB)—H'FF94 and
H'FF96.................................................................................................................
9.2.3 Input Capture Register (ICR)—H'FF98..............................................................
9.2.4 Timer Control Register (TCR)—H'FF90............................................................
9.2.5 Timer Control/Status Register (TCSR)—H'FF91 ...............................................
CPU Interface ...................................................................................................................
Operation ..........................................................................................................................
9.4.1 FRC Incrementation Timing ...............................................................................
9.4.2 Output Compare Timing .....................................................................................
9.4.3 FRC Clear Timing...............................................................................................
9.4.4 Input Capture Timing..........................................................................................
9.4.5 Timing of Input Capture Flag (ICF) Setting .......................................................
9.4.6 Setting of FRC Overflow Flag (OVF) ................................................................
Interrupts ..........................................................................................................................
Sample Application ..........................................................................................................
Application Notes.............................................................................................................
169
169
170
171
171
172
172
172
173
174
176
179
182
182
184
184
185
186
186
187
187
188
Section 10 8-Bit Timers .................................................................................................... 193
10.1 Overview ..........................................................................................................................
10.1.1 Features ...............................................................................................................
10.1.2 Block Diagram ....................................................................................................
10.1.3 Input and Output Pins..........................................................................................
10.1.4 Register Configuration ........................................................................................
193
193
194
195
196
10.2 Register Descriptions........................................................................................................
10.2.1 Timer Counter (TCNT)—H'FFCC (TMR0), H'FFD4 (TMR1),
H'FF9E (TMRX) .................................................................................................
10.2.2 Time Constant Registers A and B (TCORA and TCORB)—H'FFCA and
H'FFCB (TMR0), H'FFD2 and H'FFD3 (TMR1), H'FF9C and
H'FF9D (TMRX).................................................................................................
10.2.3 Timer Control Register (TCR)—H'FFC8 (TMR0), H'FFD0 (TMR1),
H'FF9A (TMRX).................................................................................................
10.2.4 Timer Control/Status Register (TCSR)—H'FFC9 (TMR0),
H'FFD1 (TMR1), H'FF9B (TMRX)....................................................................
10.2.5 Serial/Timer Control Register (STCR) ...............................................................
10.3 Operation ..........................................................................................................................
10.3.1 TCNT Incrementation Timing ............................................................................
10.3.2 Compare Match Timing ......................................................................................
10.3.3 External Reset of TCNT......................................................................................
10.3.4 Setting of TCSR Overflow Flag..........................................................................
10.4 Interrupts ..........................................................................................................................
10.5 Sample Application ..........................................................................................................
10.6 Application Notes.............................................................................................................
10.6.1 Contention between TCNT Write and Clear.......................................................
10.6.2 Contention between TCNT Write and Increment ...............................................
10.6.3 Contention between TCOR Write and Compare-Match .....................................
10.6.4 Contention between Compare-Match A and Compare-Match B........................
10.6.5 Incrementation Caused by Changing of Internal Clock Source..........................
197
197
197
198
202
205
206
206
208
210
210
211
211
212
212
213
214
215
215
Section 11 Timer Connection.......................................................................................... 219
11.1 Overview ..........................................................................................................................
11.1.1 Features ...............................................................................................................
11.1.2 Block Diagram ....................................................................................................
11.1.3 Input and Output Pins..........................................................................................
11.1.4 Register Configuration ........................................................................................
11.2 Register Descriptions........................................................................................................
11.2.1 Timer Connection Register (TCONR) ................................................................
11.2.2 Serial/Timer Control Register (STCR) ...............................................................
11.2.3 Edge Sense Register (SEDGR) ...........................................................................
11.3 Operation ..........................................................................................................................
11.3.1 PWM Decoding...................................................................................................
11.3.2 Clamp Waveform Generation .............................................................................
11.3.3 Measurement of 8-Bit Timer Divided Waveform Period ...................................
219
219
220
221
222
222
222
224
225
227
227
228
229
Section 12 Watchdog Timer ............................................................................................ 231
12.1 Overview .......................................................................................................................... 231
12.1.1 Features ............................................................................................................... 231
12.1.2 Block Diagram ....................................................................................................
12.1.3 Register Configuration ........................................................................................
12.2 Register Descriptions........................................................................................................
12.2.1 Timer Counter (TCNT) .......................................................................................
12.2.2 Timer Control/Status Register (TCSR) ...............................................................
12.2.3 Register Access ...................................................................................................
12.3 Operation ..........................................................................................................................
12.3.1 Watchdog Timer Mode .......................................................................................
12.3.2 Interval Timer Mode ...........................................................................................
12.3.3 Setting the Overflow Flag ...................................................................................
12.4 Application Notes.............................................................................................................
12.4.1 Contention between TCNT Write and Increment ...............................................
12.4.2 Changing the Clock Select Bits (CKS2 to CKS0) ..............................................
12.4.3 Recovery from Software Standby Mode .............................................................
232
232
233
233
233
235
236
236
237
237
238
238
238
238
Section 13 Serial Communication Interface ............................................................... 239
13.1 Overview ..........................................................................................................................
13.1.1 Features ...............................................................................................................
13.1.2 Block Diagram ....................................................................................................
13.1.3 Input and Output Pins..........................................................................................
13.1.4 Register Configuration ........................................................................................
13.2 Register Descriptions........................................................................................................
13.2.1 Receive Shift Register (RSR)..............................................................................
13.2.2 Receive Data Register (RDR) .............................................................................
13.2.3 Transmit Shift Register (TSR) ............................................................................
13.2.4 Transmit Data Register (TDR)............................................................................
13.2.5 Serial Mode Register (SMR)...............................................................................
13.2.6 Serial Control Register (SCR).............................................................................
13.2.7 Serial Status Register (SSR)................................................................................
13.2.8 Bit Rate Register (BRR)......................................................................................
13.2.9 Serial Communication Mode Register (SCMR) .................................................
13.3 Operation ..........................................................................................................................
13.3.1 Overview .............................................................................................................
13.3.2 Asynchronous Mode ...........................................................................................
13.3.3 Synchronous Mode..............................................................................................
13.4 Interrupts ..........................................................................................................................
13.5 Application Notes.............................................................................................................
239
239
241
242
243
244
244
244
244
245
245
248
251
254
259
260
260
262
276
284
284
Section 14 I2C Bus Interface [Option] ......................................................................... 287
14.1 Overview ..........................................................................................................................
14.1.1 Features ...............................................................................................................
14.1.2 Block Diagram ....................................................................................................
14.1.3 Input/Output Pins ................................................................................................
287
287
289
290
14.1.4 Register Configuration ........................................................................................
14.2 Register Descriptions........................................................................................................
14.2.1 I2C Bus Data Register (ICDR) ............................................................................
14.2.2 Slave Address Register (SAR) ............................................................................
14.2.3 I2C Bus Mode Register (ICMR)..........................................................................
14.2.4 I2C Bus Control Register (ICCR)........................................................................
14.2.5 I2C Bus Status Register (ICSR) ..........................................................................
14.2.6 Serial/Timer Control Register (STCR) ...............................................................
14.3 Operation ..........................................................................................................................
14.3.1 I2C Bus Data Format ...........................................................................................
14.3.2 Master Transmit Operation .................................................................................
14.3.3 Master Receive Operation ...................................................................................
14.3.4 Slave Transmit Operation....................................................................................
14.3.5 Slave Receive Operation .....................................................................................
14.3.6 IRIC Set Timing and SCL Control......................................................................
14.3.7 Noise Canceler ....................................................................................................
14.3.8 Sample Flowcharts ..............................................................................................
14.4 Application Notes.............................................................................................................
290
291
291
291
292
294
297
301
302
302
304
306
308
310
311
312
312
317
Section 15 Host Interface.................................................................................................. 319
15.1 Overview ..........................................................................................................................
15.1.1 Block Diagram ....................................................................................................
15.1.2 Input and Output Pins..........................................................................................
15.1.3 Register Configuration ........................................................................................
15.2 Register Descriptions........................................................................................................
15.2.1 System Control Register (SYSCR) .....................................................................
15.2.2 Host Interface Control Register (HICR) .............................................................
15.2.3 Input Data Register 1 (IDR1)..............................................................................
15.2.4 Output Data Register 1 (ODR1)..........................................................................
15.2.5 Status Register 1 (STR1).....................................................................................
15.2.6 Input Data Register 2 (IDR2)..............................................................................
15.2.7 Output Data Register 2 (ODR2)..........................................................................
15.2.8 Status Register 2 (STR2).....................................................................................
15.3 Operation ..........................................................................................................................
15.3.1 Host Interface Operation .....................................................................................
15.3.2 Control States ......................................................................................................
15.3.3 A20 Gate ..............................................................................................................
15.4 Interrupts ..........................................................................................................................
15.4.1 IBF1, IBF2 ..........................................................................................................
15.4.2 HIRQ11, HIRQ1, and HIRQ12 .............................................................................
15.5 Application Note ..............................................................................................................
319
320
321
322
323
323
323
324
325
325
326
327
327
329
329
329
330
333
333
333
334
Section 16 RAM .................................................................................................................. 335
16.1
16.2
16.3
16.4
Overview ..........................................................................................................................
Block Diagram..................................................................................................................
RAM Enable Bit (RAME)................................................................................................
Operation ..........................................................................................................................
16.4.1 Expanded Modes (Modes 1 and 2)......................................................................
16.4.2 Single-Chip Mode (Mode 3) ...............................................................................
335
335
336
337
337
337
Section 17 ROM .................................................................................................................. 339
17.1 Overview ..........................................................................................................................
17.1.1 Block Diagram ....................................................................................................
17.2 PROM Mode (H8/3217 and H8/3214) .............................................................................
17.2.1 PROM Mode Setup .............................................................................................
17.2.2 Socket Adapter Pin Assignments and Memory Map ..........................................
17.3 Programming....................................................................................................................
17.3.1 Selection of Sub-Modes in PROM Mode ...........................................................
17.3.2 Programming and Verification............................................................................
17.3.3 Notes on Writing .................................................................................................
17.3.4 Reliability of Written Data..................................................................................
17.3.5 Erasing of Data....................................................................................................
17.4 Handling of Windowed Packages ....................................................................................
339
340
340
340
341
344
344
344
349
350
351
352
Section 18 Power-Down State ........................................................................................ 353
18.1 Overview ..........................................................................................................................
18.1.1 System Control Register (SYSCR) .....................................................................
18.2 Sleep Mode.......................................................................................................................
18.2.1 Transition to Sleep Mode ....................................................................................
18.2.2 Exit from Sleep Mode .........................................................................................
18.3 Software Standby Mode ...................................................................................................
18.3.1 Transition to Software Standby Mode ................................................................
18.3.2 Exit from Software Standby Mode......................................................................
18.3.3 Clock Settling Time for Exit from Software Standby Mode ..............................
18.3.4 Sample Application of Software Standby Mode.................................................
18.3.5 Note on Current Dissipation................................................................................
18.4 Hardware Standby Mode..................................................................................................
18.4.1 Transition to Hardware Standby Mode ...............................................................
18.4.2 Recovery from Hardware Standby Mode............................................................
18.4.3 Timing Relationships ..........................................................................................
353
354
355
355
355
356
356
356
356
358
358
359
359
359
360
Section 19 Electrical Specifications .............................................................................. 361
19.1 Absolute Maximum Ratings............................................................................................. 361
19.2 Electrical Characteristics.................................................................................................. 361
19.2.1 DC Characteristics .............................................................................................. 361
19.2.2 AC Characteristics ..............................................................................................
19.3 MCU Operational Timing ................................................................................................
19.3.1 Bus Timing..........................................................................................................
19.3.2 Control Signal Timing ........................................................................................
19.3.3 16-Bit Free-Running Timer Timing....................................................................
19.3.4 8-Bit Timer Timing .............................................................................................
19.3.5 Pulse Width Modulation Timer Output Timing..................................................
19.3.6 Serial Communication Interface Timing.............................................................
19.3.7 I/O Port Timing ...................................................................................................
19.3.8 Host Interface Timing .........................................................................................
19.3.9 I2C Bus Interface (Option) Timing .....................................................................
19.3.10 External Clock Output Timing..........................................................................
372
378
379
381
383
384
385
386
387
388
389
390
Appendix A CPU Instruction Set ................................................................................... 391
A.1
A.2
A.3
Instruction Set List ........................................................................................................... 391
Operation Code Map ........................................................................................................ 400
Number of States Required for Execution........................................................................ 402
Appendix B Register Field ............................................................................................... 408
B.1
B.2
Register Addresses and Bit Names ..................................................................................
B.1.1 I/O Registers in Maximum Specification (Except H8/3212 and H8/3202) ........
B.1.2 H8/3212 I/O Registers ........................................................................................
B.1.3 H8/3202 I/O Registers ........................................................................................
Register Descriptions........................................................................................................
408
408
413
418
423
Appendix C I/O Port Block Diagrams.......................................................................... 472
C.1
C.2
C.3
C.4
C.5
C.6
C.7
Port 1 Block Diagram.......................................................................................................
Port 2 Block Diagram.......................................................................................................
Port 3 Block Diagram.......................................................................................................
Port 4 Block Diagrams .....................................................................................................
Port 5 Block Diagrams .....................................................................................................
Port 6 Block Diagrams .....................................................................................................
Port 7 Block Diagrams .....................................................................................................
472
473
474
475
481
484
487
Appendix DPin States.......................................................................................................... 490
Appendix E Timing of Transition to and Recovery from Hardware
Standby Mode.............................................................................................. 492
Appendix F Option List ....................................................................................................... 493
Appendix GProduct Code Lineup.................................................................................... 497
Appendix H Package Dimensions.................................................................................. 500
Section 1 Overview
1.1
Overview
The H8/3217 Series is a series of single-chip microcomputers integrating a CPU core together
with a variety of peripheral functions needed in control systems.
The H8/300 CPU is a high-speed processor featuring powerful bit-manipulation instructions,
ideally suited for realtime control applications. The on-chip supporting modules include ROM,
RAM, four types of timers (16-bit free-running timer, 8-bit timer, PWM timer, and watchdog
timer), a serial communication interface, I 2C bus interface (option), host interface, and I/O ports.
Note that the H8/3212 and H8/3202 have a subset specification that does not include certain of the
on-chip supporting modules.
The H8/3217 Series can operate in single-chip mode or in two expanded modes, depending on the
memory requirements of the application. The operating mode is referred to in this manual as the
MCU mode (MCU: MicroComputer Unit).
In addition to the mask ROM versions, ZTAT™* versions are available with electrically
programmable ROM that can be programmed at the user site.
Note: * ZTAT is a trademark of Hitachi, Ltd.
Table 1-1 lists the features of the H8/3217 Series.
1
Table 1-1
Features
Feature
Description
CPU
General register architecture
• Eight 16-bit general registers, or
• Sixteen 8-bit general registers
High speed
• Maximum clock rate: 16 MHz/5 V, 12 MHz/4 V, 10 MHz/3 V (ø clock)
• Add/subtract: 125 ns (16 MHz operation), 167 ns (12 MHz operation),
200 ns (10 MHz operation)
• Multiply/divide: 875 ns (16 MHz operation), 1167 ns (12 MHz
operation), 1400 ns (10 MHz operation)
Concise, streamlined instruction set
• All instructions are 2 or 4 bytes long
• Register-register arithmetic and logic operations
• Register-memory data transfer by MOV instruction
Instruction set features
• Multiply instruction (8 bits × 8 bits)
• Divide instruction (16 bits ÷ 8 bits)
• Bit-accumulator instructions
• Register-indirect specification of bit positions
Memory
H8/3217
• ROM: 60 kbytes
• RAM: 2 kbytes
H8/3216
• ROM: 48 kbytes
• RAM: 2 kbytes
H8/3214
• ROM: 32 kbytes
• RAM: 1 kbyte
H8/3212 and H8/3202
• ROM: 16 kbytes
• RAM: 512 bytes
16-Bit free-running
timer module
(FRT: 1 channel)
• One 16-bit free-running counter (also usable for external event counting)
• Two compare outputs
• One capture input
8-bit timer module*1
Each channel has:
• One 8-bit up-counter (also usable for external event counting)
• Two time constant registers
PWM timers
(except H8/3202)
•
•
•
•
Watchdog timer
(WDT: 1 channel)
• Reset or NMI generation by overflow
• Can be switched to interval timer mode
2
Up to 16 outputs
Duty cycle settable from 0 to 100%
Resolution: 1/256
1 MHz maximum carrier frequency (at 16 MHz operation)
Table 1-1
Features (cont)
Feature
Description
Serial communication interface*2
• Selection of asynchronous and synchronous modes
• Simultaneous transmit and receive (full duplex operation)
• On-chip baud rate generator
I 2C bus interface *3
(option)
• Conforms to Philips I2C bus interface standard
• Single master mode/slave mode
Host interface (HIF)
(except H8/3212)
•
•
•
•
Keyboard controller
(except H8/3212)
• Controls a matrix keyboard using a keyboard scan with wake-up interrupt
and sense port configuration
I/O ports
• 53 input/output pins (of which 16 can drive large current loads)
Interrupts
• Four external interrupt pins: NMI, IRQ0 to IRQ2
• Eight key-sense interrupt pins: KEYIN0 to KEYIN7
• Twenty-six on-chip interrupt sources
Operating modes
• Mode 1: expanded mode with on-chip ROM enabled
• Mode 2: expanded mode with on-chip ROM enabled
• Mode 3: single-chip mode
Power-down state
• Sleep mode
• Software standby mode
• Hardware standby mode
Other features
• On-chip clock oscillator
8-bit host interface port
Three host interrupt requests (HIRQ 1, HIRQ11, HIRQ12)
Normal and fast A20 gate output
Two register sets (each comprising two data registers and a status
register)
Product lineup
Type Code
Product Name
5 V Series
(16 MHz),
4 V Series
(12 MHz)
3 V Series
(10 MHz)
Package
ROM
H8/3217 ZTAT
HD6473217C16
HD6473217C16
64-pin windowed
shrink DIP
(DC-64S)
PROM
HD6473217P16
HD6473217P16
64-pin shrink DIP
(DP-64S)
HD6473217F16
HD6473217F16
64-pin QFP
(FP-64A)
HD6473217TF16
HD6473217TF16
80-pin TQFP
(TFP-80C)
3
Table 1-1
Features (cont)
Feature
Description
Product lineup
Type Code
5 V Series
(16 MHz),
4 V Series
Product Name (12 MHz)
3 V Series
(10 MHz)
H8/3217*
HD6433217P16
HD6433217P12
H8/3216*
H8/3214 ZTAT
H8/3214*
H8/3212*
H8/3202*
4
Package
ROM
HD6433217VP10
64-pin shrink DIP
(DP-64S)
Mask
ROM
HD6433217F16
HD6433217F12
HD6433217VF10
64-pin QFP
(FP-64A)
HD6433217TF16
HD6433217TF12
HD6433217VTF10 80-pin TQFP
(TFP-80C)
HD6433216P16
HD6433216P12
HD6433216VP10
64-pin shrink DIP
(DP-64S)
HD6433216F16
HD6433216F12
HD6433216VF10
64-pin QFP
(FP-64A)
HD6433216TF16
HD6433216TF12
HD6433216VTF10 80-pin TQFP
(TFP-80C)
HD6473214P16
HD6473214P16
64-pin shrink DIP
(DP-64S)
HD6473214F16
HD6473214F16
64-pin QFP
(FP-64A)
HD6473214TF16
HD6473214TF16
80-pin TQFP
(TFP-80C)
HD6433214P16
HD6433214P12
HD6433214VP10
64-pin shrink DIP
(DP-64S)
HD6433214F16
HD6433214F12
HD6433214VF10
64-pin QFP
(FP-64A)
HD6433214TF16
HD6433214TF12
HD6433214VTF10 80-pin TQFP
(TFP-80C)
HD6433212P16
HD6433212P12
HD6433212VP10
64-pin shrink DIP
(DP-64S)
HD6433212F16
HD6433212F12
HD6433216VF10
64-pin QFP
(FP-64A)
HD6433212TF16
HD6433212TF12
HD6433212VTF10 80-pin TQFP
(TFP-80C)
HD6433202P16
HD6433202P12
HD6433202F16
HD6433202F12
HD6433202TF16
HD6433202TF12
HD6433202VP10
64-pin shrink DIP
(DP-64S)
HD6433202VF10 64-pin QFP
(FP-64A)
HD6433202VTF10 80-pin TQFP
(TFP-80C)
Mask
ROM
PROM
Mask
ROM
Mask
ROM
Mask
ROM
Table 1-1
Features (cont)
Feature
On-chip peripheral
functions
Description
FRT
TMR0
TMR1
TMRX,
TIimer
Connection PWM
WDT
SCI
IIC
HIF,
Key-Sense
Interrupt
Except
H8/3212
and
H8/3202
Yes
Yes
Yes
Yes
Yes
×2
×2
Yes
H8/3212
Yes
Yes
Yes
Yes
Yes
×1
×2
No
H8/3202
Yes
Yes
No
No
Yes
×2
×1
Yes
Product
Name
Notes: The I 2C bus interface is available as an option. Observe the following notes when using this
option.
1. Please inform your Hitachi sales representative if you intend to use this option.
2. For mask-ROM versions, a W is added to the part number in products in which this
optional function is used.
Examples: HD6433217WF16, HD6433212WP12
3. The product number is identical for ZTAT version. However, be sure to inform your
Hitachi sales representative if you will be using this option.
*
Under development
*1 2 channels incorporated in the H8/3202, and three channels in all other models.
*2 1 channel incorporated in the H8/3212, and 2 channels in all other models.
*3 1 channel incorporated in the H8/3202, and 2 channels in all other models.
5
1.2
Block Diagram
Figure 1-1 shows a block diagram of the H8/3217 Series.
RES
MD0
MD1
NMI
STBY
VCC
VCC
VSS
VSS
EXTAL
Clock pulse
generator
Host interface
PWM timer
16-bit
free-running
timer
Serial communication
interface (2 channels)
2
I C bus interface
(1 channel)
(option)
8-bit timer
(3 channels)
Timer connection
P50/TxD0
P51/RxD0
P52/SCK0
P53/TxD1
P54/RxD1
P55/SCK1
Port 5
Port 6
Port 4
Figure 1-1 Block Diagram
6
Port 7
Watchdog
timer
P40/TMCI0
P41/TMO0
P42/TMRI0
HIRQ11/HSYNCI/P43/TMCI1
HIRQ1/HSYNCO/P44/TMO1
HIRQ12/CSYNCI/P45/TMRI1
CS2/FBACKI/P46/ø
GA20/CLAMPO/P47/TMOx
RAM
Address bus
Data bus (high)
Port 1
ROM
KEYIN0/P60/FTCI
KEYIN1/P61/FTOA
KEYIN2/VSYNCO/P62/FTOB
KEYIN3/VSYNCI/P63/FTI
P64/IRQ0
P65/IRQ1
P66/IRQ2
P20/A8/PW8
P21/A9/PW9
P22/A10/PW10
P23/A11/PW11
P24/A12/PW12
P25/A13/PW13
P26/A14/PW14
P27/A15/PW15
P70/SCL0/KEYIN4
P71/SDA0/KEYIN5
P72/SCL1/KEYIN6
P73/SDA1/KEYIN7
P74/AS/CS1
P75/WR/IOW
P76/RD/IOR
P77/WAIT/HA0
P30/D0/HDB0
P31/D1/HDB1
P32/D2/HDB2
P33/D3/HDB3
P34/D4/HDB4
P35/D5/HDB5
P36/D6/HDB6
P37/D7/HDB7
Data bus (low)
Port 2
P10/A0/PW0
P11/A1/PW1
P12/A2/PW2
P13/A3/PW3
P14/A4/PW4
P15/A5/PW5
P16/A6/PW6
P17/A7/PW7
CPU
H8/300
Port 3
XTAL
Note that the H8/3212 and H8/3202 have a subset specification that does not include certain of the
on-chip supporting modules. See tables 1-2 to 1-4, Pin Assignments in Each Operating Mode, for
differences in the pin functions.
1.3
Pin Assignments and Functions
1.3.1
Pin Arrangement
Figure 1-2 shows the pin arrangement of the H8/3217 Series in the DC-64S and DP-64S packages.
Figure 1-3 shows the pin arrangement in the FP-64A package. Figure 1-4 shows the pin
arrangement in the TFP-80C package.
Note that the H8/3212 and H8/3202 have a subset specification that does not include certain of the
on-chip supporting modules. See tables 1-2 to 1-4, Pin Assignments in Each Operating Mode, for
differences in the pin functions.
KEYIN0/P60/FTCI
KEYIN1/P61/FTOA
KEYIN2/VSYNCO/P62/FTOB
KEYIN3/VSYNCI/P63/FTI
P64/IRQ0
P65/IRQ1
P66/IRQ2
RES
XTAL
EXTAL
MD1
MD0
NMI
VCC
STBY
VSS
P40/TMCI0
P41/TMO0
P42/TMRI0
HIRQ11/HSYNCI/P43/TMCI1
HIRQ1/HSYNCO/P44/TMO1
HIRQ12/CSYNCI/P45/TMRI1
CS2/FBACKI/P46/ø
GA20/CLAMPO/P47/TMOx
P50/TxD0
P51/RxD0
P52/SCK0
P53/TxD1
P54/RxD1
P55/SCK1
KEYIN4/P70/SCL0
KEYIN5/P71/SDA0
1
64
2
63
3
62
4
61
5
60
6
59
7
58
8
57
9
56
10
55
11
54
12
53
13
52
14
51
15
50
16
49
17
48
18
47
19
46
20
45
21
44
22
43
23
42
24
41
25
40
26
39
27
38
28
37
29
36
30
35
31
34
32
33
P37/D7/HDB7
P36/D6/HDB6
P35/D5/HDB5
P34/D4/HDB4
P33/D3/HDB3
P32/D2/HDB2
P31/D1/HDB1
P30/D0/HDB0
P10/A0/PW0
P11/A1/PW1
P12/A2/PW2
P13/A3/PW3
P14/A4/PW4
P15/A5/PW5
P16/A6/PW6
P17/A7/PW7
VSS
P20/A8/PW8
P21/A9/PW9
P22/A10/PW10
P23/A11/PW11
P24/A12/PW12
P25/A13/PW13
P26/A14/PW14
P27/A15/PW15
VCC
P77/WAIT/HA0
P76/RD/IOR
P75/WR/IOW
P74/AS/CS1
P73/SDA1/KEYIN7
P72/SCL1/KEYIN6
Figure 1-2 Pin Arrangement (DC-64S, DP-64S, Top View)
7
RES
P66/IRQ2
P65/IRQ1
P64/IRQ0
P63/FTI/VSYNCI/KEYIN3
P62/FTOB/VSYNCO/KEYIN2
P61/FTOA/KEYIN1
P60/FTCI/KEYIN0
P37/D7/HDB7
P36/D6/HDB6
P35/D5/HDB5
P34/D4/HDB4
P33/D3/HDB3
P32/D2/HDB2
P31/D1/HDB1
P30/D0/HDB0
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
12
37
P22/A10/PW10
HIRQ1/HSYNCO/P44/TMO1
13
36
P23/A11/PW11
HIRQ12/CSYNCI/P45/TMRI1
14
35
P24/A12/PW12
CS2/FBACKI/P46/ø
15
34
P25/A13/PW13
GA20/CLAMPO/P47/TMOx
16
33
P26/A14/PW14
32
P21/A9/PW9
HIRQ11/HSYNCI/P43/TMCI1
PW15/P27/A15
38
31
11
VCC
P20/A8/PW8
P42/TMRI0
30
39
HA0/P77/WAIT
10
29
VSS
P41/TMO0
IOR/P76/RD
40
28
9
IOW/P75/WR
P17/A7/PW7
P40/TMCI0
27
41
CS1/P74/AS
8
26
P16/A6/PW6
VSS
EYIN7/P73/SDA1
42
25
7
KEYIN6/P72/SCL1
P15/A5/PW5
STBY
24
43
EYIN5/P71/SDA0
6
23
P14/A4/PW4
VCC
KEYIN4/P70/SCL0
44
22
5
P55/SCK1
P13/A3/PW3
NMI
21
45
P54/RxD1
4
20
P12/A2/PW2
MD0
P53/TxD1
46
19
3
P52/SCK0
P11/A1/PW1
MD1
18
P10/A0/PW0
47
17
48
2
P50/TxD0
1
P51/RxD0
XTAL
EXTAL
Figure 1-3 Pin Arrangement (FP-64A, Top View)
8
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
RES
P66/IRQ2
P65/IRQ1
P64/IRQ0
VSS
P63/FTI/VSYNCI/KEYIN3
P62/FTOB/VSYNCO/KEYIN2
P61/FTOA/KEYIN1
P60/FTCI/KEYIN0
VSS
VSS
P37/D7/HDB7
P36/D6/HDB6
P35/D5/HDB5
P34/D4/HDB4
VSS
P33/D3/HDB3
P32/D2/HDB2
P31/D1/HDB1
P30/D0/HDB0
79
80
42
20
41
40
43
19
39
44
18
38
45
17
37
46
16
36
47
15
35
48
14
34
49
13
33
50
12
32
51
11
31
52
10
30
53
9
29
54
8
28
55
7
27
56
6
26
57
5
25
58
4
24
3
23
59
22
60
2
21
1
P10/A0/PW0
P11/A1/PW1
P12/A2/PW2
P13/A3/PW3
VSS
P14/A4/PW4
P15/A5/PW5
P16/A6/PW6
P17/A7/PW7
VSS
VSS
VSS
P20/A8/PW8
P21/A9/PW9
P22/A10/PW10
VSS
P23/A11/PW11
P24/A12/PW12
P25/A13/PW13
P26/A14/PW14
P50/TxD0
P51/RxD0
P52/SCK0
VSS
P53/TxD1
P54/RxD1
P55/SCK1
VSS
KEYIN4/P70/SCL0
KEYIN5/P71/SDA0
KEYIN6/P72/SCL1
KEYIN7/P73/SDA1
VSS
CS1/P74/AS
IOW/P75/WR
IOR/P76/RD
VSS
HA0/P77/WAIT
VCC
PW15/P27/A15
XTAL
EXTAL
MD1
MD0
NMI
VSS
VCC
STBY
VSS
VSS
VSS
P40/TMCI0
P41/TMO0
P42/TMRI0
VSS
HIRQ11/HSYNCI/P43/TMCI1
HIRQ1/HSYNCO/P44/TMO1
HIRQ12/CSYNCI/P45/TMRI1
CS2/FBACKI/P46/ø
GA20/CLAMPO/P47/TMOx
Figure 1-4 Pin Arrangement (TFP-80C, Top View)
9
1.3.2
Pin Functions
(1) Pin Assignments in Each Operating Mode: Table 1-2 to table 1-4 list the assignments of the
pins of the DC-64S, DP-64S, FP-64A, and TFP-80C packages in each operating mode.
Table 1-2
Pin Assignments in Each Operating Mode (Except H8/3212 and H8/3202)
Pin No.
Expanded Modes
Single-Chip
Mode
DC-64S
DP-64S FP-64A TFP-80C Mode 1
Mode 2
Mode 3
PROM
Mode
—
—
71
VSS
VSS
VSS
VSS
1
57
72
P60/FTCI/KEYIN0
P60/FTCI/KEYIN0
P60/FTCI/KEYIN0
NC
2
58
73
P61/FTOA/KEYIN1 P61/FTOA/KEYIN1 P61/FTOA/KEYIN1 NC
3
59
74
P62/FTOB/
VSYNCO/KEYIN2
P62/FTOB/
VSYNCO/KEYIN2
P62/FTOB/
VSYNCO/KEYIN2
NC
4
60
75
P63/FTI/VSYNCI/
KEYIN3
P63/FTI/VSYNCI/
KEYIN3
P63/FTI/VSYNCI/
KEYIN3
NC
—
—
76
VSS
VSS
VSS
VSS
5
61
77
P64/IRQ0
P64/IRQ0
P64/IRQ0
NC
6
62
78
P65/IRQ1
P65/IRQ1
P65/IRQ1
NC
7
63
79
P66/IRQ2
P66/IRQ2
P66/IRQ2
NC
8
64
80
RES
RES
RES
VPP
9
1
1
XTAL
XTAL
XTAL
NC
10
2
2
EXTAL
EXTAL
EXTAL
NC
11
3
3
MD1
MD1
MD1
VSS
12
4
4
MD0
MD0
MD0
VSS
13
5
5
NMI
NMI
NMI
EA9
—
—
6
VSS
VSS
VSS
VSS
14
6
7
VCC
VCC
VCC
VCC
15
7
8
STBY
STBY
STBY
VSS
16
8
9
VSS
VSS
VSS
VSS
—
—
10
VSS
VSS
VSS
VSS
—
—
11
VSS
VSS
VSS
VSS
17
9
12
P40/TMCI0
P40/TMCI0
P40/TMCI0
EO0
18
10
13
P41/TMO0
P41/TMO0
P41/TMO0
EO1
19
11
14
P42/TMRI0
P42/TMRI0
P42/TMRI0
EO2
—
—
15
VSS
VSS
VSS
VSS
10
Table 1-2
Pin Assignments in Each Operating Mode (Except H8/3212 and H8/3202) (cont)
Pin No.
DC-64S
DP-64S FP-64A TFP-80C
Expanded Modes
Single-Chip
Mode
Mode 1
Mode 2
Mode 3
PROM
Mode
20
12
16
P43/TMCI1/
HSYNCI
P43/TMCI1/
HSYNCI
P43/TMCI1/
HSYNCI/HIRQ11
EO3
21
13
17
P44/TMO1/
HSYNCO
P44/TMO1/
HSYNCO
P44/TMO1/
HSYNCO/HIRQ1
EO4
22
14
18
P45/TMRI1/
CSYNCI
P45/TMRI1/
CSYNCI
P45/TMRI1/
CSYNCI/HIRQ12
EO5
23
15
19
ø
ø
P46/ø/FBACKI/CS 2 EO6
24
16
20
P47/TMOx/
CLAMPO
P47/TMOx/
CLAMPO
P47/TMOx/
CLAMPO/GA 20
EO7
25
17
21
P50/TxD0
P50/TxD0
P50/TxD0
EA15
26
18
22
P51/RxD0
P51/RxD0
P51/RxD0
EA16
27
19
23
P52/SCK0
P52/SCK0
P52/SCK0
PGM
—
—
24
VSS
VSS
VSS
VSS
28
20
25
P53/TxD1
P53/TxD1
P53/TxD1
NC
29
21
26
P54/RxD1
P54/RxD1
P54/RxD1
NC
30
22
27
P55/SCK1
P55/SCK1
P55/SCK1
NC
—
—
28
VSS
VSS
VSS
VSS
31
23
29
P70/SCL0/KEYIN4 P70/SCL0/KEYIN4 P70/SCL0/KEYIN4
VCC
32
24
30
P71/SDA0/KEYIN5 P71/SDA0/KEYIN5 P71/SDA0/KEYIN5
VCC
33
25
31
P72/SCL1/KEYIN6 P72/SCL1/KEYIN6 P72/SCL1/KEYIN6
NC
34
26
32
P73/SDA1/KEYIN7 P73/SDA1/KEYIN7 P73/SDA1/KEYIN7
NC
—
—
33
VSS
VSS
VSS
VSS
35
27
34
AS
AS
P74/CS 1
NC
36
28
35
WR
WR
P75/IOW
NC
37
29
36
RD
RD
P76/IOR
NC
—
—
37
VSS
VSS
VSS
VSS
38
30
38
P77/WAIT
P77/WAIT
P77/HA0
NC
39
31
39
VCC
VCC
VCC
VCC
40
32
40
A15
P27/A 15/PW15
P27/PW15
CE
41
33
41
A14
P26/A 14/PW14
P26/PW14
EA14
42
34
42
A13
P25/A 13/PW13
P25/PW13
EA13
11
Table 1-2
Pin Assignments in Each Operating Mode (Except H8/3212 and H8/3202) (cont)
Pin No.
Expanded Modes
Single-Chip
Mode
DC-64S
DP-64S
FP-64A
TFP-80C
Mode 1
Mode 2
Mode 3
PROM
Mode
43
35
43
A12
P24/A 12/PW12
P24/PW12
EA12
44
36
44
A11
P23/A 11/PW11
P23/PW11
EA11
—
—
45
VSS
VSS
VSS
VSS
45
37
46
A10
P22/A 10/PW10
P22/PW10
EA10
46
38
47
A9
P21/A 9/PW9
P21/PW9
OE
47
39
48
A8
P20/A 8/PW8
P20/PW8
EA8
—
—
49
VSS
VSS
VSS
VSS
—
—
50
VSS
VSS
VSS
VSS
48
40
51
VSS
VSS
VSS
VSS
49
41
52
A7
P17/A 7/PW7
P17/PW7
EA7
50
42
53
A6
P16/A 6/PW6
P16/PW6
EA6
51
43
54
A5
P15/A 5/PW5
P15/PW5
EA5
52
44
55
A4
P14/A 4/PW4
P14/PW4
EA4
—
—
56
VSS
VSS
VSS
VSS
53
45
57
A3
P13/A 3/PW3
P13/PW3
EA3
54
46
58
A2
P12/A 2/PW2
P12/PW2
EA2
55
47
59
A1
P11/A 1/PW1
P11/PW1
EA1
56
48
60
A0
P10/A 0/PW0
P10/PW0
EA0
57
49
61
D0
D0
P30/HDB0
NC
58
50
62
D1
D1
P31/HDB1
NC
59
51
63
D2
D2
P32/HDB2
NC
60
52
64
D3
D3
P33/HDB3
NC
—
—
65
VSS
VSS
VSS
VSS
61
53
66
D4
D4
P34/HDB4
NC
62
54
67
D5
D5
P35/HDB5
NC
63
55
68
D6
D6
P36/HDB6
NC
64
56
69
D7
D7
P37/HDB7
NC
—
—
70
VSS
VSS
VSS
VSS
Notes: 1.
2.
12
Pins marked NC should be left unconnected.
The PROM mode is a non-operating mode used for programming the on-chip ROM.
See section 17, ROM, for details.
Table 1-3
Pin Assignments in Each Operating Mode (H8/3212)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
—
—
71
VSS
VSS
VSS
1
57
72
P60/FTCI
P60/FTCI
P60/FTCI
2
58
73
P61/FTOA
P61/FTOA
P61/FTOA
3
59
74
P62/FTOB/VSYNCO P62/FTOB/VSYNCO P62/FTOB/VSYNCO
4
60
75
P63/FTI/VSYNCI
P63/FTI/VSYNCI
P63/FTI/VSYNCI
—
—
76
VSS
VSS
VSS
5
61
77
P64/IRQ0
P64/IRQ0
P64/IRQ0
6
62
78
P65/IRQ1
P65/IRQ1
P65/IRQ1
7
63
79
P66/IRQ2
P66/IRQ2
P66/IRQ2
8
64
80
RES
RES
RES
9
1
1
XTAL
XTAL
XTAL
10
2
2
EXTAL
EXTAL
EXTAL
11
3
3
MD1
MD1
MD1
12
4
4
MD0
MD0
MD0
13
5
5
NMI
NMI
NMI
—
—
6
VSS
VSS
VSS
14
6
7
VCC
VCC
VCC
15
7
8
STBY
STBY
STBY
16
8
9
VSS
VSS
VSS
—
—
10
VSS
VSS
VSS
—
—
11
VSS
VSS
VSS
17
9
12
P40/TMCI0
P40/TMCI0
P40/TMCI0
18
10
13
P41/TMO0
P41/TMO0
P41/TMO0
19
11
14
P42/TMRI0
P42/TMRI0
P42/TMRI0
—
—
15
VSS
VSS
VSS
20
12
16
P43/TMCI1/HSYNCI
P43/TMCI1/HSYNCI
P43/TMCI1/HSYNCI
21
13
17
P44/TMO1/HSYNCO P44/TMO1/HSYNCO P44/TMO1/HSYNCO
22
14
18
P45/TMRI1/CSYNCI
P45/TMRI1/CSYNCI
P45/TMRI1/CSYNCI
23
15
19
ø
ø
P46/ø/FBACKI
24
16
20
P47/TMOx/CLAMPO P47/TMOx/CLAMPO P47/TMOx/CLAMPO
13
Table 1-3
Pin Assignments in Each Operating Mode (H8/3212) (cont)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
25
17
21
P50/TxD0
P50/TxD0
P50/TxD0
26
18
22
P51/RxD0
P51/RxD0
P51/RxD0
27
19
23
P52/SCK0
P52/SCK0
P52/SCK0
—
—
24
VSS
VSS
VSS
28
20
25
P53
P53
P53
29
21
26
P54
P54
P54
30
22
27
P55
P55
P55
—
—
28
VSS
VSS
VSS
31
23
29
P70/SCL0
P70/SCL0
P70/SCL0
32
24
30
P71/SDA0
P71/SDA0
P71/SDA0
33
25
31
P72/SCL1
P72/SCL1
P72/SCL1
34
26
32
P73/SDA1
P73/SDA1
P73/SDA1
—
—
33
VSS
VSS
VSS
35
27
34
AS
AS
P74
36
28
35
WR
WR
P75
37
29
36
RD
RD
P76
—
—
37
VSS
VSS
VSS
38
30
38
P77/WAIT
P77/WAIT
P77
39
31
39
VCC
VCC
VCC
40
32
40
A15
P27/A 15/PW15
P27/PW15
41
33
41
A14
P26/A 14/PW14
P26/PW14
42
34
42
A13
P25/A 13/PW13
P25/PW13
43
35
43
A12
P24/A 12/PW12
P24/PW12
44
36
44
A11
P23/A 11/PW11
P23/PW11
—
—
45
VSS
VSS
VSS
45
37
46
A10
P22/A 10/PW10
P22/PW10
46
38
47
A9
P21/A 9/PW9
P21/PW9
47
39
48
A8
P20/A 8/PW8
P20/PW8
—
—
49
VSS
VSS
VSS
—
—
50
VSS
VSS
VSS
14
Table 1-3
Pin Assignments in Each Operating Mode (H8/3212) (cont)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
48
40
51
VSS
VSS
VSS
49
41
52
A7
P17/A 7/PW7
P17/PW7
50
42
53
A6
P16/A 6/PW6
P16/PW6
51
43
54
A5
P15/A 5/PW5
P15/PW5
52
44
55
A4
P14/A 4/PW4
P14/PW4
—
—
56
VSS
VSS
VSS
53
45
57
A3
P13/A 3/PW3
P13/PW3
54
46
58
A2
P12/A 2/PW2
P12/PW2
55
47
59
A1
P11/A 1/PW1
P11/PW1
56
48
60
A0
P10/A 0/PW0
P10/PW0
57
49
61
D0
D0
P30
58
50
62
D1
D1
P31
59
51
63
D2
D2
P32
60
52
64
D3
D3
P33
—
—
65
VSS
VSS
VSS
61
53
66
D4
D4
P34
62
54
67
D5
D5
P35
63
55
68
D6
D6
P36
64
56
69
D7
D7
P37
—
—
70
VSS
VSS
VSS
15
Table 1-4
Pin Assignments in Each Operating Mode (H8/3202)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
—
—
71
VSS
VSS
VSS
1
57
72
P60/FTCI/KEYIN0
P60/FTCI/KEYIN0
P60/FTCI/KEYIN0
2
58
73
P61/FTOA/KEYIN1
P61/FTOA/KEYIN1
P61/FTOA/KEYIN1
3
59
74
P62/FTOB/KEYIN2
P62/FTOB/KEYIN2
P62/FTOB/KEYIN2
4
60
75
P63/FTI/KEYIN3
P63/FTI/KEYIN3
P63/FTI/KEYIN3
—
—
76
VSS
VSS
VSS
5
61
77
P64/IRQ0
P64/IRQ0
P64/IRQ0
6
62
78
P65/IRQ1
P65/IRQ1
P65/IRQ1
7
63
79
P66/IRQ2
P66/IRQ2
P66/IRQ2
8
64
80
RES
RES
RES
9
1
1
XTAL
XTAL
XTAL
10
2
2
EXTAL
EXTAL
EXTAL
11
3
3
MD1
MD1
MD1
12
4
4
MD0
MD0
MD0
13
5
5
NMI
NMI
NMI
—
—
6
VSS
VSS
VSS
14
6
7
VCC
VCC
VCC
15
7
8
STBY
STBY
STBY
16
8
9
VSS
VSS
VSS
—
—
10
VSS
VSS
VSS
—
—
11
VSS
VSS
VSS
17
9
12
P40/TMCI0
P40/TMCI0
P40/TMCI0
18
10
13
P41/TMO0
P41/TMO0
P41/TMO0
19
11
14
P42/TMRI0
P42/TMRI0
P42/TMRI0
—
—
15
VSS
VSS
VSS
20
12
16
P43/TMCI1
P43/TMCI1
P43/TMCI1/HIRQ11
21
13
17
P44/TMO1
P44/TMO1
P44/TMO1/HIRQ1
22
14
18
P45/TMRI1
P45/TMRI1
P45/TMRI1/HIRQ12
23
15
19
ø
ø
P46/ø/CS2
24
16
20
P47
P47
P47/GA 20
16
Table 1-4
Pin Assignments in Each Operating Mode (H8/3202) (cont)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
25
17
21
P50/TxD0
P50/TxD0
P50/TxD0
26
18
22
P51/RxD0
P51/RxD0
P51/RxD0
27
19
23
P52/SCK0
P52/SCK0
P52/SCK0
—
—
24
VSS
VSS
VSS
28
20
25
P53/TxD1
P53/TxD1
P53/TxD1
29
21
26
P54/RxD1
P54/RxD1
P54/RxD1
30
22
27
P55/SCK1
P55/SCK1
P55/SCK1
—
—
28
VSS
VSS
VSS
31
23
29
P70/SCL0/KEYIN4
P70/SCL0/KEYIN4
P70/SCL0/KEYIN4
32
24
30
P71/SDA0/KEYIN5
P71/SDA0/KEYIN5
P71/SDA0/KEYIN5
33
25
31
P72/KEYIN6
P72/KEYIN6
P72/KEYIN6
34
26
32
P73/KEYIN7
P73/KEYIN7
P73/KEYIN7
—
—
33
VSS
VSS
VSS
35
27
34
AS
AS
P74/CS 1
36
28
35
WR
WR
P75/IOW
37
29
36
RD
RD
P76/IOR
—
—
37
VSS
VSS
VSS
38
30
38
P77/WAIT
P77/WAIT
P77/HA0
39
31
39
VCC
VCC
VCC
40
32
40
A15
P27/A 15
P27
41
33
41
A14
P26/A 14
P26
42
34
42
A13
P25/A 13
P25
43
35
43
A12
P24/A 12
P24
44
36
44
A11
P23/A 11
P23
—
—
45
VSS
VSS
VSS
45
37
46
A10
P22/A 10
P22
46
38
47
A9
P21/A 9
P21
47
39
48
A8
P20/A 8
P20
—
—
49
VSS
VSS
VSS
—
—
50
VSS
VSS
VSS
17
Table 1-4
Pin Assignments in Each Operating Mode (H8/3202) (cont)
Pin No.
Expanded Modes
Single-Chip Mode
DP-64S FP-64A TFP-80C
Mode 1
Mode 2
Mode 3
48
40
51
VSS
VSS
VSS
49
41
52
A7
P17/A 7
P17
50
42
53
A6
P16/A 6
P16
51
43
54
A5
P15/A 5
P15
52
44
55
A4
P14/A 4
P14
—
—
56
VSS
VSS
VSS
53
45
57
A3
P13/A 3
P13
54
46
58
A2
P12/A 2
P12
55
47
59
A1
P11/A 1
P11
56
48
60
A0
P10/A 0
P10
57
49
61
D0
D0
P30/HDB0
58
50
62
D1
D1
P31/HDB1
59
51
63
D2
D2
P32/HDB2
60
52
64
D3
D3
P33/HDB3
—
—
65
VSS
VSS
VSS
61
53
66
D4
D4
P34/HDB4
62
54
67
D5
D5
P35/HDB5
63
55
68
D6
D6
P36/HDB6
64
56
69
D7
D7
P37/HDB7
—
—
70
VSS
VSS
VSS
18
(2) Pin Functions: Table 1-5 gives a concise description of the function of each pin.
Table 1-5
Pin Functions
Pin No.
Type
Symbol
DC-64S
DP-64S
FP-64A
TFP-80C
I/O Name and Function
Power
VCC
14, 39
6, 31
7, 39
I
Power: Connected to the power
supply. Connect both VCC pins to the
system power supply.
VSS
16, 48
8, 40
I
9, 51
6, 10, 11,
15, 24, 28,
33, 37, 45,
49, 50, 56,
65, 70, 71,
76
Ground: Connected to ground (0 V).
Connect all V SS pins to the system
power supply (0 V).
XTAL
9
1
1
I
Crystal: Connected to a crystal
oscillator. The crystal frequency must
be the same as the desired system
clock frequency. If an external clock is
input at the EXTAL pin, a reversephase clock should be input at the
XTAL pin.
EXTAL
10
2
2
I
External crystal: Connected to a
crystal oscillator or external clock.
The frequency of the external clock
must be the same as the desired
system clock frequency. See section 6,
Clock Pulse Generator, for examples
of connections to a crystal and
external clock.
ø
23
15
19
O
System clock: Supplies the system
clock to peripheral devices.
RES
8
64
80
I
Reset: A low input causes the chip to
reset.
STBY
15
7
8
I
Standby: A transition to the hardware
standby mode (a power-down state)
occurs when a low input is received at
the STBY pin.
O
Address bus: Address output pins.
Clock
System
control
Address
bus
A15 to A 0 40 to 47, 32 to 39, 40 to 44,
49 to 56, 41 to 48 46 to 48,
52 to 55,
57 to 60
19
Table 1-5
Pin Functions (cont)
Pin No.
Symbol
DC-64S
DP-64S
FP-64A
TFP-80C
I/O Name and Function
Data bus D7 to D0
64 to 57
56 to 49
69 to 66,
64 to 61
I/O Data bus: 8-bit bidirectional data bus.
WAIT
38
30
38
I
Wait: Requests the CPU to insert T W
states into the bus cycle when an offchip address is accessed.
RD
37
29
36
O
Read: Goes low to indicate that the
CPU is reading an external address.
WR
36
28
35
O
Write: Goes low to indicate that the
CPU is writing to an external address.
AS
35
27
34
O
Address strobe: Goes low to indicate
that there is a valid address on the
address bus.
NMI
13
5
5
I
Non maskable interrupt: Highestpriority interrupt request. The NMIEG
bit in the system control register
determines whether the interrupt is
requested on the rising or falling edge
of the NMI input.
IRQ0 to
IRQ2
5 to 7
61 to 63
77 to 79
I
Interrupt request 0 to 2: Maskable
interrupt request pins.
11
12
3
4
3
4
I
Mode: Input pins for setting the MCU
operating mode according to the table
below.
Type
Bus
control
Interrupt
signals
Operating MD1,
mode
MD0
control
20
MD1
MD0
Mode
Description
0
1
Mode 1
Expanded
mode with
on-chip ROM
disabled
1
0
Mode 2
Expanded
mode with
on-chip ROM
enabled
1
1
Mode 3
Single-chip
mode
Table 1-5
Pin Functions (cont)
Pin No.
Type
Symbol
DC-64S
DP-64S
FP-64A
TFP-80C
I/O Name and Function
16-bit
freerunning
timer
FTCI
1
57
72
I
FRT counter clock input: Input pin for
an external clock signal for the freerunning counter.
FTOA
2
58
73
O
FRT output compare A: Output pins
controlled by comparator A of the freerunning timer.
FTOB
3
59
74
O
FRT output compare B: Output pins
controlled by comparator B of the freerunning timer.
FTI
4
60
75
I
FRT input capture: Input capture pin
for the free-running timer.
8-bit timer TMO0,
(channel TMO1,
X: except TMOx
H8/3202)
TMCI0,
TMCI1,
FBACKI
18
21
24
10
13
16
13
17
20
O
8-bit timer output (channels 0, 1,
and x): Compare- match output pins
for the 8-bit timers.
17
20
23
9
12
15
12
16
19
I
8-bit timer clock input (channels 0,
1, and x): External clock input pins for
the 8-bit timer counters.
TMRI0,
TMRI1,
FBACKI
19
22
23
11
14
15
14
18
19
I
8-bit timer reset input (channels 0,
1, and x): High input at these pins
resets the 8-bit timers.
TxD0
TxD1
25
28
17
20
21
25
O
Serial transmit data (channels 0
and 1): Data output pins for the serial
communication interface.
RxD0
RxD1
26
29
18
21
22
26
I
Serial receive data (channels 0
and 1): Data input pins for the serial
communication interface.
SCK 0
SCK 1
27
30
19
22
23
27
I/O Serial clock (channels 0 and 1):
Input/output pins for the serial clock
signals.
Serial
communication
interface
(channel
1: except
H8/3212)
21
Table 1-5
Pin Functions (cont)
Pin No.
DC-64S
DP-64S
FP-64A
TFP-80C
I/O Name and Function
P17 to
P10
49 to 56
41 to 48
52 to 55,
57 to 60
I/O Port 1: An 8-bit input/output port with
programmable MOS input pull-ups and
LED driving capability. The direction of
each bit can be selected in the port 1
data direction register (P1DDR).
P27 to
P20
40 to 47
32 to 39
40 to 44,
46 to 48
I/O Port 2: An 8-bit input/output port with
programmable MOS input pull-ups and
LED driving capability. The direction of
each bit can be selected in the port 2
data direction register (P2DDR).
P37 to
P30
64 to 57
56 to 49
69 to 66,
64 to 61
I/O Port 3: An 8-bit input/output port with
programmable MOS input pull-ups and
LED drive capability. The direction of
each bit can be selected in the port 3
data direction register (P3DDR).
P47 to
P40
24 to 17
16 to 9
20 to 16,
14 to 12
I/O Port 4: An 8-bit input/output port. The
direction of each bit (except P46) can
be selected in the port 4 data direction
register (P4DDR).
P55 to
P50
30 to 25
22 to 17
27 to 25,
23 to 21
I/O Port 5: A 6-bit input/output port. The
direction of each bit can be selected in
the port 5 data direction register
(P5DDR).
P66 to
P60
7 to 1
63 to 57
79 to 77,
75 to 72
I/O Port 6: A 7-bit input/output port. The
direction of each bit can be selected in
the port 6 data direction register
(P6DDR).
P77 to
P70
38 to 31
30 to 23
38,
37 to 34,
32 to 29
I/O Port 7: An 8-bit input/output port. The
direction of each bit can be selected in
the port 7 data direction register
(P7DDR).
Type
Symbol
Generalpurpose
I/O
PW15 to
PWM
PW0
timers
(except
H8/3202)
22
40 to 47, 32 to 39, 40 to 44,
49 to 56 41 to 48 46 to 48,
52 to 55,
57 to 60
O
PWM timer outputs: PWM timer pulse
output pins.
Table 1-5
Pin Functions (cont)
Pin No.
Type
Symbol
DC-64S
DP-64S
FP-64A
TFP-80C
I/O Name and Function
Timer
connection
(except
H8/3202)
VSYNCI
HSYNCI
CSYNCI
FBACKI
4
20
22
23
60
12
14
15
75
16
18
19
I
Timer connection inputs: Timer
connection (FRT, TMR1, TMRX) input
pins.
VSYNCO 3
HSYNCO 21
CLAMPO 24
59
13
16
74
17
20
O
Timer connection outputs: Timer
connection (FRT, TMR1, TMRX)
output pins.
I 2C bus
interface
(option)
(channel
1: except
H8/3202)
SCL 0
SCL 1
31
33
23
25
29
31
I/O I 2C clock input/output (channels 0
and 1): I2C clock input/output pin. Has
a bus driving function.
SDA 0
SDA 1
32
34
24
26
30
32
I/O I 2C data input/output (channels 0
and 1): I2C data input/output pin. Has
a bus driving function.
57 to 64
49 to 56
61 to 64
66 to 69
I/O Host interface data bus: Bidirectional
8-bit bus for host interface access by
the host.
35
23
27
15
34
19
I
Chip select 1 and 2: Input pins for
selecting host interface channel 1 or
channel 2.
IOR
37
29
36
I
I/O read: Input pin that enables reads
on the host interface.
IOW
36
28
35
I
I/O write: Input pin that enables writes
to the host interface.
HA 0
38
30
38
I
Command/data: Input pin that
indicates a data access or command
access.
GA20
24
16
20
O
GATE A20: GATE A 20 control signal
output pin.
HIRQ1
HIRQ11
HIRQ12
21
20
22
13
12
14
17
16
18
O
Host interrupt 1, 11, 12: Output pins
for interrupt requests to the host.
1 to 4
31 to 34
57 to 60
23 to 26
72 to 75
29 to 32
I
Keyboard input: Input pins for a
matrix keyboard. (PI1 to PI7 and P20
to P27 are normally used as keyboard
scan outputs, enabling a maximum 16output × 8-input, 128-key matrix to be
configured. The number of keys can
be increased by using other port
outputs.)
HDB0 to
Host
interface HDB7
(HIF)
(except
CS 1
H8/3212)
CS 2
Keyboard KEYIN0
control
to
(except
KEYIN7
H8/3212)
23
24
Section 2 CPU
2.1
Overview
The H8/3217 Series has the generic H8/300 CPU: an 8-bit central processing unit with a speedoriented architecture featuring sixteen general registers. This section describes the CPU features
and functions, including a concise description of the addressing modes and instruction set. For
further details on the instructions, see the H8/300 Series Programming Manual.
2.1.1
Features
The main features of the H8/300 CPU are listed below.
• Two-way register configuration
— Sixteen 8-bit general registers, or
— Eight 16-bit general registers
• Instruction set with 57 basic instructions, including:
— Multiply and divide instructions
— Powerful bit-manipulation instructions
• Eight addressing modes
— Register direct (Rn)
— Register indirect (@Rn)
— Register indirect with displacement (@(d:16, Rn))
— Register indirect with post-increment or pre-decrement (@Rn+ or @–Rn)
— Absolute address (@aa:8 or @aa:16)
— Immediate (#xx:8 or #xx:16)
— PC-relative (@(d:8, PC))
— Memory indirect (@@aa:8)
• Maximum 64-kbyte address space
• High-speed operation
— All frequently-used instructions are executed two to four states
— The maximum clock rate is 16 MHz/5 V, 12 MHz/4 V, or 10 MHz/3 V (ø clock)
— 8- or 16-bit register-register add or subtract: 125 ns (16 MHz), 167 ns (12 MHz) or 200 ns
(10 MHz)
— 8 × 8-bit multiply: 875 ns (16 MHz), 1167 ns (12 MHz) or 1400 ns (10 MHz)
— 16 ÷ 8-bit divide: 875 ns (16 MHz), 1167 ns (12 MHz) or 1400 ns (10 MHz)
25
• Power-down mode
— SLEEP instruction
2.1.2
Address Space
The H8/300 CPU supports an address space of up to 64 kbytes for storing program code and data.
The memory map is different for each mode (modes 1, 2, and 3). See section 3.5, Address Space
Maps for Each Operating Mode, for details.
2.1.3
Register Configuration
Figure 2-1 shows the register structure of the CPU. There are two groups of registers: the general
registers and control registers.
General registers (Rn)
7
0 7
0
R0H
R0L
R1H
R1L
R2H
R2L
R3H
R3L
R4H
R4L
R5H
R5L
R6H
R6L
R7H
(SP)
SP: Stack pointer
R7L
Control registers (CR)
15
0
PC
CCR
7 6 5 4 3 2 1 0
I UHUNZ VC
PC: Program counter
CCR: Condition code register
Carry flag
Overflow flag
Zero flag
Negative flag
Half-carry flag
Interrupt mask bit
User bit
User bit
Figure 2-1 CPU Registers
26
2.2
Register Descriptions
2.2.1
General Registers
All the general registers can be used as both data registers and address registers. When used as
address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as
data registers, they can be accessed as 16-bit registers, or the high and low bytes can be accessed
separately as 8-bit registers.
R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and
subroutine calls. In assembly-language coding, R7 can also be denoted by the letters SP. As
indicated in figure 2-2, R7 (SP) points to the top of the stack.
Unused area
SP (R7)
Stack area
Figure 2-2 Stack Pointer
2.2.2
Control Registers
The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code
register (CCR).
(1) Program Counter (PC): This 16-bit register indicates the address of the next instruction the
CPU will execute. Each instruction is accessed in 16 bits (1 word), so the least significant bit of
the PC is ignored (always regarded as 0).
(2) Condition Code Register (CCR): This 8-bit register contains internal status information,
including carry (C), overflow (V), zero (Z), negative (N), and half-carry (H) flags and the interrupt
mask bit (I).
Bit 7—Interrupt Mask Bit (I): When this bit is set to 1, all interrupts except NMI are masked.
This bit is set to 1 automatically by a reset and at the start of interrupt handling.
27
Bit 6—User Bit (U): This bit can be written and read by software for its own purposes (using the
LDC, STC, ANDC, ORC, and XORC instructions).
Bit 5—Half-Carry (H): This bit is set to 1 when the ADD.B, ADDX.B, SUB.B, SUBX.B,
NEG.B, or CMP.B instruction causes a carry or borrow out of bit 3, and is cleared to 0 otherwise.
Similarly, it is set to 1 when the ADD.W, SUB.W, or CMP.W instruction causes a carry or borrow
out of bit 11, and cleared to 0 otherwise. It is used implicitly in the DAA and DAS instructions.
Bit 4—User Bit (U): This bit can be written and read by software for its own purposes (using the
LDC, STC, ANDC, ORC, and XORC instructions).
Bit 3—Negative (N): This bit indicates the most significant bit (sign bit) of the result of an
instruction.
Bit 2—Zero (Z): This bit is set to 1 to indicate a zero result and cleared to 0 to indicate a nonzero
result.
Bit 1—Overflow (V): This bit is set to 1 when an arithmetic overflow occurs, and cleared to 0 at
other times.
Bit 0—Carry (C): This bit is used by:
• Add and subtract instructions, to indicate a carry or borrow at the most significant bit of the
result
• Shift and rotate instructions, to store the value shifted out of the most significant or least
significant bit
• Bit manipulation and bit load instructions, as a bit accumulator
The LDC, STC, ANDC, ORC, and XORC instructions enable the CPU to load and store the CCR,
and to set or clear selected bits by logic operations. The N, Z, V, and C flags are used in
conditional branching instructions (Bcc).
Some instructions leave some or all of the flag bits unchanged. The action of each instruction on
the flag bits is shown in Appendix A.1, Instruction Set List. See the H8/300 Series Programming
Manual for further details.
2.2.3
Initial Register Values
When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt
mask bit (I) in the CCR is set to 1. The other CCR bits and the general registers are not initialized.
In particular, the stack pointer (R7) is not initialized. To prevent program crashes the stack pointer
should be initialized by software, by the first instruction executed after a reset.
28
2.3
Data Formats
The H8/300 CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word)
data.
• Bit manipulation instructions operate on 1-bit data specified as bit n (n = 0, 1, 2, ..., 7) in a byte
operand.
• All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
• The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed
BCD form. Each nibble of the byte is treated as a decimal digit.
• The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and
DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
29
2.3.1
Data Formats in General Registers
Data of all the sizes above can be stored in general registers as shown in figure 2-3.
Data Type
Register
No.
Data Format
7
1-bit data
RnH
7
0
6
5
4
3
2
1
0
Don’t care
7
1-bit data
RnL
Byte data
RnH
Byte data
RnL
Word data
Rn
4-bit BCD data
RnH
Don’t care
7
7
0
MSB
LSB
Don’t care
0
6
5
2
1
0
Don’t care
7
0
MSB
LSB
15
0
LSB
4
3
Upper digit
0
Lower digit
Don’t care
7
Don’t care
RnL
4
Upper digit
Legend
RnH: Upper digit of general register
RnL: Lower digit of general register
MSB: Most significant bit
LSB: Least significant bit
Figure 2-3 Register Data Formats
30
3
MSB
7
4-bit BCD data
4
0
3
Lower digit
2.3.2
Memory Data Formats
Figure 2-4 indicates the data formats in memory.
Word data stored in memory must always begin at an even address. In word access the least
significant bit of the address is regarded as 0. If an odd address is specified, no address error
occurs but the access is performed at the preceding even address. This rule affects MOV.W
instructions and branching instructions, and implies that only even addresses should be stored in
the vector table.
Data Type
Address
Data Format
7
1-bit data
Address n
7
Byte data
Address n
MSB
Even address
MSB
Word data
Odd address
Byte data (CCR) on stack
Word data on stack
0
6
5
4
3
2
1
0
LSB
Upper 8 bits
Lower 8 bits
LSB
MSB
CCR
LSB
Odd address
MSB
CCR*
LSB
Even address
MSB
Even address
Odd address
LSB
Note: * Ignored on returning
Legend
CCR: Condition code register
Figure 2-4 Memory Data Formats
The stack must always be accessed a word at a time. When the CCR is pushed on the stack, two
identical copies of the CCR are pushed to make a complete word. When they are returned, the
lower byte is ignored.
31
2.4
Addressing Modes
2.4.1
Addressing Modes
The H8/300 CPU supports eight addressing modes. Each instruction uses a subset of these
addressing modes.
(1) Register Direct—Rn: The register field of the instruction specifies an 8- or 16-bit general
register containing the operand. In most cases the general register is accessed as an 8-bit register.
Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and
DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.
(2) Register indirect—@Rn: The register field of the instruction specifies a 16-bit general
register containing the address of the operand.
(3) Register Indirect with Displacement—@(d:16, Rn): This mode, which is used only in
MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and
4) which is added to the contents of the specified general register to obtain the operand address.
For the MOV.W instruction, the resulting address must be even.
(4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @–Rn:
• Register indirect with Post-Increment—@Rn+
The @Rn+ mode is used with MOV instructions that load registers from memory. It is similar
to the register indirect mode, but the 16-bit general register specified in the register field of the
instruction is incremented after the operand is accessed. The size of the increment is 1 or 2
depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the original
contents of the 16-bit general register must be even.
• Register Indirect with Pre-Decrement—@–Rn
The @–Rn mode is used with MOV instructions that store register contents to memory. It is
similar to the register indirect mode, but the 16-bit general register specified in the register field
of the instruction is decremented before the operand is accessed. The size of the decrement is 1
or 2 depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the
original contents of the 16-bit general register must be even.
(5) Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address of the
operand in memory. The MOV.B instruction uses an 8-bit absolute address of the form H'FFxx.
The upper 8 bits are assumed to be 1, so the possible address range is H'FF00 to H'FFFF (65280 to
65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.
(6) Immediate—#xx:8 or #xx:16: The instruction contains an 8-bit operand in its second byte, or
a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit
32
immediate values.
The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit
manipulation instructions contain 3-bit immediate data (#xx:3) in the second or fourth byte of the
instruction, specifying a bit number.
(7) PC-Relative—@(d:8, PC): This mode is used to generate branch addresses in the Bcc and
BSR instructions. An 8-bit value in byte 2 of the instruction code is added as a sign-extended
value to the program counter contents. The result must be an even number. The possible branching
range is –126 to +128 bytes (–63 to +64 words) from the current address.
(8) Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The
second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF (0
to 255). The word located at this address contains the branch address. Note that part of this area is
located in the vector table. See section 3.5, Address Space Maps for Each Operating Mode, for
details.
If an odd address is specified as a branch destination or as the operand address of a MOV.W
instruction, the least significant bit is regarded as 0, causing word access to be performed at the
address preceding the specified address. See section 2.3.2, Memory Data Formats, for further
information.
2.4.2
Effective Address Calculation
Table 2-2 shows how an effective address (EA) is calculated in each addressing mode.
Arithmetic and logic instructions (ADD.B, ADDX, SUBX, CMP.B, AND, OR, XOR instructions)
use (1) register direct and (6) immediate addressing modes.
Data transfer instructions can use all addressing modes except (7) program-counter relative and (8)
memory indirect.
Bit manipulation instructions can use (1) register direct, (2) register indirect , or (5) absolute
(@aa:8) addressing mode to specify an operand, and (1) register direct (BSET, BCLR, BNOT, and
BTST instructions) or (6) immediate (3-bit) addressing mode to specify a bit number in the
operand.
33
34
(4)
(3)
(2)
8 7
regm
op
7 6
reg
4 3
4 3
regn
0
0
op
disp
7 6
reg
4 3
0
op
7 6
4 3
reg
0
15
op
7 6
reg
4 3
0
• Register indirect with pre-decrement,
@–Rn
15
Register indirect with post-increment or
pre-decrement
• Register indirect with post-increment,
@Rn+
15
Register indirect with displacement
(@d:16, Rn)
15
Register indirect (@Rn)
op
Register direct, (Rn)
(1)
15
Addressing Mode and
Instruction Format
No.
Table 2-2 Effective Address Calculation
0
0
0
1 or 2
reg contents (16 bits)
1 or 2
reg contents (16 bits)
disp
reg contents (16 bits)
reg contents (16 bits)
0
regm
0
3
regn
15
15
15
15
Operand is regm/n contents
3
Effective Address (EA)
Incremented or decremented by 1 if operand
is byte size, and by 2 if word size
15
15
15
15
Effective Address Calculation
0
0
0
0
0
35
(7)
(6)
(5)
No.
op
op
IMM
op
8 7
abs
op
8 7
IMM
abs
15
op
8 7
disp
Program-counter relative
@(d:8, PC)
15
#xx:16
15
Immediate
#xx:8
15
@aa:16
15
Absolute address
@aa:8
Addressing Mode and
Instruction Format
0
0
0
0
0
PC contents
Sign extension
15
disp
Effective Address Calculation
Table 2-2 Effective Address Calculation (cont)
0
H'FF
8 7
0
0
15
0
Operand is 1- or 2-byte immediate data
15
15
Effective Address (EA)
36
Legend
reg, regm, regn:
op:
disp:
IMM:
abs:
op
abs
Register field
Operation field
Displacement
Immediate data
Absolute address
8 7
Memory indirect, @@aa:8
(8)
15
Addressing Mode and
Instruction Format
No.
0
15
8 7
Memory contents (16 bits)
H'00
Effective Address Calculation
Table 2-2 Effective Address Calculation (cont)
0
15
Effective Address (EA)
0
2.5
Instruction Set
Table 2-1 lists the H8/300 CPU instruction set.
Table 2-1
Instruction Classification
Function
Instructions
MOVTPE *1,
Types
MOVFPE*1,
PUSH*2,
POP*2
Data transfer
MOV,
Arithmetic operations
ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS,
DAA, DAS, MULXU, DIVXU, CMP, NEG
3
14
Logic operations
AND, OR, XOR, NOT
4
Shift
SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL,
ROTXR
8
Bit manipulation
BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR,
BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
14
Branch
Bcc*3, JMP, BSR, JSR, RTS
5
System control
RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP
8
Block data transfer
EEPMOV
1
Total 57
Notes: 1.
2.
3.
These instructions cannot be used with the H8/3217 Series.
PUSH Rn is equivalent to MOV.W Rn, @–SP.
POP Rn is equivalent to MOV.W @SP+, Rn.
Bcc is a conditional branch instruction in which cc represents a condition code.
The following sections give a concise summary of the instructions in each category, and indicate
the bit patterns of their object code. The notation used is defined next.
37
Operation Notation
Rd
General register (destination)
op
Operation field
Rs
General register (source)
disp
Displacement
Rn, Rm
General register
abs
Absolute address
rn, rm
General register field
B
Byte
<EAs>
Effective address: general
register or memory location
W
Word
+
Addition
(EAd)
Destination operand
–
Subtraction
(EAs)
Source operand
×
Multiplication
SP
Stack pointer
÷
Division
PC
Program counter
∧
Logical AND
CCR
Condition code register
∨
Logical OR
N
N (negative) bit of CCR
⊕
Exclusive logical OR
Z
Z (zero) bit of CCR
→
Move
V
V (overflow) bit of CCR
↔
Exchange
C
C (carry) bit of CCR
¬
NOT (logical complement)
#imm
Immediate data
cc
Condition field
#xx:3
3-bit immediate data
#xx:8
8-bit immediate data
#xx:16
16-bit immediate data
38
2.5.1
Data Transfer Instructions
Table 2-2 describes the data transfer instructions. Figure 2-5 shows their object code formats.
Table 2-2
Data Transfer Instructions
Instruction
Size*
Function
MOV
B/W
(EAs) → Rd, Rs → (EAd)
Moves data between two general registers or between a general
register and memory, or moves immediate data to a general register.
The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @–Rn, and
@Rn+ addressing modes are available for byte or word data. The
@aa:8 addressing mode is available for byte data only.
The @–R7 and @R7+ modes require word operands. Do not specify
byte size for these two modes.
MOVTPE
B
Cannot be used with the H8/3217 Series.
MOVFPE
B
Cannot be used with the H8/3217 Series.
PUSH
W
Rn → @–SP
Pushes a 16-bit general register onto the stack. Equivalent to MOV.W
Rn, @–SP.
POP
W
@SP+ → Rn
Pops a 16-bit general register from the stack. Equivalent to MOV.W
@SP+, Rn.
Note: * Size: operand size
B: Byte
W: Word
39
15
8
7
op
0
rm
15
8
7
op
0
rm
15
8
rn
7
op
8
rm
rn
rm
rn
@(d:16, Rm) → Rn,
or Rn → @(d:16, Rm)
7
op
15
8
op
0
7
rn
15
0
abs
8
7
8
7
rn
15
0
#xx:8 → Rn
#imm
8
@aa:8 → Rn,
or Rn → @aa:8
@aa:16 → Rn,
or Rn → @aa:16
rn
abs
op
@Rm+ → Rn,
or Rn → @–Rm
0
op
15
Rn → @Rm,
or @Rm → Rn
0
disp
15
MOV
Rm → Rn
rn
7
0
op
rn
#xx:16 → Rn
#imm
15
8
7
op
0
MOVFPE, MOVTPE
MOVFPE: d = 0
MOVTPE: D = 1
rn
abs
15
8
7
op
0
rn
PUSH, POP
Legend
op:
Operation field
di:
Direction field (0-load from; 1-store to)
rm, rn: Register field
disp: Displacement
abs:
Absolute address
#imm: Immediate data
Figure 2-5 Data Transfer Instruction Codes
40
2.5.2
Arithmetic Operations
Table 2-3 describes the arithmetic instructions. See figure 2-6 in section 2.5.4, Shift Operations for
their object codes.
Table 2-3
Arithmetic Instructions
Instruction
Size*
Function
ADD
SUB
B/W
Rd ± Rs → Rd, Rd + #imm → Rd
Performs addition or subtraction on data in two general registers, or
addition on immediate data and data in a general register. Immediate
data cannot be subtracted from data in a general register. Word data
can be added or subtracted only when both words are in general
registers.
ADDX
SUBX
B
Rd ± Rs ± C → Rd, Rd ± #imm ± C → Rd
Performs addition or subtraction with carry or borrow on byte data in
two general registers, or addition or subtraction on immediate data and
data in a general register.
INC
DEC
B
Rd ± #1 → Rd
Increments or decrements a general register.
ADDS
SUBS
W
Rd ± #imm → Rd
Adds or subtracts immediate data to or from data in a general register.
The immediate data must be 1 or 2.
DAA
DAS
B
Rd decimal adjust → Rd
Decimal-adjusts (adjusts to packed BCD) an addition or subtraction
result in a general register by referring to the CCR.
MULXU
B
Rd × Rs → Rd
Performs 8-bit × 8-bit unsigned multiplication on data in two general
registers, providing a 16-bit result.
DIVXU
B
Rd ÷ Rs → Rd
Performs 16-bit ÷ 8-bit unsigned division on data in two general
registers, providing an 8-bit quotient and 8-bit remainder.
CMP
B/W
Rd – Rs, Rd – #imm
Compares data in a general register with data in another general
register or with immediate data. Word data can be compared only
between two general registers.
NEG
B
0 – Rd → Rd
Obtains the two’s complement (arithmetic complement) of data in a
general register.
Note: * Size: operand size
B: Byte
W: Word
41
2.5.3
Logic Operations
Table 2-4 describes the four instructions that perform logic operations. See figure 2-6 in section
2.5.4, Shift Operations for their object codes.
Table 2-4
Logic Operation Instructions
Instruction
Size*
Function
AND
B
Rd ∧ Rs → Rd, Rd ∧ #imm → Rd
Performs a logical AND operation on a general register and another
general register or immediate data.
OR
B
Rd ∨ Rs → Rd, Rd ∨ #imm → Rd
Performs a logical OR operation on a general register and another
general register or immediate data.
XOR
B
Rd ⊕ Rs → Rd, Rd ⊕ #imm → Rd
Performs a logical exclusive OR operation on a general register and
another general register or immediate data.
NOT
B
¬ (Rd) → (Rd)
Obtains the one’s complement (logical complement) of general register
contents.
Note: * Size: operand size
B: Byte
2.5.4
Shift Operations
Table 2-5 describes the eight shift instructions. Figure 2-6 shows the object code formats of the
arithmetic, logic, and shift instructions.
Table 2-5
Shift Instructions
Instruction
Size*
Function
SHAL
SHAR
B
Rd shift → Rd
Performs an arithmetic shift operation on general register contents.
SHLL
SHLR
B
Rd shift → Rd
Performs a logical shift operation on general register contents.
ROTL
ROTR
B
Rd rotate → Rd
Rotates general register contents.
ROTXL
ROTXR
B
Rd rotate through carry → Rd
Rotates general register contents through the C (carry) bit.
Note: * Size: operand size
B: Byte
42
15
8
7
op
0
rm
15
8
7
0
op
8
7
op
0
rm
15
8
rn
7
MULXU, DIVXU
0
rn
ADD, ADDX, SUBX,
CMP (#xx:8)
#imm
15
8
7
op
0
rm
15
8
op
ADDS, SUBS, INC, DEC,
DAA, DAS, NEG, NOT
rn
15
op
ADD, SUB, CMP, ADDX,
SUBX (Rm)
rn
7
rn
15
AND, OR, XOR (Rm)
0
#imm
8
op
rn
AND, OR, XOR (#xx:8)
7
0
rn
SHAL, SHAR, SHLL, SHLR,
ROTL, ROTR, ROTXL, ROTXR
Legend
Operation field
op:
rm, rn: Register field
#imm: Immediate data
Figure 2-6 Arithmetic, Logic, and Shift Instruction Codes
43
2.5.5
Bit Manipulations
Table 2-6 describes the bit-manipulation instructions. Figure 2-7 shows their object code formats.
Table 2-6
Bit-Manipulation Instructions
Instruction
Size*
Function
BSET
B
1 → (<bit-No.> of <EAd>)
Sets a specified bit in a general register or memory to 1. The bit is
specified by a bit number, given in 3-bit immediate data or the lower
three bits of a general register.
BCLR
B
0 → (<bit-No.> of <EAd>)
Clears a specified bit in a general register or memory to 0. The bit is
specified by a bit number, given in 3-bit immediate data or the lower
three bits of a general register.
BNOT
B
¬(<bit-No.> of <EAd>) → (<bit-No.> of <EAd>)
Inverts a specified bit in a general register or memory. The bit is
specified by a bit number, given in 3-bit immediate data or the lower
three bits of a general register.
BTST
B
¬ (<bit-No.> of <EAd>) → Z
Tests a specified bit in a general register or memory and sets or clears
the Z flag accordingly. The bit is specified by a bit number, given in 3-bit
immediate data or the lower three bits of a general register.
BAND
B
C ∧ (<bit-No.> of <EAd>) → C
ANDs the C flag with a specified bit in a general register or memory.
C ∧ [¬ (<bit-No.> of <EAd>)] → C
ANDs the C flag with the inverse of a specified bit in a general register
or memory.
BIAND
The bit number is specified by 3-bit immediate data.
BOR
B
C ∨ (<bit-No.> of <EAd>) → C
ORs the C flag with a specified bit in a general register or memory.
C ∨ [¬ (<bit-No.> of <EAd>)] → C
ORs the C flag with the inverse of a specified bit in a general register or
memory.
BIOR
The bit number is specified by 3-bit immediate data.
BXOR
B
C ⊕ (<bit-No.> of <EAd>) → C
XORs the C flag with a specified bit in a general register or memory.
BIXOR
B
C ⊕ ¬ [(<bit-No.> of <EAd>)] → C
XORs the C flag with the inverse of a specified bit in a general register
or memory.
The bit number is specified by 3-bit immediate data.
44
Table 2-6
Bit-Manipulation Instructions (cont)
Instruction
Size*
Function
BLD
B
(<bit-No.> of <EAd>) → C
Copies a specified bit in a general register or memory to the C flag.
¬ (<bit-No.> of <EAd>) → C
Copies the inverse of a specified bit in a general register or memory to
the C flag.
BILD
The bit number is specified by 3-bit immediate data.
BST
BIST
B
C → (<bit-No.> of <EAd>)
Copies the C flag to a specified bit in a general register or memory.
¬ C → (<bit-No.> of <EAd>)
Copies the inverse of the C flag to a specified bit in a general register or
memory.
The bit number is specified by 3-bit immediate data.
Note: * Size: operand size
B: Byte
Notes on Bit Manipulation Instructions: BSET, BCLR, BNOT, BST, and BIST are readmodify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte
back. Care is required when these instructions are applied to registers with write-only bits and to
the I/O port registers.
Order
Operation
Read
Read one data byte at the specified address
Modify
Modify one bit in the data byte
Write
Write the modified data byte back to the specified address
Example: BCLR is executed to clear bit 0 in the port 4 data direction register (P4DDR) under the
following conditions.
P4 7:
Input pin, Low
Input pin, High
P4 6:
P4 5–P4 0: Output pins, Low
The intended purpose of this BCLR instruction is to switch P40 from output to input.
45
Before Execution of BCLR Instruction
P47
P46
P45
P44
P43
P42
P41
P40
Input/output
Input
Input
Output
Output
Output
Output
Output
Output
Pin state
Low
High
Low
Low
Low
Low
Low
Low
DDR
0
0
1
1
1
1
1
1
DR
1
0
0
0
0
0
0
0
Execution of BCLR Instruction
BCLR.B
; Clear bit 0 in data direction register
#0, @P4DDR
After Execution of BCLR Instruction
P47
P46
P45
P44
P43
P42
P41
P40
Input/output
Output
Output
Output
Output
Output
Output
Output
Input
Pin state
Low
High
Low
Low
Low
Low
Low
High
DDR
1
1
1
1
1
1
1
0
DR
1
0
0
0
0
0
0
0
Explanation: To execute the BCLR instruction, the CPU begins by reading P4DDR. Since
P4DDR is a write-only register, it is read as H'FF, even though its true value is H'3F.
Next the CPU clears bit 0 of the read data, changing the value to H'FE.
Finally, the CPU writes this value (H'FE) back to P4DDR to complete the BCLR instruction.
As a result, P40DDR is cleared to 0, making P40 an input pin. In addition, P47DDR and P46DDR
are set to 1, making P4 7 and P46 output pins.
46
BSET, BCLR, BNOT, BTST
15
8
7
op
15
8
8
#imm
rn
rm
rn
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
7
op
15
0
0
Operand: register direct (Rn)
Bit No.: register direct (Rm)
7
0
rn
0
0
0
#imm
0
0
0
op
rn
0
0
0
op
rm
0
0
0
op
op
15
8
15
8
7
0 Operand: register indirect (@Rn)
Bit No.: immediate (#xx:3)
0
0
7
0 Operand: register indirect (@Rn)
Bit No.: register direct (Rm)
0
0
op
abs
op
#imm
15
8
0
0
0
7
0
0
op
abs
op
Operand: absolute (@aa:8)
Bit No.: immediate (#xx:3)
rm
0
0
0
0
Operand: absolute (@aa:8)
Bit No.: register direct (Rm)
BAND, BOR, BXOR, BLD, BST
15
8
7
op
0
#imm
15
8
7
op
op
15
8
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
rn
0
rn
0
0
0
#imm
0
0
0
7
0 Operand: register indirect (@Rn)
Bit No.: immediate (#xx:3)
0
0
op
abs
op
#imm
0
0
0
0
Operand: absolute (@aa:8)
Bit No.: immediate (#xx:3)
Legend
Operation field
op:
rm, rn: Register field
abs:
Absolute address
#imm: Immediate data
Figure 2-7 Bit Manipulation Instruction Codes
47
BIAND, BIOR, BIXOR, BILD, BIST
15
8
7
op
15
#imm
8
op
8
Operand: register direct (Rn)
Bit No.: immediate (#xx:3)
rn
7
op
15
0
0
rn
0
0
0
#imm
0
0
0
7
0 Operand: register indirect (@Rn)
Bit No.: immediate (#xx:3)
0
0
op
abs
op
#imm
0
0
0
0
Operand: absolute (@aa:8)
Bit No.: immediate (#xx:3)
Legend
Operation field
op:
rm, rn: Register field
abs:
Absolute address
#imm: Immediate data
Figure 2-7 Bit Manipulation Instruction Codes (cont)
48
2.5.6
Branching Instructions
Table 2-7 describes the branching instructions. Figure 2-8 shows their object code formats.
Table 2-7
Branching Instructions
Instruction
Size
Bcc
—
Function
Branches if condition cc is true.
Mnemonic
cc Field
Description
Condition
BRA (BT)
0000
Always (true)
Always
BRN (BF)
0001
Never (false)
Never
BHI
0010
High
C∨Z=0
BLS
0011
Low or same
C∨Z=1
BCC (BHS)
0100
Carry clear
(high or same)
C=0
BCS (BLO)
0101
Carry set (low)
C=1
BNE
0110
Not equal
Z=0
BEQ
0111
Equal
Z=1
BVC
1000
Overflow clear
V=0
BVS
1001
Overflow set
V=1
BPL
1010
Plus
N=0
BMI
1011
Minus
N=1
BGE
1100
Greater or equal
N⊕V=0
BLT
1101
Less than
N⊕V=1
BGT
1110
Greater than
Z ∨ (N ⊕ V) = 0
BLE
1111
Less or equal
Z ∨ (N ⊕ V) = 1
JMP
—
Branches unconditionally to a specified address.
JSR
—
Branches to a subroutine at a specified address.
BSR
—
Branches to a subroutine at a specified displacement from the current
address.
RTS
—
Returns from a subroutine
49
15
8
op
7
0
cc
15
disp
8
7
op
0
rm
15
Bcc
8
0
0
0
7
0
JMP (@Rm)
0
op
JMP (@aa:16)
abs
15
8
7
0
op
abs
15
8
JMP (@@aa:8)
7
0
op
disp
15
8
7
op
0
rm
15
BSR
8
0
0
0
7
0
JSR (@Rm)
0
op
JSR (@aa:16)
abs
15
8
7
op
0
abs
15
8
7
op
Legend
op: Operation field
cc: Condition field
rm: Register field
disp: Displacement
abs: Absolute address
Figure 2-8 Branching Instruction Codes
50
JSR (@@aa:8)
0
RTS
2.5.7
System Control Instructions
Table 2-8 describes the system control instructions. Figure 2-9 shows their object code formats.
Table 2-8
System Control Instructions
Instruction
Size*
Function
RTE
—
Returns from an exception-handling routine.
SLEEP
—
Causes a transition to the power-down state.
LDC
B
Rs → CCR, #imm → CCR
Moves immediate data or general register contents to the condition
code register.
STC
B
CCR → Rd
Copies the condition code register to a specified general register.
ANDC
B
CCR ∧ #imm → CCR
Logically ANDs the condition code register with immediate data.
ORC
B
CCR ∨ #imm → CCR
Logically ORs the condition code register with immediate data.
XORC
B
CCR ⊕ #imm → CCR
Logically exclusive-ORs the condition code register with immediate
data.
NOP
—
PC + 2 → PC
Only increments the program counter.
Note: * Size: operand size
B: Byte
51
15
8
7
0
op
15
8
RTE, SLEEP, NOP
7
0
op
15
rn
8
7
LDC, STC (Rn)
0
op
#imm
ANDC, ORC, XORC,
LDC (#xx:8)
Legend
op:
Operation field
rn:
Register field
#imm: Immediate data
Figure 2-9 System Control Instruction Codes
2.5.8
Block Data Transfer Instruction
Table 2-9 describes the EEPMOV instruction. Figure 2-10 shows its object code format.
Table 2-9
Block Data Transfer Instruction
Instruction
Size
Function
EEPMOV
—
if R4L ≠ 0 then
repeat
@R5+ → @R6+
R4L – 1 → R4L
until
R4L = 0
else next;
Moves a data block according to parameters set in general registers
R4L, R5, and R6.
R4L: size of block (bytes)
R5:
starting source address
R6:
starting destination address
Execution of the next instruction starts as soon as the block transfer
is completed.
52
15
8
7
0
op
op
Legend
op: Operation field
Figure 2-10 Block Data Transfer Instruction
Notes on EEPMOV Instruction
• The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes
specified by R4L from the address specified by R5 to the address specified by R6.
R5 →
← R6
R5 + R4L →
← R6 + R4L
• When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not
exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of
the instruction.
R5 →
R5 + R4L →
← R6
H'FFFF
Not allowed
← R6 + R4L
53
2.6
CPU States
The CPU has three states: the program execution state, exception-handling state, and power-down
state. The power-down state is further divided into three modes: the sleep mode, software standby
mode, and hardware standby mode. Figure 2-11 summarizes these states, and figure 2-12 shows a
map of the state transitions.
State
Program execution state
The CPU executes successive program instructions.
Exception-handling state
A transient state in which the CPU changes the processing flow
due to a reset or an interrupt
Sleep mode
Power-down state
A state in which some or
all of the chip functions are
stopped to conserve power.
Software standby mode
Hardware standby mode
Figure 2-11 Operating States
54
Program
execution state
Interrupt
request
Exception
handing
Exceptionhandling state
RES = 1
Interrupt request
NMI or IRQ0
to IRQ2 and IRQ6
input strobe interrupt
STBY = 1, RES = 0
Reset state
SLEEP instruction
with SSBY bit set
SLEEP
instruction
Sleep mode
Software
standby mode
Hardware
standby mode
Power-down state
Notes: 1. A transition to the reset state occurs when RES goes low, except when the chip
is in the hardware standby mode.
2. A transition from any state to the hardware standby mode occurs when STBY
goes low.
Figure 2-12 State Transitions
2.6.1
Program Execution State
In this state the CPU executes program instructions in sequence. The main program, subroutines,
and interrupt-handling routines are all executed in this state.
2.6.2
Exception-Handling State
The exception-handling state is a transient state that occurs when the CPU is reset or accepts an
interrupt. In this state the CPU carries out a hardware-controlled sequence that prepares it to
execute a user-coded exception-handling routine.
In the hardware exception-handling sequence the CPU does the following:
1.
2.
3.
Saves the program counter and condition code register to the stack (except in the case of a
reset).
Sets the interrupt mask (I) bit in the condition code register to 1.
Fetches the start address of the exception-handling routine from the vector table.
55
4.
Branches to that address, returning to the program execution state.
See section 4, Exception Handling, for further information on the exception-handling state.
2.6.3
Power-Down State
The power-down state includes three modes: the sleep mode, the software standby mode, and the
hardware standby mode.
(1) Sleep Mode: The sleep mode is entered when a SLEEP instruction is executed. The CPU
halts, but CPU register contents remain unchanged and the on-chip supporting modules continue
to function.
When an interrupt or reset signal is received, the CPU returns through the exception-handling state
to the program execution state.
(2) Software Standby Mode: The software standby mode is entered if the SLEEP instruction is
executed while the SSBY (Software Standby) bit in the system control register (SYSCR) is set.
The CPU and all on-chip supporting modules halt. The on-chip supporting modules are initialized,
but the contents of the on-chip RAM and CPU registers remain unchanged. I/O port outputs also
remain unchanged.
(3) Hardware Standby Mode: The hardware standby mode is entered when the input at the
STBY pin goes low. All chip functions halt, including I/O port output. The on-chip supporting
modules are initialized, but on-chip RAM contents are held.
See section 18, Power-Down State, for further information.
2.7
Access Timing and Bus Cycle
The CPU is driven by the system clock (ø). The period from one rising edge of the system clock to
the next is referred to as a “state.”
Memory access is performed in a two- or three-state bus cycle as described below. Different
accesses are performed to on-chip memory, the on-chip register field, and external devices. For
more detailed timing diagrams of the bus cycles, see section 19, Electrical Specifications.
2.7.1
Access to On-Chip Memory (RAM and ROM)
On-chip ROM and RAM are accessed in a cycle of two states designated T1 and T 2. Either byte or
word data can be accessed, via a 16-bit data bus. Figure 2-13 shows the on-chip memory access
cycle. Figure 2-14 shows the associated pin states.
56
Bus cycle
T2 state
T1 state
ø
Internal address bus
Address
Internal read signal
Internal data bus (read)
Read data
Internal write signal
Internal data bus (write)
Write data
Figure 2-13 On-Chip Memory Access Cycle
57
Bus cycle
T2 state
T1 state
ø
Address bus
Address
AS: High
RD: High
WR: High
Data bus:
High impedance state
Figure 2-14 Pin States during On-Chip Memory Access Cycle
58
2.7.2
Access to On-Chip Register Field and External Devices
The on-chip register field (I/O ports, dual-port RAM, on-chip supporting module registers, etc.)
and external devices are accessed in a cycle consisting of three states: T1, T2, and T3. Only one
byte of data can be accessed per cycle, via an 8-bit data bus. Access to word data or instruction
codes requires two consecutive cycles (six states).
Figure 2-15 shows the access cycle for the on-chip register field. Figure 2-16 shows the associated
pin states. Figures 2-17 (a) and (b) show the read and write access timing for external devices.
Bus cycle
T1 state
T2 state
T3 state
ø
Internal address
bus
Address
Internal read
signal
Internal data bus
(read)
Read data
Internal write
signal
Internal data bus
(write)
Write data
Figure 2-15 On-Chip Register Field Access Cycle
59
Bus cycle
T1 state
T2 state
T3 state
ø
Address bus
Address
AS: High
RD: High
WR: High
Data bus:
high impedance state
Figure 2-16 Pin States during On-Chip Supporting Module Access
60
Read cycle
T1 state
T2 state
T3 state
ø
Address bus
Address
AS
RD
WR: High
Data bus
Read data
Figure 2-17 (a) External Device Access Timing (Read)
61
Write cycle
T1 state
T2 state
T3 state
ø
Address bus
Address
AS
RD: High
WR
Data bus
Write data
Figure 2-17 (b) External Device Access Timing (Write)
62
Section 3 MCU Operating Modes and Address Space
3.1
Overview
3.1.1
Operating Modes
The H8/3217 Series operates in three modes numbered 1, 2, and 3. An additional non-operating
mode (mode 0) is used for PROM version programming. The mode is selected by the inputs at the
mode pins (MD1 and MD 0) at the instant when the chip comes out of a reset. As indicated in table
3-1, the mode determines the size of the address space and the usage of on-chip ROM and on-chip
RAM.
Table 3-1
MD1
Operating Modes
MD0
Mode
Address Space
On-Chip ROM
On-Chip RAM
Low
Low
Mode 0
—
—
—
Low
High
Mode 1
Expanded
Disabled
Enabled*
High
Low
Mode 2
Expanded
Enabled
Enabled*
High
High
Mode 3
Single-chip
Enabled
Enabled
Note: * If the RAME bit in the system control register (SYSCR) is cleared to 0, off-chip memory
can be accessed instead.
Modes 1 and 2 are expanded modes that permit access to off-chip memory and peripheral devices.
The maximum address space supported by these externally expanded modes is 64 kbytes.
In mode 3 (single-chip mode), only on-chip ROM and RAM and the on-chip register field are
used. All ports are available for general-purpose input and output.
Mode 0 is inoperative in the H8/3217 Series. Avoid setting the mode pins to mode 0.
3.1.2
Mode and System Control Registers
Table 3-2 lists the registers related to the chip’s operating mode: the system control register
(SYSCR) and mode control register (MDCR). The mode control register indicates the inputs to the
mode pins MD1 and MD0.
Table 3-2
Mode and System Control Registers
Name
Abbreviation
Read/Write
Address
System control register
SYSCR
R/W
H'FFC4
Mode control register
MDCR
R
H'FFC5
63
3.2
System Control Register (SYSCR)
Bit
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
The system control register (SYSCR) is an 8-bit register that controls the operation of the chip.
Bit 7—Software Standby (SSBY): Enables transition to the software standby mode. For details,
see section 18, Power-Down State.
On recovery from software standby mode by an external interrupt, the SSBY bit remains set to 1.
It can be cleared by writing 0.
Bit 7
SSBY
Description
0
The SLEEP instruction causes a transition to sleep mode.
1
The SLEEP instruction causes a transition to software standby mode.
(Initial value)
Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the clock settling
time when the chip recovers from the software standby mode by an external interrupt. During the
selected time the CPU and on-chip supporting modules continue to stand by. These bits should be
set according to the clock frequency so that the settling time is at least 8 ms. For specific settings,
see section 18.3.3, Clock Settling Time for Exit from Software Standby Mode.
Bit 6
STS2
Bit 5
STS1
Bit 4
STS0
Description
0
0
0
Settling time = 8,192 states
0
0
1
Settling time = 16,384 states
0
1
0
Settling time = 32,768 states
0
1
1
Settling time = 65,536 states
1
0
—
Settling time = 131,072 states
1
1
—
Unused
64
(Initial value)
Bit 3—External Reset (XRST): Indicates the source of a reset. A reset can be generated by input
of an external reset signal, or by a watchdog timer overflow when the watchdog timer is used.
XRST is a read-only bit. It is set to 1 by an external reset, and cleared to 0 by watchdog timer
overflow.
Bit 3
XRST
Description
0
Reset was caused by watchdog timer overflow.
1
Reset was caused by external input.
(Initial value)
Bit 2—NMI Edge (NMIEG): Selects the valid edge of the NMI input.
Bit 2
NMIEG
Description
0
An interrupt is requested on the falling edge of the NMI input.
1
An interrupt is requested on the rising edge of the NMI input.
(Initial value)
Bit 1—Host Interface Enable (HIE): Enables or disables the host interface function. When
enabled, the host interface processes host-slave data transfers, operating in slave mode.
Bit 1
HIE
Description
0
The host interface is disabled.
1
The host interface is enabled (slave mode).
(Initial value)
Bit 0—RAM Enable (RAME): Enables or disables the on-chip RAM. The RAME bit is initialized
by a reset, but is not initialized in the software standby mode.
Bit 0
RAME
Description
0
The on-chip RAM is disabled.
1
The on-chip RAM is enabled.
(Initial value)
65
3.3
Mode Control Register (MDCR)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
—
—
MDS1
MDS0
Initial value
1
1
1
0
0
1
*
*
Read/Write
—
—
—
—
—
—
R
R
Note: * Initialized according to MD1 and MD0 inputs.
The mode control register (MDCR) is an 8-bit register that indicates the operating mode of the
chip.
Bits 7 to 5—Reserved: These bits cannot be modified and are always read as 1.
Bits 4 and 3—Reserved: These bits cannot be modified and are always read as 0.
Bit 2—Reserved: This bit cannot be modified and is always read as 1.
Bits 1 and 0—Mode Select 1 and 0 (MDS1 and MDS0): These bits indicate the values of the
mode pins (MD1 and MD 0), thereby indicating the current operating mode of the chip. MDS1
corresponds to MD1 and MDS0 to MD0. These bits can be read but not written. When the mode
control register is read, the levels at the mode pins (MD1 and MD 0) are latched in these bits.
3.4
Mode Descriptions
Mode 1 (Expanded Mode without On-Chip ROM): Mode 1 supports a 64-kbyte address space
most of which is off-chip. In particular, the interrupt vector table is located in off-chip memory.
The on-chip ROM is not used. Software can select whether to use the on-chip RAM. Ports 1, 2, 3
and 7 are used for the address and data bus lines and control signals as follows:
Ports 1 and 2: Address bus
Port 3:
Data bus
Port 7 (partly): Bus control signals
Mode 2 (Expanded Mode with On-Chip ROM): Mode 2 supports a 64-kbyte address space
which includes the on-chip ROM. Software can select whether or not to use the on-chip RAM, and
can select the usage of pins in ports 1 and 2.
Ports 1 and 2: Address bus (see note)
Port 3:
Data bus
Port 7 (partly): Bus control signals
66
Note: In mode 2, ports 1 and 2 are initially general-purpose input ports. Software must change
the desired pins to output before using them for the address bus. See section 7, I/O Ports
for details.
Mode 3 (Single-Chip Mode): In this mode all memory is on-chip. Since no off-chip memory is
accessed, there is no external address bus. All ports are available for general-purpose input and
output.
3.5
Address Space Maps for Each Operating Mode
Figures 3-1 to 3-4 show memory maps of the H8/3217, H8/3216, H8/3214, H8/3212, and H8/3202
in each of the three operating modes.
67
Mode 1
Expanded mode
without on-chip ROM
Mode 2
Expanded mode
with on-chip ROM
H'0000
H'0000
Vector table
H'0000
Vector table
H'0063
H'0064
H'0063
H'0064
Mode 3
Single-chip mode
Vector table
H'0063
H'0064
On-chip ROM,
61312 bytes
On-chip ROM,
63360 bytes
External address
space
H'EF7F
H'EF80
External address
space
H'F77F
H'F780
On-chip RAM*,
2048 bytes
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
H'F77F
H'F780
H'F77F
H'F780
External address
space
On-chip I/O
register field
On-chip RAM*,
2048 bytes
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM*,
2048 bytes
H'FF7F
External address
space
H'FF90
On-chip I/O
register field
On-chip I/O
register field
H'FFFF
Note: * External memory can be accessed at these addresses when the RAME bit in the system
control register (SYSCR) is cleared to 0.
Figure 3-1 H8/3217 Address Space Map
68
Mode 1
Expanded mode
without on-chip ROM
H'0000
Mode 2
Expanded mode
with on-chip ROM
H'0000
H'0000
Vector table
Vector table
H'0063
H'0064
H'0063
H'0064
Mode 3
Single-chip mode
Vector table
H'0063
H'0064
On-chip ROM,
49152 bytes
On-chip ROM,
49152 bytes
External address
space
H'BFFF
H'C000
H'BFFF
H'C000
Reserved*2
H'EF7F
H'EF80
Reserved*2
External address
space
H'F77F
H'F780
On-chip RAM*1,
2048 bytes
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
H'F77F
H'F780
H'F77F
H'F780
External address
space
On-chip I/O
register field
On-chip RAM*1,
2048 bytes
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM,
2048 bytes
H'FF7F
External address
space
H'FF90
On-chip I/O
register field
On-chip I/O
register field
H'FFFF
Notes: *1. External memory can be accessed at these addresses when the RAME bit in the system
control register (SYSCR) is cleared to 0.
*2. Data read or write is not permitted in these modes.
Figure 3-2 H8/3216 Address Space Map
69
Mode 1
Expanded mode
without on-chip ROM
Mode 2
Expanded mode
with on-chip ROM
H'0000
H'0000
H'0000
Vector table
Vector table
H'0063
H'0064
H'0063
H'0064
Mode 3
Single-chip mode
Vector table
H'0063
H'0064
On-chip ROM,
32768 bytes
External address
space
On-chip ROM,
32768 bytes
H'7FFF
H'7FFF
H'8000
External address
space
H'FB7F
H'FB80
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM*,
1024 byte
External address
space
On-chip I/O
register field
H'FB7F
H'FB80
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM*,
1024 byte
H'FB80
On-chip RAM,
1024 byte
H'FF7F
External address
space
H'FF90
On-chip I/O
register field
On-chip I/O
register field
H'FFFF
Note: * External memory can be accessed at these addresses when the RAME bit in the system
control register (SYSCR) is cleared to 0.
Figure 3-3 H8/3214 Address Space Map
70
Mode 1
Expanded mode
without on-chip ROM
Mode 2
Expanded mode
with on-chip ROM
H'0000
H'0000
H'0000
Vector table
Vector table
H'0063
H'0064
H'0063
H'0064
Mode 3
Single-chip mode
Vector table
H'0063
H'0064
On-chip ROM,
16384 bytes
On-chip ROM,
16384 bytes
External address
space
H'3FFF
H'3FFF
H'4000
Reserved*2
Reserved*2
H'7FFF
H'7FFF
H'8000
External address
space
H'B77F
H'B780
H'FB7F
H'FB80
Reserved*1, *2
H'FD7F
H'FD80
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM*1,
512 bytes
External address
space
On-chip I/O
register field
H'FB80
Reserved*1, *2
H'FD7F
H'FD80
H'FF7F
H'FF80
H'FF8F
H'FF90
H'FFFF
On-chip RAM*1,
512 bytes
Reserved*2
H'FD7F
H'FD80
On-chip RAM,
512 bytes
H'FF7F
External address
space
H'FF90
On-chip I/O
register field
On-chip I/O
register field
H'FFFF
Notes: *1. External memory can be accessed at these addresses when the RAME bit in the system
control register (SYSCR) is cleared to 0.
*2. Data read or write is not permitted in these modes.
Figure 3-4 H8/3212 and H8/3202 Address Space Map
71
72
Section 4 Exception Handling
[Key-sense interrupt function incorporated in all models except the H8/3212]
Note that the H8/3212 does not have an IRQ6 interrupt function controlled by the KEYIN0 to
KEYIN7 input signals and the KMIMR register.
4.1
Overview
The H8/3217 Series recognizes only two kinds of exceptions: interrupts and the reset. Table 4-1
indicates their priority and the timing of their hardware exception-handling sequence.
Table 4-1
Reset and Interrupt Exceptions
Priority
Type of
Exception
High
Reset
Clock
synchronous
When RES goes low, the chip enters the reset
state immediately. The hardware exceptionhandling sequence (reset sequence) begins as
soon as RES goes high again.
Interrupt
On completion
of instruction
execution*
When an interrupt is requested, the hardware
exception-handling sequence (interrupt sequence)
begins at the end of the current instruction, or at
the end of the current hardware exception-handling
sequence.
Low
Detection
Timing
Timing of Exception-Handling Sequence
Note: * Not detected in case of ANDC, ORC, XORC, and LDC instructions.
4.2
Reset
4.2.1
Overview
A reset has the highest exception-handling priority. When the RES pin goes low or a watchdog
reset is started (watchdog timer overflow for which the reset option is selected), all current
processing stops and the chip enters the reset state. The internal state of the CPU and the registers
of the on-chip supporting modules are initialized. When RES returns from low to high or the
watchdog reset pulse ends, the chip comes out of the reset state via the reset exception-handling
sequence.
73
4.2.2
Reset Sequence
The reset state begins when RES goes low or a watchdog reset occurs. To ensure correct resetting,
at power-on the RES pin should be held low for at least 20 ms. In a reset during operation, the
RES pin should be held low for at least 10 system clock (ø) cycles. The watchdog reset pulse
width is always 518 system clock cycles. For details of pin states in a reset, see appendix D, Pin
States.
When reset exception handling is started, hardware carries out the following reset sequence.
1.
2.
3.
In the condition code register (CCR), the I bit is set to 1 to mask interrupts.
The registers of the I/O ports and on-chip supporting modules are initialized.
The CPU loads the program counter with the first word in the vector table (stored at addresses
H'0000 and H'0001) and starts program execution.
The RES pin should be held low when power is switched off, as well as when power is switched
on.
Figure 4-1 indicates the timing of the reset sequence when the vector table and reset routine are
located in on-chip ROM (mode 2 or 3). Figure 4-2 indicates the timing when they are in off-chip
memory (mode 1).
74
Vector
fetch
Internal Instruction
processing prefetch
RES/watchdog reset
(internal)
ø
Internal address
bus
(1)
(2)
(2)
(3)
Internal read
signal
Internal write
signal
Internal data bus
(16 bits)
(1) Reset exception handling vector address (H'0000)
(2) Program start address
(3) First instruction of program
Figure 4-1 Reset Sequence (Mode 2 or 3, Program Area in On-Chip ROM)
75
Figure 4-2 Reset Sequence (Mode 1)
76
(1), (3)
(2), (4)
(5), (7)
(6), (8)
(2)
(1)
(4)
(3)
(6)
(5)
(8)
(7)
Instruction prefetch
Reset exception handling vector address: (1) = H'0000, (3) = H'0001
Start address (contents of reset exception handling vector address): (2) = upper byte, (4) = lower byte
Start address: (5) = (2) (4), (7) = (2) (4) + 1
First instruction of program: (6) = first byte, (8) = second byte
D7 to D0
(8 bits)
WR
RD
A15 to A0
ø
RES/watchdog reset
(internal)
Vector fetch
Internal
processing
4.2.3
Disabling of Interrupts after Reset
All interrupts, including NMI, are disabled immediately after a reset. The first program
instruction, located at the address specified at the top of the vector table, is therefore always
executed. To prevent program crashes, this instruction should initialize the stack pointer (example:
MOV.W #xx:16, SP). After execution of this instruction, the NMI interrupt is enabled. Other
interrupts remain disabled until their enable bits are set to 1.
After reset exception handling, a CCR manipulation instruction can be executed to fix the CCR
contents before the instruction that initializes the stack pointer. After the CCR manipulation
instruction is executed, all interrupts, including NMI, are disabled. The next instruction should be
the instruction that initializes the stack pointer.
4.3
Interrupts
4.3.1
Overview
There are twelve input pins for five external interrupt sources (NMI, IRQ0 to IRQ2, and IRQ6).
There are also 26 internal interrupts originating on-chip. The features of these interrupts are:
• All internal and external interrupts except NMI can be masked by the I bit in the CCR.
• IRQ0 to IRQ2 and IRQ 6 can be falling-edge-sensed or level-sensed. The type of sensing can be
selected for each interrupt individually. NMI is edge-sensed, and either the rising or falling edge
can be selected.
• Interrupts are individually vectored. The software interrupt-handling routine does not have to
determine what type of interrupt has occurred.
• IRQ6 is requested by eight external sources (KEYIN0 to KEYIN7). KEYIN0 to KEYIN7 can be
masked individually by the user program.
• The watchdog timer can be made to generate an NMI interrupt or OVF interrupt according to its
use. For details, see section 12, Watchdog Timer.
Table 4-2 lists all the interrupts in their order of priority and gives their vector numbers and the
addresses of their entries in the vector table.
77
Table 4-2
Interrupts
Interrupt Source
No.
Address of Entry
in Vector Table
Priority
NMI
IRQ0
IRQ1
IRQ2
3
4
5
6
H'0006 to H'0007
H'0008 to H'0009
H'000A to H'000B
H'000C to H'000D
Reserved
7 to 9
H'000E to H'0013
IRQ6
(KEYIN0 to KEYIN 7) (except H8/3212) 10
Reserved
H'0014 to H'0015
11 to 16 H'0016 to H'0021
Host interface
(except H8/3212)
IBF1 (IDR1 reception complete)
17
H'0022 to H'0023
IBF2 (IDR2 reception complete)
18
H'0024 to H'0025
16-bit
free-running
timer
ICI
OCIA
OCIB
FOVI
(Input capture)
(Output compare A)
(Output compare B)
(Overflow)
19
20
21
22
H'0026 to H'0027
H'0028 to H'0029
H'002A to H'002B
H'002C to H'002D
8-bit timer 0
CMI0A (Compare-match A)
CMI0B (Compare-match B)
OVI0 (Overflow)
23
24
25
H'002E to H'002F
H'0030 to H'0031
H'0032 to H'0033
8-bit timer 1
CMI1A (Compare-match A)
CMI1B (Compare-match B)
OVI1 (Overflow)
26
27
28
H'0034 to H'0035
H'0036 to H'0037
H'0038 to H'0039
Serial
communication
interface 0
ERI0
RXI0
TXI0
TEI0
(Receive error)
(Receive end)
(TDR empty)
(TSR empty)
29
30
31
32
H'003A to H'003B
H'003C to H'003D
H'003E to H'003F
H'0040 to H'0041
Serial
communication
interface 1
(except H8/3212)
ERI1
RXI1
TXI1
TEI1
(Receive error)
(Receive end)
(TDR empty)
(TSR empty)
33
34
35
36
H'0042 to H'0043
H'0044 to H'0045
H'0046 to H'0047
H'0048 to H'0049
Reserved
37 to 43 H'004A to H'0057
Watchdog timer
WOVF (WDT overflow)
44
H0058 to H'0059
bus interface
0*3
IICI0
(Transfer end)
45
H'005A to H'005B
bus interface
(except H8/3202)
1*3
IICI1
(Transfer end)
46
H'005C to H'005D
47
48
49
H'005E to H'005F
H'0060 to H'0061
H'0062 to H'0063
I 2C
I 2C
8-bit timer X
(except H8/3202)
78
High
CMIXA (Compare-match A)
CMIXB (Compare-match B)
OVIX (Overflow)
Low
Notes: 1.
2.
3.
4.3.2
H'0000 and H'0001 contain the reset vector.
H'0002 to H'0005 are reserved in the H8/3217 Series and are not available to the user.
The I 2C bus interface is an option.
Interrupt-Related Registers
The interrupt-related registers are the system control register (SYSCR), IRQ sense control register
(ISCR), IRQ enable register (IER), and keyboard matrix interrupt mask register (KMIMR).
Table 4-3
Registers Read by Interrupt Controller
Name
Abbreviation
Read/Write
Address
System control register
SYSCR
R/W
H'FFC4
IRQ sense control register
ISCR
R/W
H'FFC6
IRQ enable register
IER
R/W
H'FFC7
Keyboard matrix interrupt mask
register
KMIMR
R/W
H'FFF1
(1) System Control Register (SYSCR)—H'FFC4
Bit
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
Bit 2—Nonmaskable Interrupt Edge (NMIEG): Determines whether a nonmaskable interrupt is
generated on the falling or rising edge of the NMI input signal.
Bit 2
NMIEG
Description
0
An interrupt is generated on the falling edge of NMI
1
An interrupt is generated on the rising edge of NMI
(Initial value)
See section 3.2, System Control Register (SYSCR), for information on the other SYSCR bits.
79
(2) IRQ Sense Control Register (ISCR)—H'FFC6
Bit
7
6
5
4
3
—
IRQ6SC
—
—
—
Initial value
1
0
1
1
1
0
0
0
Read/Write
—
R/W
—
—
—
R/W
R/W
R/W
2
1
0
IRQ2SC IRQ1SC IRQ0SC
Bits 0 to 2 and 6—IRQ0 to IRQ2, IRQ6 Sense Control (IRQ0SC to IRQ2SC, IRQ6SC): These
bits select how the input at pins IRQ0 to IRQ2 and KEYIN0 to KEYIN7 is sensed.
Bit i (i = 0 to 2, 6)
IRQiSC
Description
0
The low level of IRQ0 to IRQ2 or KEYIN0 to KEYIN7
generates an interrupt request
1
The falling edge of IRQ0 to IRQ2 or KEYIN0 to KEYIN7
generates an interrupt request
(Initial value)
(3) IRQ Enable Register (IER)—H'FFC7
Bit
7
6
5
4
3
2
1
0
—
IRQ6E
—
—
—
IRQ2E
IRQ1E
IRQ0E
Initial value
1
0
1
1
1
0
0
0
Read/Write
—
R/W
—
—
—
R/W
R/W
R/W
Bits 0 to 2, 6—IRQ0 to IRQ2 and IRQ 6 Enable (IRQ0E to IRQ2E, IRQ6E): These bits enable
or disable the IRQ 0, IRQ1, IRQ2, and IRQ6 interrupts individually.
Bit i (i = 0 to 2)
IRQiE
Description
0
IRQ0 to IRQ 2 and IRQ6 are disabled
1
IRQ0 to IRQ 2 and IRQ6 are enabled
(Initial value)
When edge sensing is selected (by setting bits IRQ0SC to IRQ2SC and IRQ6SC to 1), it is
possible for an interrupt-handling routine to be executed even though the corresponding enable bit
(IRQ0E to IRQ2E and IRQ6E) is cleared to 0 and the interrupt is disabled. If an interrupt is
requested while the enable bit (IRQ0E to IRQ2E and IRQ6E) is set to 1, the request will be held
pending until served. If the enable bit is cleared to 0 while the request is still pending, the request
will remain pending, although new requests will not be recognized. If the interrupt mask bit (I) in
the CCR is cleared to 0, the interrupt-handling routine can be executed even though the enable bit
is now 0.
80
If execution of interrupt-handling routines under these conditions is not desired, it can be avoided
by using the following procedure to disable and clear interrupt requests.
1.
2.
3.
Set the I bit to 1 in the CCR, masking interrupts. Note that the I bit is set to 1 automatically
when execution jumps to an interrupt vector.
Clear the desired bits from IRQ0E, IRQ1E, IRQ2E, and IRQ6E to 0 to disable new interrupt
requests.
Clear the corresponding bits from IRQ0SC, IRQ1SC, IRQ2SC, and IRQ6SC to 0, then set
them to 1 again. Pending IRQn interrupt requests are cleared when I = 1 in the CCR,
IRQnSC = 0, and IRQnE = 0.
(4) Keyboard Matrix Interrupt Mask Register (KMIMR)
KMIMR is an 8-bit readable/writable register used in keyboard matrix scanning and sensing. To
enable key-sense input interrupts from two or more pins during keyboard scanning and sensing,
clear the corresponding mask bits to 0.
Bit
7
6
5
4
3
2
0
1
KMIMR7 KMIMR6 KMIMR5 KMIMR4 KMIMR3 KMIMR2 KMIMR1 KMIMR0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bits 7 to 0—Keyboard Matrix Interrupt Mask (KMIMR7 to KMIMR0): These bits control
key-sense input interrupt requests KEYIN7 to KEYIN0.
Bits 7 to 0
KMIMR7 to KMIMR0
Description
0
Key-sense input interrupt request is enabled.
1
Key-sense input interrupt request is disabled.
(Initial value)
Figure 4-3 shows the relationship between the IRQ6 interrupt and KMIMR.
81
KMIMR0 (1)
P60/KEYIN0
IRQ6 internal signal
KMIMR1 (1)
P61/KEYIN1
..
..
..
..
..
..
..
.
Edge/level select
and enable/
disable control
IRQ6E
KMIMR6 (1)
P72/KEYIN6
..
..
IRQ6
interrupt
IRQ6SC
..
..
KMIMR7 (1)
P73/KEYIN7
Initial values are given in parentheses
Figure 4-3 KMIMR and IRQ6 Interrupt
4.3.3
External Interrupts
There are five external interrupts: NMI, IRQ 0 to IRQ2, and IRQ6. These can be used to return
from software standby mode.
(1) NMI: NMI is the highest-priority interrupt, and is always accepted regardless of the value of
the I bit in CCR. Interrupts from the NMI pin are edge-sensed: rising edge or falling edge can be
specified by the NMIEG bit in SYSCR. The NMI exception handling vector number is 3. NMI
exception handling sets the I bit in CCR to 1.
(2) IRQ0 to IRQ2 and IRQ6: Interrupts IRQ0 to IRQ2 are requested by input signals on pins
IRQ0 to IRQ2. The IRQ6 interrupt is requested by input signals on pins KEYIN0 to KEYIN7.
Interrupts IRQ 0 to IRQ2 and IRQ 6 can be specified as falling-edge-sensed or level-sensed by bits
IRQ0SC to IRQ2SC and IRQ6SC in ISCR. Interrupt requests are enabled by set bits IRQ0E to
IRQ2E and IRQ6E to 1 in IER. Interrupts are masked by setting the I bit to 1 in CCR.
82
The IRQ6 input signal is generated as the logical OR of the key-sense inputs. When pins KEYIN0
to KEYIN7 (P60 to P63 and P70 to P73) are used as key-sense inputs, the corresponding KMIMR
bits should be cleared to 0 to enable the corresponding key-sense interrupts. KMIMR bits
corresponding to unused key-sense inputs should be set to 1 to disable those interrupts. All eight
key-sense input interrupts are combined into a single IRQ6 interrupt.
When one of these interrupts is accepted, the I bit is set to 1. IRQ0 to IRQ2 and IRQ 6 have
interrupt vector numbers 4 to 6 and 10. They are prioritized in order from IRQ6 (low) to IRQ0
(high). For details, see table 4-2.
Interrupts IRQ 0 to IRQ2 and IRQ 6 do not depend on whether pins IRQ0 to IRQ2 and KEYIN0 to
KEYIN7 are used as input pins or output pins. When interrupts IRQ 0 to IRQ2 and IRQ 6 are
requested by an external signal, clear the corresponding DDR bits to 0 and use the pins as
input/output pins.
4.3.4
Internal Interrupts
Twenty-six internal interrupts can be requested by the on-chip supporting modules. All of them
are masked when the I bit in the CCR is set. In addition, they can all be enabled or disabled by bits
in the control registers of the on-chip supporting modules. When one of these interrupts is
accepted, the I bit is set to 1 to mask further interrupts (except NMI).
The vector numbers of these interrupts are 17 to 36 and 44 to 49.
For the priority order of these interrupts, see table 4-2.
4.3.5
Interrupt Handling
Interrupts are controlled by an interrupt controller that arbitrates between simultaneous interrupt
requests, commands the CPU to start the hardware interrupt exception-handling sequence, and
furnishes the necessary vector number. Figure 4-4 shows a block diagram of the interrupt
controller.
83
Interrupt
controller
NMI interrupt
IRQ0 flag
IRQ0E
CPU
*
Interrupt request
IRQ0
interrupt
Priority
decision
Vector number
OVF
OVIE
OVI
interrupt
I (CCR)
Note: * For edge-sensed interrupts, these AND gates change to the circuit shown below.
IRQ0 edge
IRQ0E
IRQ0 flag
S
Q
IRQ0 interrupt
Figure 4-4 Block Diagram of Interrupt Controller
The IRQ interrupts and interrupts from the on-chip supporting modules (except for reset selected
for a watchdog timer overflow) all have corresponding enable bits. When the enable bit is cleared
to 0, the interrupt signal is not sent to the interrupt controller, so the interrupt is ignored. These
interrupts can also all be masked by setting the CPU’s interrupt mask bit (I) to 1. Accordingly,
these interrupts are accepted only when their enable bit is set to 1 and the I bit is cleared to 0.
The nonmaskable interrupt (NMI) is always accepted, except in the reset state and hardware
standby mode.
When an NMI or another enabled interrupt is requested, the interrupt controller transfers the
interrupt request to the CPU and indicates the corresponding vector number. (When two or more
interrupts are requested, the interrupt controller selects the vector number of the interrupt with the
highest priority.) When notified of an interrupt request, at the end of the current instruction or
current hardware exception-handling sequence, the CPU starts the hardware exception-handling
sequence for the interrupt and latches the vector number.
84
Figure 4-5 is a flowchart of the interrupt (and reset) operations. Figure 4-7 shows the interrupt
timing sequence for the case in which the software interrupt-handling routine is in on-chip ROM
and the stack is in on-chip RAM.
(1) An interrupt request is sent to the interrupt controller when an NMI interrupt occurs, and
when an interrupt occurs on an IRQ input line or in an on-chip supporting module provided
the enable bit of that interrupt is set to 1.
(2) The interrupt controller checks the I bit in CCR and accepts the interrupt request if the I bit is
cleared to 0. If the I bit is set to 1 only NMI requests are accepted; other interrupt requests
remain pending.
(3) Among all accepted interrupt requests, the interrupt controller selects the request with the
highest priority and passes it to the CPU. Other interrupt requests remain pending.
(4) When it receives the interrupt request, the CPU waits until completion of the current
instruction or hardware exception-handling sequence, then starts the hardware exceptionhandling sequence for the interrupt and latches the interrupt vector number.
(5) In the hardware exception-handling sequence, the CPU first pushes the PC and CCR onto the
stack. See figure 4-6. The stacked PC indicates the address of the first instruction that will be
executed on return from the software interrupt-handling routine.
(6) Next the I bit in CCR is set to 1, masking all further interrupts except NMI.
(7) The vector address corresponding to the vector number is generated, the vector table entry at
this vector address is loaded into the program counter, and execution branches to the software
interrupt-handling routine at the address indicated by that entry.
85
Program execution
Interrupt
requested?
No
Yes
Yes
NMI?
No
No
Pending
I = 0?
Yes
IRQ0?
No
Yes
IRQ1?
No
Yes
OVI?
Yes
Latch vector no.
Save PC
Save CCR
Reset
I←1
Read vector address
Branch to software
interrupt-handling
routine
Figure 4-5 Hardware Interrupt-Handling Sequence
86
SP – 4
SP(R7)
CCR
SP – 3
SP + 1
CCR*
SP – 2
SP + 2
PC (upper byte)
SP – 1
SP + 3
PC (lower byte)
SP (R7)
Stack area
Before interrupt
is accepted
SP + 4
Pushed onto stack
Even address
After interrupt
is accepted
PC: Program counter
CCR: Condition code register
SP: Stack pointer
Notes: 1. The PC contains the address of the first instruction executed after return.
2. Registers must be saved and restored by word access at an even address.
* Ignored on return.
Figure 4-6 Usage of Stack in Interrupt Handling
Although the CCR consists of only one byte, it is treated as word data when pushed on the stack.
In the hardware interrupt exception-handling sequence, two identical CCR bytes are pushed onto
the stack to make a complete word. When popped from the stack by an RTE instruction, the CCR
is loaded from the byte stored at the even address. The byte stored at the odd address is ignored.
87
Interrupt
accepted
Interrupt priority
decision. Wait for Instruction Internal
end of instruction prefetch
processing
Vector
table
fetch
Stack
Instruction prefetch
(first instruction of
Internal interrupt-handling
process- routine)
ing
Interrupt request
signal
ø
Internal address
bus
(1)
(3)
(5)
(8)
(6)
(9)
Internal read
signal
Internal write
signal
Internal 16-bit
data bus
(2)
(4)
(1)
(7)
(9)
(1)
(10)
Instruction prefetch address (Instruction is not executed. Address is saved as PC contents, becoming return
address.)
(2) (4) Instruction code (Not executed)
(3)
Instruction prefetch address (Not executed)
(5)
SP–2
(6)
SP–4
(7)
CCR
(8)
Vector address
(9)
Start address of interrupt-handling routine (contents of vector)
(10)
First instruction of interrupt-handling routine
Figure 4-7 Timing of Interrupt Sequence
88
4.3.6
Interrupt Response Time
Table 4-4 indicates the time that elapses from an interrupt request signal until the first instruction
of the software interrupt-handling routine is executed. Since the H8/3217 Series accesses its onchip memory 16 bits at a time, very fast interrupt service can be obtained by placing interrupthandling routines in on-chip ROM and the stack in on-chip RAM.
Table 4-4
Number of States before Interrupt Service
Number of States
No.
Reason for wait
On-Chip Memory
External Memory
1
Interrupt priority decision
2*3
2*3
2
Wait for completion of current
instruction*1
1 to 13
5 to 17 *2
3
Save PC and CCR
4
12*2
4
Fetch vector
2
6*2
5
Fetch instruction
4
12*2
6
Internal processing
4
4
Total
17 to 29
41 to 53 *2
Notes: 1.
2.
3.
4.3.7
These values do not apply if the current instruction is an EEPMOV instruction.
If wait states are inserted in external memory access, these values may be longer.
1 for internal interrupts.
Precaution
Note that the following type of contention can occur in interrupt handling.
When software clears the enable bit of an interrupt to 0 to disable the interrupt, the interrupt
becomes disabled after execution of the clearing instruction. If an enable bit is cleared by a BCLR
or MOV instruction, for example, and the interrupt is requested during execution of that
instruction, at the instant when the instruction ends the interrupt is still enabled, so after execution
of the instruction, the hardware exception-handling sequence is executed for the interrupt. If a
higher-priority interrupt is requested at the same time, however, the hardware exception-handling
sequence is executed for the higher-priority interrupt and the interrupt that was disabled is ignored.
Similar considerations apply when an interrupt request flag is cleared to 0.
Figure 4-8 shows an example in which the OCIAE bit is cleared to 0.
89
CPU write
cycle to TIER
OCIA interrupt handling
ø
Internal address bus
TIER address
Internal write signal
OCIAE
OCFA
OCIA interrupt signal
Figure 4-8 Contention between Interrupt and Disabling Instruction
The above contention does not occur if the enable bit or flag is cleared to 0 while the interrupt
mask bit (I) is set to 1.
4.4
Note on Stack Handling
In word access, the least significant bit of the address is always assumed to be 0. The stack is
always accessed by word access. Care should be taken to keep an even value in the stack pointer
(general register R7). Use the PUSH and POP (or MOV.W Rn, @–SP and MOV.W @SP+, Rn)
instructions to push and pop registers on the stack.
Setting the stack pointer to an odd value can cause programs to crash. Figure 4-9 shows an
example of damage caused when the stack pointer contains an odd address.
90
PCH
SP
PCL
SP
R1L
H'FECC
PCL
H'FECD
H'FECF
SP
BSR instruction
H'FEFF set in SP
PCH:
PCL:
R1L:
SP:
MOV.B R1L, @–R7
Stack accessed
beyond SP
PCH is lost
Upper byte of program counter
Lower byte of program counter
General register R1L
Stack pointer
Figure 4-9 Example of Damage Caused by Setting an Odd Address in R7
4.5
Notes on the Use of Key-Sense Interrupts
The H8/3217 Series incorporates a key-sense interrupt function which can be used in any
operating mode. When used in a mode other than slave mode (when the host interface is
disabled), the following points must be noted.
In order to use the key-sense interrupt function, it is necessary to write to KMIMR to unmask the
relevant KEYIN pins. If MOS pull-up transistors are provided on pins P73 to P70 and P63 to P60,
KMPCR must also be written to.
KMIMR and KMPCR can only be accessed when the HIE bit in SYSCR is set to 1.
Consequently, the chip is in slave mode during this period. In slave mode, pin states may vary.
(1) When KMIMR and KMPCR are set in the initialization routine directly after a reset
External circuitry must be used such that no problem will be caused irrespective of whether
the host interface output and I/O pins retain the high-impedance state or are set to the output
91
state. There are four host interface output pins—GA20, HIRQ12, HIRQ1, and HIRQ11—all of
which are set to the port function (input state) initially. There are eight host interface I/O
pins, HDB7 to HDB0; in single-chip mode, these are outputs when the P76/IOR pin is low and
either one, or both, of the P75/CS1 and P45/CS2 pins is low. In expanded mode, these pins
function as data bus pins (D7 to D0), and therefore the pin states do not vary.
(2) When KMIMR and KMPCR are set other than in the initialization routine
The states of the host interface input and I/O pins, and the pins with which they are
multiplexed, may vary as a result of setting the HIE bit. P77/HA0, P7 6/IOR, P75/IOW,
P7 5/CS1, P4 6/CS2, and P37/HDB7 to P30/HDB0 automatically become input pins and I/O
pins. When a particular pin is used, it is designated as a port input pin or expanded bus
control pin, and in single-chip mode, it is necessary to prevent the occurrence of a low level of
the P76/IOR pin together with a low level of the P75/CS1 pin or the P46/CS2 pin, or both.
In expanded mode, if external space is accessed when the HIE bit is set to 1, both the
P7 6/IOR/RD pin and the P75/CS1/AS pin are driven low automatically. Note that the output
values of P44/HIRQ12, P43/HIRQ1, and P42/HIRQ11 may vary as a result.
92
Section 5 Wait-State Controller
5.1
Overview
The H8/3217 Series has an on-chip wait-state controller that enables insertion of wait states into
bus cycles for interfacing to low-speed external devices.
5.1.1
Features
Features of the wait-state controller are listed below.
• Three selectable wait modes: programmable wait mode, pin auto-wait mode, and pin wait mode
• Automatic insertion of zero to three wait states
5.1.2
Block Diagram
WAIT
Wait-state controller (WSC)
WSCR
Internal data bus
Figure 5-1 shows a block diagram of the wait-state controller.
Wait request
signal
Legend
WSCR: Wait-state control register
Figure 5-1 Block Diagram of Wait-State Controller
93
5.1.3
Input/Output Pins
Table 5-1 summarizes the wait-state controller’s input pin.
Table 5-1
Wait-State Controller Pins
Name
Abbreviation
I/O
Function
Wait
WAIT
Input
Wait request signal for access to external
addresses
5.1.4
Register Configuration
Table 5-2 summarizes the wait-state controller’s register.
Table 5-2
Register Configuration
Name
Abbreviation
R/W
Initial Value
Address
Wait-state control register
WSCR
R/W
H'C8
H'FFC2
5.2
Register Description
5.2.1
Wait-State Control Register (WSCR)
WSCR is an 8-bit readable/writable register that selects the wait mode for the wait-state controller
(WSC) and specifies the number of wait states. It also controls frequency division of the clock
signals supplied to the supporting modules.
Bit
7
6
5
4
3
2
1
0
—
—
CKDBL
—
WMS1
WMS0
WC1
WC0
Initial value
1
1
0
0
1
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
WSCR is initialized to H'C8 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
94
Bits 7 and 6—Reserved: These bits cannot be modified and are always read as 1.
Bit 5—Clock Double (CKDBL): Controls frequency division of clock signals supplied to
supporting modules. For details, see section 6, Clock Pulse Generator.
Bit 4—Reserved: This bit is reserved, but it can be written and read. Its initial value is 0.
Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1 and WMS0): These bits select the wait mode.
Bit 3
WMS1
Bit 2
WMS0
Description
0
0
Programmable wait mode
1
No wait states inserted by wait-state controller
0
Pin wait mode
1
Pin auto-wait mode
1
(Initial value)
Bits 1 and 0—Wait Count 1 and 0 (WC1 and WC0): These bits select the number of wait states
inserted in access to external address areas.
Bit 1
WC1
Bit 0
WC0
Description
0
0
No wait states inserted by wait-state controller
1
1 state inserted
0
2 states inserted
1
3 states inserted
1
(Initial value)
95
5.3
Wait Modes
Programmable Wait Mode: The number of wait states (TW ) selected by bits WC1 and WC0 are
inserted in all accesses to external addresses. Figure 5-2 shows the timing when the wait count is 1
(WC1 = 0, WC0 = 1).
T1
T2
TW
T3
ø
Address bus
External address
AS
RD
Read
access
Read data
Data bus
WR
Write
access
Data bus
Write data
Figure 5-2 Programmable Wait Mode
96
Pin Wait Mode: In all accesses to external addresses, the number of wait states (TW) selected by
bits WC1 and WC0 are inserted. If the WAIT pin is low at the fall of the system clock (ø) in the
last of these wait states, an additional wait state is inserted. If the WAIT pin remains low, wait
states continue to be inserted until the WAIT signal goes high.
Pin wait mode is useful for inserting four or more wait states, or for inserting different numbers of
wait states for different external devices.
Figure 5-3 shows the timing when the wait count is 1 (WC1 = 0, WC0 = 1) and one additional
wait state is inserted by WAIT input.
T1
Inserted by
wait count
Inserted by
WAIT pin
TW
TW
T2
ø
*
T3
*
WAIT pin
Address bus
External address
AS
Read
access
RD
Read data
Data bus
WR
Write
access
Data bus
Write data
Note: * Arrows indicate time of sampling of the WAIT pin.
Figure 5-3 Pin Wait Mode
97
Pin Auto-Wait Mode: If the WAIT pin is low, the number of wait states (TW) selected by bits
WC1 and WC0 are inserted.
In pin auto-wait mode, if the WAIT pin is low at the fall of the system clock (ø) in the T2 state, the
number of wait states (TW ) selected by bits WC1 and WC0 are inserted. No additional wait states
are inserted even if the WAIT pin remains low. Pin auto-wait mode can be used for an easy
interface to low-speed memory, simply by routing the chip select signal to the WAIT pin.
Figure 5-4 shows the timing when the wait count is 1.
T1
ø
T2
T3
T1
T2
*
TW
T3
*
WAIT pin
Address bus
External address
External address
AS
RD
Read
access
Read data
Read data
Data bus
WR
Write
access
Data bus
Write data
Note: * Arrows indicate time of sampling of the WAIT pin.
Figure 5-4 Pin Auto-Wait Mode
98
Write data
Section 6 Clock Pulse Generator
6.1
Overview
The H8/3217 Series has a built-in clock pulse generator (CPG) consisting of an oscillator circuit, a
duty adjustment circuit, and a prescaler that generates clock signals for the on-chip supporting
modules.
6.1.1
Block Diagram
Figure 6-1 shows a block diagram of the clock pulse generator.
XTAL
EXTAL
Oscillator
circuit
Duty
adjustment
circuit
ø
(system
clock)
øP
(for supporting
modules)
Prescaler
Frequency
divider (1/2)
CKDBL
øP/2 to øP/4096
Figure 6-1 Block Diagram of Clock Pulse Generator
Input an external clock signal to the EXTAL pin, or connect a crystal resonator to the XTAL and
EXTAL pins. The system clock frequency (ø) will be the same as the input frequency. This same
system clock frequency (øP) can be supplied to timers and other supporting modules, or it can be
divided by two. The selection is made by software, by controlling the CKDBL bit.
99
6.1.2
Wait-State Control Register (WSCR)
WSCR is an 8-bit readable/writable register that controls frequency division of the clock signals
supplied to the supporting modules. It also controls wait-state insertion.
WSCR is initialized to H'C8 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bit
7
6
5
4
3
2
1
0
—
—
CKDBL
—
WMS1
WMS0
WC1
WC0
Initial value
1
1
0
0
1
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
Bits 7 and 6—Reserved: These bits cannot be modified and are always read as 1.
Bit 5—Clock Double (CKDBL): Controls the frequency division of clock signals supplied to
supporting modules.
CKDBL
Bit 5
Description
0
The undivided system clock (ø) is supplied as the clock (ø P ) for
supporting modules
(Initial value)
1
The system clock (ø) is divided by two and supplied as the clock (ø P ) for supporting
modules
Bit 4—Reserved: This bit is reserved, but it can be written and read. Its initial value is 0.
Bits 3 and 2—Wait Mode Select 1 and 0 (WMS1 and WMS0)
Bits 1 and 0—Wait Count 1 and 0 (WC1 and WC0)
These bits control wait-state insertion. For details, see section 5, Wait-State Controller.
100
6.2
Oscillator Circuit
If an external crystal is connected across the EXTAL and XTAL pins, the on-chip oscillator circuit
generates a system clock signal. Alternatively, an external clock signal can be applied to the
EXTAL pin.
(1) Connecting an External Crystal
Circuit Configuration: An external crystal can be connected as shown in the example in figure 62. Table 6-1 indicates the appropriate damping resistance Rd. An AT-cut parallel resonance crystal
should be used.
C L1
EXTAL
XTAL
Rd
C L1 = C L2 = 10 pF to 22 pF
C L2
Figure 6-2 Connection of Crystal Oscillator (Example)
Table 6-1
Damping Resistance
Frequency (MHz)
2
4
8
10
12
16
Rd max (Ω)
1k
500
200
0
0
0
101
Crystal Oscillator: Figure 6-3 shows an equivalent circuit of the crystal resonator. The crystal
resonator should have the characteristics listed in table 6-2.
CL
L
Rs
XTAL
EXTAL
C0
AT-cut parallel resonating crystal
Figure 6-3 Equivalent Circuit of External Crystal
Table 6-2
External Crystal Parameters
Frequency (MHz)
2
4
8
10
12
16
Rs max (Ω)
500
120
80
70
60
50
C0 (pF)
7 pF max
Use a crystal with the same frequency as the desired system clock frequency (ø).
102
Note on Board Design: When an external crystal is connected, other signal lines should be kept
away from the crystal circuit to prevent induction from interfering with correct oscillation. See
figure 6-4. The crystal and its load capacitors should be placed as close as possible to the XTAL
and EXTAL pins.
Not allowed
Signal A
Signal B
C L2
XTAL
EXTAL
C L1
Figure 6-4 Notes on Board Design around External Crystal
103
(2) Input of External Clock Signal
Circuit Configuration: An external clock signal can be input as shown in the examples in figure
6-5. In example (b) in figure 6-5, the external clock signal should be kept high during standby.
If the XTAL pin is left open, make sure the stray capacitance does not exceed 10 pF.
EXTAL
XTAL
External clock input
Open
(a) Connections with XTAL pin left open
EXTAL
External clock input
74HC04
XTAL
(b) Connections with inverted clock input at XTAL pin
Figure 6-5 External Clock Input (Example)
104
External Clock Input: The external clock signal should have the same frequency as the desired
system clock (ø). Clock timing parameters are given in table 6-3 and figure 6-6.
Table 6-3
Clock Timing
VCC = 2.7
to 5.5 V
VCC = 4.0
to 5.5 V
VCC = 5.0 V
±10%
Item
Symbol Min
Max
Min
Max
Min
Max
Unit Test Conditions
Low pulse
width of
external
clock input
t EXL
40
—
30
—
20
—
ns
High pulse
width of
external
clock input
t EXH
40
—
30
—
20
—
ns
External
clock rise
time
t EXr
—
10
—
10
—
5
ns
External
clock fall
time
t EXf
—
10
—
10
—
5
ns
Clock pulse t CL
width low
0.3
0.7
0.3
0.7
0.3
0.7
t cyc ø ≥ 5 MHz Figure 19-4
0.4
0.6
0.4
0.6
0.4
0.6
t cyc ø < 5 MHz
Clock pulse t CH
width high
0.3
0.7
0.3
0.7
0.3
0.7
t cyc ø ≥ 5 MHz
0.4
0.6
0.4
0.6
0.4
0.6
t cyc ø < 5 MHz
tEXH
Figure 6-6
tEXL
EXTAL
VCC × 0.5
tEXr
tEXf
Figure 6-6 External Clock Input Timing
105
Table 6-4 shows the external clock output settling delay time, and figure 6-7 shows the external
clock output settling delay timing. The oscillator circuit and duty adjustment circuit have a
function for adjusting the waveform of the external clock input at the EXTAL pin. When the
specified clock signal is input at the EXTAL pin, internal clock signal output is fixed after the
elapse of the external clock output settling delay time (tDEXT). As the clock signal output is not
fixed during the tDEXT period, the reset signal should be driven low to maintain the reset state
during this time.
Table 6-4
External Clock Output Settling Delay Time
(Conditions: VCC = 2.7 V to 5.5 V, AVCC = 2.7 V to 5.5 V, VSS = AVSS = 0 V)
Item
Symbol
Min
Max
Unit
Notes
External clock output
settling delay time
t DEXT *
500
—
µs
Figure 6-7
Note: * t DEXT includes an RES pulse width (t RESW) of 10 t cyc .
VCC
2.7 V
STBY
VIH
EXTAL
ø (internal or
external)
RES
tDEXT*
Note: * tDEXT includes an RES pulse width (tRESW) of 10 tcyc .
Figure 6-7 External Clock Output Settling Delay Time Timing
106
6.3
Duty Adjustment Circuit
When the clock frequency is 5 MHz or above, the duty adjustment circuit adjusts the duty cycle of
the signal from the oscillator circuit to generate the system clock (ø).
6.4
Prescaler
The 1/2 frequency divider generates an on-chip supporting module clock (øP) from the system
clock (ø) according to the setting of the CKDBL bit. The prescaler divides the frequency of øP to
generate internal clock signals with frequencies from ø P/2 to øP/4096.
107
108
Section 7 I/O Ports
7.1
Overview
The H8/3217 Series has five 8-bit input/output ports, one 7-bit input/output port, and one 6-bit
input/output port.
Table 7-1 lists the functions of each port in each operating mode. As table 7-1 indicates, the port
pins are multiplexed, and the pin functions differ depending on the operating mode.
Each port has a data direction register (DDR) that selects input or output, and a data register (DR)
that stores output data. If bit manipulation instructions will be executed on the port data direction
registers, see “Notes on Bit Manipulation Instructions” in section 2.5.5, Bit Manipulations.
Ports 1, 2, 3, 6, and 7 can drive one TTL load and a 90-pF capacitive load. Port 4 (excluding pin
P4 6) and port 5 can drive one TTL load and a 30-pF capacitive load. Ports 1, 2, and 3 can drive
LEDs (with 10-mA current sink). Ports 1 to 7 can drive a Darlington transistor. Ports 1 to 3 and
pins P60 to P63 and P70 to P73 have built-in MOS pull-ups.
Pins P70 to P73 (including SCL and SDA) of port 7 can drive a bus buffer. See section 14, I2C Bus
Interface, for details of bus buffer driving.
Note that the H8/3212 and H8/3202 have a subset specification that does not include certain of the
on-chip supporting modules. See tables 1-2 to 1-4, Pin Assignments in Each Operating Mode, and
table 7-1, Port Functions, for differences in the pin functions.
For block diagrams of the ports, see appendix C, I/O Port Block Diagrams.
109
Table 7-1 (a) H8/3217, H8/3216, and H8/3214 Port Functions
Expanded Modes
Single-Chip Mode
Port
Description
Pins
Mode 1
Mode 2
Mode 3
Port 1
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P17 to P1 0/
A7 to A 0/
PW7 to PW0
Lower address
output (A 7 to
A0 )
Lower address
output (A 7 to
A0), general
input, or PWM
timer output
(PW7 to PW0)
PWM timer
output (PW7 to
PW0) or general
input/output
Port 2
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P27 to P2 0/
A15 to A 8/
PW15 to PW8
Upper address
output (A 15 to
A8)
Upper address
output (A 15 to
A8), general
input, or PWM
timer output
(PW15 to PW8)
PWM timer
output (PW15 to
PW8) or general
input/output
Port 3
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P37 to P3 0/
Data bus (D7 to D0)
D7 to D0/
HDB7 to HDB 0
Port 4
• 8-bit I/O port
P47/TMOx/
CLAMPO/
GA20
Host interface control output (GA20), 8-bit timer X
output (TMO x ), general input/output, or timer
connection output (CLAMPO)
P46/ø/
FBACKI/CS 2
ø output
P45/TMRI1/
CSYNCI/
HIRQ12
P44/TMO1/
HSYNCO/
HIRQ1
P43/TMCI1/
HSYNCI/
HIRQ11
P42/TMRI0
P41/TMO0
P40/TMCI0
Host interface host CPU interrupt request output
(HIRQ12, HIRQ1, HIRQ11), 8-bit timer 0 and 1
input/output (TMCI 0, TMO0, TMRI0, TMCI1, TMO1,
TMRI1), timer connection input/output (CSYNCI,
HSYNCO, HSYNCI), and general input/output
110
Host interface
data bus (HDB7
to HDB0) or
general input/
output
Host interface
control input
(CS 2), general
input, timer
connection input
(FBACKI), or ø
output
Table 7-1 (a) H8/3217, H8/3216, and H8/3214 Port Functions (cont)
Expanded Modes
Port
Description
Pins
Mode 1
Port 5
• 6-bit I/O port
P55/SCK1
P54/RxD1
P53/TxD1
P52/SCK0
P51/RxD0
P50/TxD0
Serial communication interface 0 and 1 input/output
(TxD0, RxD0, SCK 0, TxD1, RxD1, SCK 1) or 6-bit
general input/output
Port 6
• 7-bit I/O port
• Built-in input
pull-ups
(P63 to P6 0)
P66/IRQ2
P65/IRQ1
P64/IRQ0
IRQ2 to IRQ0 or general input/output
P63/FTI/
VSYNCI/
KEYIN3
P62/FTOB/
VSYNCO/
KEYIN2
P61/FTOA/
KEYIN1
P60/FTCI/
KEYIN0
16-bit free-running timer input/output (FTCI, FTOA,
FTOB, FTI), timer connection input/output (VSYNCI,
VSYNCO), or general input/output
(Can also be used as key-scanning key-sense input
(KEYIN3 to KEYIN0))
Port 7
• 8-bit I/O port
• Bus buffer
drive
capability
(P73 to P7 0)
• Built-in input
pull-ups
(P73 to P70)
Mode 2
Single-Chip Mode
P77/WAIT/
Expanded data bus control input/
HA 0
output (WAIT, RD, WR, AS)
P76/RD/IOR
P75/WR/IOW
P74/AS/CS 1
P73/SDA1/
KEYIN7
P72/SCL1/
KEYIN6
P71/SDA0/
KEYIN5
P70/SCL0/
KEYIN4
Mode 3
Host interface
control input/
output (HA0, IOR,
IOW, CS 1) or
general input/
output
I 2C bus interface 0 and 1 input/output (SDA 0, SCL0,
SDA 1, SCL 1) or general input/output
(Can also be used as key-scanning key-sense input
(KEYIN7 to KEYIN4))
111
Table 7-1 (b) H8/3212 Port Functions
Expanded Modes
Single-Chip Mode
Port
Description
Pins
Mode 1
Mode 2
Mode 3
Port 1
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P17 to P1 0/
A7 to A 0/
PW7 to PW0
Lower address
output (A 7 to
A0 )
Lower address
output (A 7 to
A0), general
input, or PWM
timer output
(PW7 to PW0)
PWM timer
output (PW7 to
PW0) or general
input/output
Port 2
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P27 to P2 0/
A15 to A 8/
PW15 to PW8
Upper address
output (A 15 to
A8)
Upper address
output (A 15 to
A8), general
input, or PWM
timer output
(PW15 to PW8)
PWM timer
output (PW15 to
PW8) or general
input/output
Port 3
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P37 to P3 0/
D7 to D0
Data bus (D7 to D0)
Port 4
• 8-bit I/O port
P47/TMOX/
CLAMPO
8-bit timer X output (TMOX), general input/output, or
timer connection output (CLAMPO)
P46/ø/
FBACKI
ø output
P45/TMRI1/
CSYNCI
P44/TMO1/
HSYNCO
P43/TMCI1/
HSYNCI
P42/TMRI0
P41/TMO0
P40/TMCI0
8-bit timer 0 and 1 input/output (TMCI 0, TMO0, TMRI0,
TMCI1, TMO1, TMRI1), timer connection input/output
(CSYNCI, HSYNCO, HSYNCI), and general input/
output
112
General input/
output
General input,
timer connection
input (FBACKI),
or ø output
Table 7-1 (b) H8/3212 Port Functions (cont)
Expanded Modes
Port
Description
Pins
Mode 1
Port 5
• 6-bit I/O port
P55
P54
P53
P52/SCK0
P51/RxD0
P50/TxD0
Serial communication interface 0 input/output (TxD0,
RxD0, SCK 0) or 6-bit general input/output
Port 6
• 7-bit I/O port
P66/IRQ2
P65/IRQ1
P64/IRQ0
IRQ2 to IRQ0 or general input/output
P63/FTI/
VSYNCI
P62/FTOB/
VSYNCO
P61/FTOA
P60/FTCI
16-bit free-running timer input/output (FTCI, FTOA,
FTOB, FTI), timer connection input/output (VSYNCI,
VSYNCO), or general input/output
P77/WAIT
P76/RD
P75/WR
P74/AS
Expanded data bus control
input/output (WAIT, RD, WR, AS)
P73/SDA1
P72/SCL1
P71/SDA0
P70/SCL0
I 2C bus interface 0 and 1 input/output (SDA 0, SCL 0,
SDA 1, SCL 1) or general input/output
Port 7
• 8-bit I/O port
• Bus buffer
drive capability
(P73 to P7 0)
Mode 2
Single-Chip Mode
Mode 3
General input/
output
113
Table 7-1 (c) H8/3202 Port Functions
Expanded Modes
Single-Chip Mode
Port
Description
Pins
Mode 1
Mode 2
Mode 3
Port 1
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P17 to P1 0/
A7 to A 0
Lower address
output (A 7 to
A0 )
Lower address
output (A 7 to A 0)
or general input
General input/
output
Port 2
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
P27 to P2 0/
A15 to A 8
Upper address
output (A 15 to
A8)
Upper address
output (A 15 to
A8) or general
input
General input/
output
Port 3
• 8-bit I/O port
• Can drive
LEDs
• Built-in input
pull-ups
Data bus (D7 to D0)
P37 to P3 0/
D7 to D0/
HDB7 to HDB 0
Port 4
• 8-bit I/O port
P47/GA 20
Host interface control output (GA20) or general input/
output
P46/ø/CS2
ø output
P45/TMRI1/
HIRQ12
P44/TMO1/
HIRQ1
P43/TMCI1/
HIRQ11
P42/TMRI0
P41/TMO0
P40/TMCI0
Host interface host CPU interrupt request output
(HIRQ12, HIRQ1, HIRQ11), 8-bit timer 0 and 1 input/
output (TMCI0, TMO0, TMRI0, TMCI1, TMO1, TMRI1),
and general input/output
114
Host interface
data bus (HDB7
to HDB0) or
general input/
output
Host interface
control input
(CS 2), general
input, or ø output
Table 7-1 (c) H8/3202 Port Functions (cont)
Expanded Modes
Port
Description
Pins
Mode 1
Port 5
• 6-bit I/O port
P55/SCK1
P54/RxD1
P53/TxD1
P52/SCK0
P51/RxD0
P50/TxD0
Serial communication interface 0 and 1 input/output
(TxD0, RxD0, SCK 0, TxD1, RxD1, SCK 1) or 6-bit
general input/output
Port 6
• 7-bit I/O port
• Built-in input
pull-ups (P63
to P60)
P66/IRQ2
P65/IRQ1
P64/IRQ0
IRQ2 to IRQ0 or general input/output
P63/FTI/
KEYIN3
P62/FTOB/
KEYIN2
P61/FTOA/
KEYIN1
P60/FTCI/
KEYIN0
16-bit free-running timer input/output (FTCI, FTOA,
FTOB, FTI) or general input/output
(Can also be used as key-scanning key-sense input
(KEYIN3 to KEYIN0))
Port 7
• 8-bit I/O port
• Bus buffer
drive capability
(P73 to P7 0)
• Built-in input
pull-ups (P73
to P70)
Mode 2
Single-Chip Mode
P77/WAIT/
Expanded data bus control input/
HA 0
output (WAIT, RD, WR, AS)
P76/RD/IOR
P75/WR/IOW
P74/AS/CS 1
P73/KEYIN7
P72/KEYIN6
P71/SDA0/
KEYIN5
P70/SCL0/
KEYIN4
Mode 3
Host interface
control input
(HA0, IOR, IOW,
CS 1) or general
input/output
I 2C bus interface 0 input/output (SDA 0, SCL 0) or
general input/output
(Can also be used as key-scanning key-sense input
(KEYIN7 to KEYIN4))
115
7.2
Port 1
7.2.1
Overview
Port 1 is an 8-bit input/output port with the pin configuration shown in figure 7-1. The pin
functions differ depending on the operating mode.
Port 1 has built-in programmable MOS input pull-ups that can be used in modes 2 and 3.
Pins in port 1 can drive one TTL load and a 90-pF capacitive load. They can also drive LEDs and
Darlington transistors.
Port 1
Port 1 pins
Pin configuration
in mode 1
(expanded mode
with on-chip ROM
disabled)
Pin configuration
in mode 2
(expanded mode
with on-chip ROM
enabled)
P17/A7/PW7
A7 (output)
A7 (output)/P17 (input)/PW7 (output)
P16/A6/PW6
A6 (output)
A6 (output)/P16 (input)/PW6 (output)
P15/A5/PW5
A5 (output)
A5 (output)/P15 (input)/PW5 (output)
P14/A4/PW4
A4 (output)
A4 (output)/P14 (input)/PW4 (output)
P13/A3/PW3
A3 (output)
A3 (output)/P13 (input)/PW3 (output)
P12/A2/PW2
A2 (output)
A2 (output)/P12 (input)/PW2 (output)
P11/A1/PW1
A1 (output)
A1 (output)/P11 (input)/PW1 (output)
P10/A0/PW0
A0 (output)
A0 (output)/P10 (input)/PW0 (output)
Pin configuration in mode 3
(single-chip mode)
P17 (input/output)/PW7 (output)
P16 (input/output)/PW6 (output)
P15 (input/output)/PW5 (output)
P14 (input/output)/PW4 (output)
P13 (input/output)/PW3 (output)
P12 (input/output)/PW2 (output)
P11 (input/output)/PW1 (output)
P10 (input/output)/PW0 (output)
Figure 7-1 Port 1 Pin Configuration
116
7.2.2
Register Configuration and Descriptions
Table 7-2 summarizes the port 1 registers.
Table 7-2
Port 1 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 1 data direction register
P1DDR
W
H'FF (mode 1)
H'FFB0
H'00 (modes 2 and 3)
Port 1 data register
P1DR
R/W
H'00
H'FFB2
Port 1 input pull-up control
register
P1PCR
R/W
H'00
H'FFAC
Port 1 Data Direction Register (P1DDR)
Bit
7
6
5
4
3
2
1
0
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR
Mode 1
Initial value
1
1
1
1
1
1
1
1
Read/Write
—
—
—
—
—
—
—
—
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Modes 2 and 3
P1DDR controls the input/output direction of each pin in port 1.
Mode 1: The P1DDR values are fixed at 1. Port 1 consists of lower address output pins. P1DDR
values cannot be modified and are always read as 1.
In hardware standby mode, the address bus is in the high-impedance state.
Mode 2: A pin in port 1 is used for address output or PWM output if the corresponding P1DDR
bit is set to 1, and for general input if this bit is cleared to 0.
Mode 3: A pin in port 1 is used for general output or PWM output if the corresponding P1DDR
bit is set to 1, and for general input if this bit is cleared to 0.
In modes 2 and 3, P1DDR is a write-only register. Read data is invalid. If read, all bits always read
1. P1DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby
mode it retains its existing values, so if a transition to software standby mode occurs while a
P1DDR bit is set to 1, the corresponding pin remains in the output state.
117
Port 1 Data Register (P1DR)
Bit
7
6
5
4
3
2
1
0
P17
P16
P15
P14
P13
P12
P11
P10
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P1DR is an 8-bit register that stores data for pins P17 to P10. When a P1DDR bit is set to 1, if port
1 is read, the value in P1DR is obtained directly, regardless of the actual pin state. When a P1DDR
bit is cleared to 0, if port 1 is read the pin state is obtained.
P1DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
Port 1 Input Pull-Up Control Register (P1PCR)
Bit
7
6
5
4
3
2
1
0
P17PCR P16PCR P15PCR P14PCR P13PCR P12PCR P11PCR P10PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P1PCR is an 8-bit readable/writable register that controls the MOS input pull-ups in port 1. If a
P1DDR bit is cleared to 0 (designating input) and the corresponding P1PCR bit is set to 1, the
MOS input pull-up is turned on.
P1PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
118
7.2.3
Pin Functions in Each Mode
Port 1 has different pin functions in different modes. A separate description for each mode is given
below.
Pin Functions in Mode 1: In mode 1 (expanded mode with on-chip ROM disabled), port 1 is
automatically used for lower address output (A7 to A0). Figure 7-2 shows the pin functions in
mode 1.
A7 (output)
A6 (output)
A5 (output)
Port 1
A4 (output)
A3 (output)
A2 (output)
A1 (output)
A0 (output)
Figure 7-2 Pin Functions in Mode 1 (Port 1)
119
Mode 2: In mode 2 (expanded mode with on-chip ROM enabled), port 1 can provide lower
address output pins, PWM output pins, and general input pins. Each pin becomes a lower address
output pin or PWM output pin if its P1DDR bit is set to 1, and a general input pin if this bit is
cleared to 0. Following a reset, all pins are input pins. To be used for address output or PWM
output, their P1DDR bits must be set to 1. Figure 7-3 shows the pin functions in mode 2.
Port 1
When P1DDR = 1
and PWOERA = 0
When P1DDR = 0
When P1DDR = 1
and PWOERA = 1
A7 (output)
P17 (input)
PW7 (output)
A6 (output)
P16 (input)
PW6 (output)
A5 (output)
P15 (input)
PW5 (output)
A4 (output)
P14 (input)
PW4 (output)
A3 (output)
P13 (input)
PW3 (output)
A2 (output)
P12 (input)
PW2 (output)
A1 (output)
P11 (input)
PW1 (output)
A0 (output)
P10 (input)
PW0 (output)
Figure 7-3 Pin Functions in Mode 2 (Port 1)
120
Mode 3: In mode 3 (single-chip mode), port 1 can provide PWM output pins and general
input/output pins. When used for general input/output, the input or output direction of each pin can
be selected individually. A pin becomes a general input pin when its P1DDR bit is cleared to 0.
When this bit is cleared to 0, the corresponding pin becomes a general output pin if the PWOERA
bit is cleared to 0, and a PWM output pin if the PWOERA bit is set to 1. Figure 7-4 shows the pin
functions in mode 3.
Port 1
When P1DDR = 0 (input pin)
When P1DDR = 1 and
PWOERA = 0 (output pin)
When P1DDR = 1
and PWOERA = 1
P17 (input/output)
PW7 (output)
P16 (input/output)
PW6 (output)
P15 (input/output)
PW5 (output)
P14 (input/output)
PW4 (output)
P13 (input/output)
PW3 (output)
P12 (input/output)
PW2 (output)
P11 (input/output)
PW1 (output)
P10 (input/output)
PW0 (output)
Figure 7-4 Pin Functions in Mode 3 (Port 1)
121
7.2.4
MOS Input Pull-Ups
Port 1 has built-in programmable MOS input pull-ups that are available in modes 2 and 3. The
pull-up for each bit can be turned on and off individually. To turn on an input pull-up in mode 2 or
3, set the corresponding P1PCR bit to 1 and clear the corresponding P1DDR bit to 0. P1PCR is
cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software
standby mode, the previous state is maintained.
Table 7-3 indicates the states of the MOS input pull-ups in each operating mode.
Table 7-3
States of MOS Input Pull-Ups (Port 1)
Mode
Reset
Hardware Standby
Software Standby
Other Operating Modes
1
Off
Off
Off
Off
2
Off
Off
On/off
On/off
3
Off
Off
On/off
On/off
Notes: Off: The MOS input pull-up is always off.
On/off: The MOS input pull-up is on if P1PCR = 1 and P1DDR = 0, but off otherwise.
122
7.3
Port 2
7.3.1
Overview
Port 2 is an 8-bit input/output port with the pin configuration shown in figure 7-5. The pin
functions differ depending on the operating mode.
Port 2 has built-in, software-controllable MOS input pull-ups that can be used in modes 2 and 3.
Pins in port 2 can drive one TTL load and a 90-pF capacitive load. They can also drive LEDs and
Darlington transistors.
Port 2
Port 2 pins
Pin configuration
in mode 1
(expanded mode
with on-chip ROM
disabled)
Pin configuration
in mode 2 (expanded mode
with on-chip ROM enabled)
P27/A15/PW15
A15 (output)
A15 (output)/P27 (input)/PW15 (output)
P26/A14/PW14
A14 (output)
A14 (output)/P26 (input)/PW14 (output)
P25/A13/PW13
A13 (output)
A13 (output)/P25 (input)/PW13 (output)
P24/A12/PW12
A12 (output)
A12 (output)/P24 (input)/PW12 (output)
P23/A11/PW11
A11 (output)
A11 (output)/P23 (input)/PW11 (output)
P22/A10/PW10
A10 (output)
A10 (output)/P22 (input)/PW10 (output)
P21/A9/PW9
A9 (output)
A9 (output)/P21 (input)/PW9 (output)
P20/A8/PW8
A8 (output)
A8 (output)/P20 (input)/PW8 (output)
Pin configuration in mode 3
(single-chip mode)
P27 (input/output)/PW15 (output)
P26 (input/output)/PW14 (output)
P25 (input/output)/PW13 (output)
P24 (input/output)/PW12 (output)
P23 (input/output)/PW11 (output)
P22 (input/output)/PW10 (output)
P21 (input/output)/PW9 (output)
P20 (input/output)/PW8 (output)
Figure 7-5 Port 2 Pin Configuration
123
7.3.2
Register Configuration and Descriptions
Table 7-4 summarizes the port 2 registers.
Table 7-4
Port 2 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 2 data direction register
P2DDR
W
H'FF (mode 1)
H'FFB1
H'00 (modes 2 and 3)
Port 2 data register
P2DR
R/W
H'00
H'FFB3
Port 2 input pull-up control
register
P2PCR
R/W
H'00
H'FFAD
Port 2 Data Direction Register (P2DDR)
Bit
7
6
5
4
3
2
1
0
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR
Mode 1
Initial value
1
1
1
1
1
1
1
1
Read/Write
—
—
—
—
—
—
—
—
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Modes 2 and 3
P2DDR controls the input/output direction of each pin in port 2.
Mode 1: The P2DDR values are fixed at 1. Port 2 consists of upper address output pins. P2DDR
values cannot be modified and are always read as 1.
In hardware standby mode, the address bus is in the high-impedance state.
Mode 2: A pin in port 2 is used for address output or PWM output if the corresponding P2DDR
bit is set to 1, and for general input if this bit is cleared to 0.
Mode 3: A pin in port 2 is used for general output or PWM output if the corresponding P2DDR
bit is set to 1, and for general input if this bit is cleared to 0.
In modes 2 and 3, P2DDR is a write-only register. Read data is invalid. If read, all bits always read
1. P2DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby
mode it retains its existing values, so if a transition to software standby mode occurs while a
P2DDR bit is set to 1, the corresponding pin remains in the output state.
124
Port 2 Data Register (P2DR)
Bit
7
6
5
4
3
2
1
0
P2 7
P2 6
P2 5
P2 4
P2 3
P2 2
P2 1
P2 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P2DR is an 8-bit register that stores data for pins P27 to P20. When a P2DDR bit is set to 1, if port
2 is read, the value in P2DR is obtained directly, regardless of the actual pin state. When a P2DDR
bit is cleared to 0, if port 2 is read the pin state is obtained.
P2DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
Port 2 Input Pull-Up Control Register (P2PCR)
Bit
7
6
5
4
3
2
1
0
P27PCR P26PCR P25PCR P24PCR P23PCR P22PCR P21PCR P20PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P2PCR is an 8-bit readable/writable register that controls the MOS input pull-ups in port 2. If a
P2DDR bit is cleared to 0 (designating input) and the corresponding P2PCR bit is set to 1, the
MOS input pull-up is turned on.
P2PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
125
7.3.3
Pin Functions in Each Mode
Port 2 has different pin functions in different modes. A separate description for each mode is given
below.
Pin Functions in Mode 1: In mode 1 (expanded mode with on-chip ROM disabled), port 2 is
automatically used for upper address output (A15 to A8). Figure 7-6 shows the pin functions in
mode 1.
A15 (output)
A14 (output)
A13 (output)
Port 2
A12 (output)
A11 (output)
A10 (output)
A9 (output)
A8 (output)
Figure 7-6 Pin Functions in Mode 1 (Port 2)
126
Mode 2: In mode 2 (expanded mode with on-chip ROM enabled), port 2 can provide upper
address output pins, PWM output pins, and general input pins. Each pin becomes an upper address
output pin or PWM output pin if its P2DDR bit is set to 1, and a general input pin if this bit is
cleared to 0. Following a reset, all pins are input pins. To be used for address output or PWM
output, their P2DDR bits must be set to 1. Figure 7-7 shows the pin functions in mode 2.
Port 2
When P2DDR = 1
and PWOERB = 0
When P2DDR = 0
When P2DDR = 1
and PWOERB = 1
A15 (output)
P27 (input)
PW15 (output)
A14 (output)
P26 (input)
PW14 (output)
A13 (output)
P25 (input)
PW13 (output)
A12 (output)
P24 (input)
PW12 (output)
A11 (output)
P23 (input)
PW11 (output)
A10 (output)
P22 (input)
PW10 (output)
A9 (output)
P21 (input)
PW9 (output)
A8 (output)
P20 (input)
PW8 (output)
Figure 7-7 Pin Functions in Mode 2 (Port 2)
127
Mode 3: In mode 3 (single-chip mode) port 2 can provide PWM output pins and general
input/output pins. When used for general input/output, the input or output direction of each pin can
be selected individually. A pin becomes a general input pin when its P2DDR bit is cleared to 0.
When this bit is cleared to 0, the corresponding pin becomes a general output pin if the PWOERB
bit is cleared to 0, and a PWM output pin if the PWOERB bit is set to 1. Figure 7-8 shows the pin
functions in mode 3.
Port 2
When P2DDR = 0 (input pin)
When P2DDR = 1 and
PWOERB = 0 (output pin)
When P2DDR = 1
and PWOERB = 1
P27 (input/output)
PW15 (output)
P26 (input/output)
PW14 (output)
P25 (input/output)
PW13 (output)
P24 (input/output)
PW12 (output)
P23 (input/output)
PW11 (output)
P22 (input/output)
PW10 (output)
P21 (input/output)
PW9 (output)
P20 (input/output)
PW8 (output)
Figure 7-8 Pin Functions in Mode 3 (Port 2)
128
7.3.4
MOS Input Pull-Ups
Port 2 has built-in programmable MOS input pull-ups that are available in modes 2 and 3. The
pull-up for each bit can be turned on and off individually. To turn on an input pull-up in mode 2 or
3, set the corresponding P2PCR bit to 1 and clear the corresponding P2DDR bit to 0. P2PCR is
cleared to H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software
standby mode, the previous state is maintained.
Table 7-5 indicates the states of the input pull-up transistors in each operating mode.
Table 7-5
States of MOS Input Pull-Ups (Port 2)
Mode
Reset
Hardware Standby
Software Standby
Other Operating Modes
1
Off
Off
Off
Off
2
Off
Off
On/off
On/off
3
Off
Off
On/off
On/off
Notes: Off: The MOS input pull-up is always off.
On/off: The MOS input pull-up is on if P2PCR = 1 and P2DDR = 0, but off otherwise.
129
7.4
Port 3
7.4.1
Overview
Port 3 is an 8-bit input/output port that is multiplexed with the data bus and host interface data bus.
Its pin configuration is shown in figure 7-9. The pin functions differ depending on the operating
mode.
Port 3 has built-in programmable MOS input pull-ups that can be used in mode 3.
Pins in port 3 can drive one TTL load and a 90-pF capacitive load. They can also drive a LED and
a Darlington transistor.
Port 3 pins
Port 3
Pin configuration in mode 1
(expanded mode with on-chip
ROM disabled) and mode 2
(expanded mode with on-chip
ROM enabled)
P37/D7/HDB7
D7 (input/output)
P36/D6/HDB6
D6 (input/output)
P35/D5/HDB5
D5 (input/output)
P34/D4/HDB4
D4 (input/output)
P33/D3/HDB3
D3 (input/output)
P32/D2/HDB2
D2 (input/output)
P31/D1/HDB1
D1 (input/output)
P30/D0/HDB0
D0 (input/output)
Pin configuration in mode 3
(single-chip mode)
Pin configuration in mode 3
(single-chip mode)
Master mode
Slave mode
P37 (input/output)
HDB7 (input/output)
P36 (input/output)
HDB6 (input/output)
P35 (input/output)
HDB5 (input/output)
P34 (input/output)
HDB4 (input/output)
P33 (input/output)
HDB3 (input/output)
P32 (input/output)
HDB2 (input/output)
P31 (input/output)
HDB1 (input/output)
P30 (input/output)
HDB0 (input/output)
Figure 7-9 Port 3 Pin Configuration
130
7.4.2
Register Configuration and Descriptions
Table 7-6 summarizes the port 3 registers.
Table 7-6
Port 3 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 3 data direction register
P3DDR
W
H'00
H'FFB4
Port 3 data register
P3DR
R/W
H'00
H'FFB6
Port 3 input pull-up control
register
P3PCR
R/W
H'00
H'FFAE
Port 3 Data Direction Register (P3DDR)
Bit
7
6
5
4
3
2
1
0
P3 7 DDR P3 6 DDR P3 5 DDR P3 4 DDR P3 3 DDR P3 2 DDR P3 1 DDR P3 0 DDR
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
P3DDR is an 8-bit readable/writable register that controls the input/output direction of each pin in
port 3. P3DDR is a write-only register. Read data is invalid. If read, all bits always read 1.
Modes 1 and 2: In mode 1 (expanded mode with on-chip ROM disabled) and mode 2 (expanded
mode with on-chip ROM enabled), the input/output directions designated by P3DDR are ignored.
Port 3 automatically consists of the input/output pins of the 8-bit data bus (D7 to D0).
The data bus is in the high-impedance state during reset, and during hardware and software
standby.
Mode 3: A pin in port 3 is used for general output if the corresponding P3DDR bit is set to 1, and
for general input if this bit is cleared to 0. P3DDR is initialized to H'00 by a reset and in hardware
standby mode. In software standby mode it retains its existing values, so if a transition to software
standby mode occurs while a P3DDR bit is set to 1, the corresponding pin remains in the output
state.
131
Port 3 Data Register (P3DR)
Bit
7
6
5
4
3
2
1
0
P3 7
P3 6
P3 5
P3 4
P3 3
P3 2
P3 1
P3 0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P3DR is an 8-bit register that stores data for pins P37 to P30. When a P3DDR bit is set to 1, if port
3 is read, the value in P3DR is obtained directly, regardless of the actual pin state. When a P3DDR
bit is cleared to 0, if port 3 is read the pin state is obtained.
P3DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
Port 3 Input Pull-Up Control Register (P3PCR)
Bit
7
6
5
4
3
2
1
0
P37PCR P36PCR P35PCR P34PCR P33PCR P32PCR P31PCR P30PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P3PCR is an 8-bit readable/writable register that controls the MOS input pull-ups in port 3. If a
P3DDR bit is cleared to 0 (designating input) and the corresponding P3PCR bit is set to 1, the
MOS input pull-up is turned on.
P3PCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
The MOS input pull-ups cannot be used in slave mode (when the host interface is enabled).
132
7.4.3
Pin Functions in Each Mode
Port 3 has different pin functions in different modes. A separate description for each mode is given
below.
Pin Functions in Modes 1 and 2: In mode 1 (expanded mode with on-chip ROM disabled) and
mode 2 (expanded mode with on-chip ROM enabled), port 3 is automatically used for the
input/output pins of the data bus (D7 to D0). Figure 7-10 shows the pin functions in modes 1 and 2.
Modes 1 and 2
D7 (input/output)
D6 (input/output)
D5 (input/output)
Port 3
D4 (input/output)
D3 (input/output)
D2 (input/output)
D1 (input/output)
D0 (input/output)
Figure 7-10 Pin Functions in Modes 1 and 2 (Port 3)
133
Mode 3: In mode 3 (single-chip mode), port 3 is an input/output port when the host interface
enable bit (HIE) in the system control register (SYSCR) is cleared to 0.
If the HIE bit is set to 1 and a transition is made to slave mode, port 3 becomes the host interface
data bus (HDB7 to HDB0). In slave mode, P3DR and P3DDR should be cleared to H'00.
Figure 7-11 shows the pin functions in mode 3.
P37 (input/output)/HDB7 (input/output)
P36 (input/output)/HDB6 (input/output)
P35 (input/output)/HDB5 (input/output)
Port 3
P34 (input/output)/HDB4 (input/output)
P33 (input/output)/HDB3 (input/output)
P32 (input/output)/HDB2 (input/output)
P31 (input/output)/HDB1 (input/output)
P30 (input/output)/HDB0 (input/output)
Figure 7-11 Pin Functions in Mode 3 (Port 3)
7.4.4
Input Pull-Up Transistors
Port 3 has built-in programmable MOS input pull-ups that are available in mode 3. The pull-up for
each bit can be turned on and off individually. To turn on an input pull-up in mode 3, set the
corresponding P3PCR bit to 1 and clear the corresponding P3DDR bit to 0. P3PCR is cleared to
H'00 by a reset and in hardware standby mode, turning all input pull-ups off. In software standby
mode, the previous state is maintained.
Table 7-7 indicates the states of the input MOS pull-ups in each operating mode.
Table 7-7
States of MOS Input Pull-Ups (Port 3)
Mode
Reset
Hardware Standby
Software Standby
Other Operating Modes
1
Off
Off
Off
Off
2
Off
Off
On/off
On/off
3
Off
Off
On/off
On/off
Notes: Off: The MOS input pull-up is always off.
On/off: The MOS input pull-up is on if P3PCR = 1 and P3DDR = 0, but off otherwise.
134
7.5
Port 4
7.5.1
Overview
Port 4 is an 8-bit input/output port that is multiplexed with the host interface (HIF) input/output
pins (GA20, CS2), host interrupt request output pins (HIRQ12, HIRQ1, HIRQ11), 8-bit timer 0, 1,
and X, and timer connection input/output pins (TMRI0, TMRI1, TMCI0, TMCI1, TMO0, TMO1,
TMOX, HSYNCI, HSYNCO, CSYNCI, FBACKI, CLAMPO), and the ø clock output pin. Pins
P4 7 and P45 to P40 have the same functions in all operating modes, but the slave mode function
which enables the host interface is only valid in single-chip mode. The function of pin P46 differs
depending on the operating mode.
Figure 7-12 shows the pin configuration of port 4.
Pins in port 4 (except P4 6) can drive one TTL load and a 30-pF capacitive load. The ø clock
output pin can drive one TTL load and a 90-pF capacitive load. Port 4 pins can also drive a
Darlington transistor.
Port 4
Port 4 pins
Pin configuration in mode 1 (expanded mode with on-chip
ROM disabled) and mode 2 (expanded mode with on-chip
ROM enabled)
P47/TMOx/CLAMPO/GA20
P47 (input/output)/TMOx (output)/CLAMPO (output)
P46/ø/FBACKI/CS2
ø (output)
P45/TMRI1/CSYNCI/HIRQ12
P45 (input/output)/TMRI1 (input)/CSYNCI (input)
P44/TMO1/HSYNCO/HIRQ1
P44 (input/output)/TMO1 (output)/HSYNCO (output)
P43/TMCI1/HSYNCI/HIRQ11
P43 (input/output)/TMCI1 (input)/HSYNCI (input)
P42/TMRI0
P42 (input/output)/TMRI0 (input)
P41/TMO0
P41 (input/output)/TMO0 (output)
P40/TMCI0
P40 (input/output)/TMCI0 (input)
Pin configuration in mode 3 (single-chip mode)
Pin configuration in mode 3 (single-chip mode)
Master mode
Slave mode
P47 (input/output)/TMOx (output)/CLAMPO (output)
P47 (input/output)/GA20 (output)/TMOX (output)/CLAMPO (output)
P46 (input)/ø (output)/FBACKI (input)
CS2 (input)
P45 (input/output)/TMRI1 (input)/CSYNCI (input)
P45 (input)/HIRQ12 (output)/TMRI1 (input)
P44 (input/output)/TMO1 (output)/HSYNCO (output)
P44 (input)/HIRQ1 (output)/TMO1 (output)
P43 (input/output)/TMCI1 (input)/HSYNCI (input)
P43 (input)/HIRQ11 (output)/TMCI1 (input)
P42 (input/output)/TMRI0 (input)
P42 (input/output)/TMRI0 (input)
P41 (input/output)/TMO0 (output)
P41 (input/output)/TMO0 (output)
P40 (input/output)/TMCI0 (input)
P40 (input/output)/TMCI0 (input)
Figure 7-12 Port 4 Pin Configuration
135
7.5.2
Register Configuration and Descriptions
Table 7-8 summarizes the port 4 registers.
Table 7-8
Port 4 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 4 data direction register
P4DDR
W
H'40 (mode 1 and 2)
H'00 (mode 3)
H'FFB5
Port 4 data register
P4DR
R/W*1
Undetermined *2
H'FFB7
Notes: 1.
2.
Bit 6 is read-only.
Bit 6 only is undetermined; the other bits are 0.
Port 4 Data Direction Register (P4DDR)
Bit
7
6
5
4
3
2
1
0
P4 7 DDR P4 6 DDR P4 5 DDR P4 4 DDR P4 3 DDR P4 2 DDR P4 1 DDR P4 0 DDR
Mode 1 and 2
Initial value
0
1
0
0
0
0
0
0
Read/Write
W
—
W
W
W
W
W
W
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Mode 3
P4DDR is an 8-bit register that controls the input/output direction of each pin in port 4. A pin
functions as an output pin if the corresponding P4DDR bit is set to 1, and as an input pin if this bit
is cleared to 0. However, in modes 1 and 2, P46DDR is fixed at 1 and cannot be modified.
P4DDR is a write-only register. Read data is invalid. If read, all bits always read 1.
P4DDR is initialized—to H'40 in modes 1 and 2, and to H'00 in mode 3—by a reset and in
hardware standby mode. In software standby mode it retains its existing values, so if a transition to
software standby mode occurs while a P4DDR bit is set to 1, the corresponding pin remains in the
output state.
If a transition to software standby mode occurs while port 4 is being used by an on-chip
supporting module (for example, for 8-bit timer output), the on-chip supporting module will be
initialized, so the pin will revert to general-purpose input/output, controlled by P4DDR and P4DR.
136
Port 4 Data Register (P4DR)
Bit
7
6
5
4
3
2
1
0
P4 7
P4 6
P4 5
P4 4
P4 3
P4 2
P4 1
P4 0
Initial value
0
*
0
0
0
0
0
0
Read/Write
R/W
R
R/W
R/W
R/W
R/W
R/W
R/W
Note: * Depends on the state of the P46 pin.
P4DR is an 8-bit register that stores data for port 4 pins P47 to P40. With the exception of P46,
when a P4DDR bit is set to 1, if port 4 is read, the value in P4DR is obtained directly, regardless
of the actual pin state. When a P4DDR bit is cleared to 0, if port 4 is read the pin state is obtained.
When P46 is read, the pin state is always obtained. This also applies to the clock output pin and
pins used by the on-chip supporting modules.
P4DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
137
7.5.3
Pin Functions
Port 4 pins are used for 8-bit timer and timer connection input/output and øclock output. Table 7-9
indicates the pin functions of port 4.
Table 7-9
Port 4 Pin Functions
Pin
Pin Functions and Selection Method
P47/TMOx/
CLAMPO/GA 20
Bit FGA20E in HICR, bits OS3 to OS0 in TCSR of 8-bit timer X, bit SYNCE in
STCR, bit P4 7DDR, and the operating mode select the pin function as follows
SYNCE
0
OS3 to OS0
P46/ø/FBACKI/
CS 2
1
All 0
P47DDR
0
FGA20E
—
0
Operating mode
—
—
Pin function
P47
input
Not all 0
1
—
1
Other
than
slave
mode
P47
output
—
Slave
mode
—
GA20
output
TMOx
output
CLAMPO
output
Bit P46DDR and the operating mode select the pin function as follows
Operating mode Modes 1 and 2
—
P45/TMRI1/
CSYNCI/HIRQ12
—
Mode 3
Other than slave mode
Slave mode
P46DDR
—
0
1
—
Pin function
ø clock output
P46 input,
FBACKI input
ø clock
output
CS 2 input
P45DDR
0
1
Operating mode
—
Other than slave
mode
Slave mode
Pin function
P45 input
P45 output
HIRQ12 output
TMRI1 input, CSYNCI input
TMRI1 input is usable when bits CCLR1 and CCLR0 are both set to 1 in TCR of
8-bit timer 1
138
Table 7-9
Port 4 Pin Functions (cont)
Pin
Pin Functions and Selection Method
Bits OS3 to OS0 in TCSR of 8-bit timer 1, bit SYNCE in STCR, bit P44DDR, and
P44/TMO1/
HSYNCO/HIRQ1 the operating mode select the pin function as follows
P43/TMCI1/
HSYNCI/HIRQ11
SYNCE
0
OS3 to OS0
All 0
1
Not all 0
—
P44DDR
0
1
—
Operating mode
—
Other than Slave mode
slave mode
—
Pin function
P44 input
P44 output
HIRQ1
output
TMO1
output
HSYNCO
output
P43DDR
0
1
Operating mode
—
Other than slave
mode
Slave mode
Pin function
P43 input
P43 output
HIRQ11 output
TMCI1 input, HSYNCI input
TMCI1 input is usable when bits CKS2 to CKS0 in TCR of 8-bit timer 1 select an
external clock source
P42/TMRI0
P42DDR
0
1
Pin function
P42 input
P42 output
TMRI0 input
TMRI0 input is usable when bits CCLR1 and CCLR0 are both set to 1 in TCR of
8-bit timer 0
139
Table 7-9
Port 4 Pin Functions (cont)
Pin
Pin Functions and Selection Method
P41/TMO0
Bits OS3 to OS0 in TCSR of 8-bit timer 0 and bit P4 1DDR select the pin function
as follows
OS3 to OS0
P40/TMCI0
All 0
Not all 0
P41DDR
0
1
—
Pin function
P41 input
P41 output
TMO0 output
P40DDR
0
1
Pin function
P40 input
P40 output
TMCI0 input
TMCI0 input is usable when bits CKS2 to CKS0 in TCR of 8-bit timer 0 select an
external clock source
140
7.6
Port 5
7.6.1
Overview
Port 5 is a 6-bit input/output port that is multiplexed with input/output pins (TxD 0, RxD0, SCK0,
TxD1, RxD1, SCK1) of serial communication interfaces 0 and 1. The port 5 pin functions are the
same in all operating modes. Figure 7-13 shows the pin configuration of port 5.
Pins in port 5 can drive one TTL load and a 30-pF capacitive load. They can also drive a
Darlington transistor.
Port 5 pins
P55 (input/output)/SCK1 (input/output)
P54 (input/output)/RxD1 (input)
P53 (input/output)/TxD1 (output)
Port 5
P52 (input/output)/SCK0 (input/output)
P51 (input/output)/RxD0 (input)
P50 (input/output)/TxD0 (output)
Figure 7-13 Port 5 Pin Configuration
7.6.2
Register Configuration and Descriptions
Table 7-10 summarizes the port 5 registers.
Table 7-10 Port 5 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 5 data direction register
P5DDR
W
H'C0
H'FFB8
Port 5 data register
P5DR
R/W
H'C0
H'FFBA
141
Port 5 Data Direction Register (P5DDR)
7
6
Bit
—
—
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
5
4
3
2
1
0
P55DDR P54DDR P53DDR P52DDR P51DDR P50DDR
P5DDR is an 8-bit register that controls the input/output direction of each pin in port 5. A pin
functions as an output pin if the corresponding P5DDR bit is set to 1, and as an input pin if this bit
is cleared to 0.
P5DDR is a write-only register. Read data is invalid. Bits 7 and 6 are reserved. If read, all bits
always read 1.
P5DDR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode
it retains its existing values, so if a transition to software standby mode occurs while a P5DDR bit
is set to 1, the corresponding pin remains in the output state.
If a transition to software standby mode occurs while port 5 is being used by the SCI, the SCI will
be initialized, so the pin will revert to general-purpose input/output, controlled by P5DDR and
P5DR.
Port 5 Data Register (P5DR)
Bit
7
6
5
4
3
2
1
0
—
—
P55
P54
P53
P52
P51
P50
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
P5DR is an 8-bit register that stores data for pins P55 to P50. Bits 7 and 6 are reserved. They
cannot be modified, and are always read as 1.
When a P5DDR bit is set to 1, if port 5 is read, the value in P5DR is obtained directly, regardless
of the actual pin state. When a P5DDR bit is cleared to 0, if port 5 is read the pin state is obtained.
This also applies to pins used as SCI pins.
P5DR is initialized to H'C0 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
142
7.6.3
Pin Functions
Port 5 has the same pin functions in each operating mode. Individual pins can also be used as SCI0
or SCI1 input/output pins. Table 7-11 indicates the pin functions of port 5.
Table 7-11 Port 5 Pin Functions
Pin
Pin Functions and Selection Method
P55/SCK1
Bit C/A in SMR of SCI1, bits CKE0 and CKE1 in SCR of SCI1, and bit P55DDR
select the pin function as follows
CKE1
0
C/A
0
CKE0
P54/RxD1
0
1
—
1
—
—
P55DDR
0
1
—
—
—
Pin function
P55
input
P55
output
SCK 1
output
SCK 1
output
SCK 1
input
Bit RE in SCR of SCI1 and bit P54DDR select the pin function as follows
RE
P53/TxD1
1
0
1
P54DDR
0
1
—
Pin function
P54 input
P54 output
RxD1 input
Bit TE in SCR of SCI1 and bit P53DDR select the pin function as follows
TE
0
1
P53DDR
0
1
—
Pin function
P53 input
P53 output
TxD1 output
143
Table 7-11 Port 5 Pin Functions (cont)
Pin
Pin Functions and Selection Method
P52/SCK0
Bit C/A in SMR of SCI0, bits CKE0 and CKE1 in SCR of SCI0 and bit P5 2DDR
select the pin function as follows
CKE1
0
C/A
CKE0
P51/RxD0
0
—
1
—
—
0
1
—
—
—
Pin function
P52
input
P52
output
SCK 0
output
SCK 0
output
SCK 0
input
Bit RE in SCR of SCI0 and bit P51DDR select the pin function as follows
0
1
P51DDR
0
1
—
Pin function
P51 input
P51 output
RxD0 input
Bit TE in SCR of SCI0 and bit P50DDR select the pin function as follows
TE
144
1
P52DDR
RE
P50/TxD0
1
0
0
1
P50DDR
0
1
—
Pin function
P50 input
P50 output
TxD0 output
7.7
Port 6
7.7.1
Overview
Port 6 is a 7-bit input/output port that is multiplexed with 16-bit free-running timer (FRT) and
timer connection input/output pins (FTCI, FTOA, FTOB, FTI, VSYNCI, VSYNCO), key-sense
input pins and with IRQ0 to IRQ2 input pins. The port 6 pin functions are the same in all operating
modes. Pins P60 to P63 in port 6 have program-controllable built-in MOS pull-ups. Figure 7-14
shows the pin configuration of port 6.
Pins in port 6 can drive one TTL load and a 90-pF capacitive load. They can also drive a
Darlington transistor.
Port 6 pins
P66 (input/output)/IRQ2 (input)
P65 (input/output)/IRQ1 (input)
P64 (input/output)/IRQ0 (input)
Port 6
P63 (input/output)/FTI (input)/VSYNCI (input)/KEYIN3 (input)
P62 (input/output)/FTOB (output)/VSYNCO (output)/KEYIN2 (input)
P61 (input/output)/FTOA (output)/KEYIN1 (input)
P60 (input/output)/FTCI (input)/KEYIN0 (input)
Figure 7-14 Port 6 Pin Configuration
145
7.7.2
Register Configuration and Descriptions
Table 7-12 summarizes the port 6 registers.
Table 7-12 Port 6 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 6 data direction register
P6DDR
W
H'80
H'FFB9
Port 6 data register
P6DR
R/W
H'80
H'FFBB
Key-sense MOS pull-up control
register
KMPCR
R/W
H'00
H'FFF2
Port 6 Data Direction Register (P6DDR)
Bit
7
—
6
5
4
3
2
1
0
P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DDR
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
W
W
W
W
W
W
W
P6DDR is an 8-bit register that controls the input/output direction of each pin in port 6. A pin
functions as an output pin if the corresponding P6DDR bit is set to 1, and as an input pin if this bit
is cleared to 0.
P6DDR is a write-only register. Read data is invalid. Bit 7 is reserved. If read, all bits always read
1.
P6DDR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode
it retains its existing values, so if a transition to software standby mode occurs while a P6DDR bit
is set to 1, the corresponding pin remains in the output state.
If a transition to software standby mode occurs while port 6 is being used by an on-chip
supporting module (for example, the free-running timer), the on-chip supporting module will be
initialized, so the pin will revert to general-purpose input/output, controlled by P6DDR and P6DR.
146
Port 6 Data Register (P6DR)
Bit
7
6
5
4
3
2
1
0
—
P66
P65
P64
P63
P62
P61
P60
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P6DR is an 8-bit register that stores data for pins P66 to P60. Bit 7 is reserved; it cannot be
modified and is always read as 1. When a P6DDR bit is set to 1, if port 6 is read, the value in
P6DR is obtained directly, regardless of the actual pin state. When a P6DDR bit is cleared to 0, if
port 6 is read the pin state is obtained. This also applies to pins used by the on-chip supporting
modules.
P6DR is initialized to H'80 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
When a port P6DDR bit is cleared to 0, if port 6 is read, the pin state is obtained; this pin can be
selected according to the contents of KMIMR7 to KMIMR4. When KMIMR is set to 1 (initial
value), empty bit 7, pins P66, P6 5, and P64 are selected. When KMIMR is cleared to 0, pins P73,
P7 2, P7 1, and P70 are selected, respectively, corresponding to KMIMR7, KMIMR6, KMIMR5,
and KMIMR4.
Key-Sense MOS Pull-Up Control Register (KMPCR)
Bit
7
6
5
4
3
2
1
0
KM7PCR KM6PCR KM5PCR KM4PCR KM3PCR KM2PCR KM1PCR KM0PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
KMPCR is an 8-bit readable/writable register that controls the port 6 and port 7 built-in MOS pullups on a bit-by-bit basis.
When a P6DDR or P7DDR bit is cleared to 0 (input port state), if the corresponding KMPCR bit is
set to 1 the MOS pull-up is turned on.
KM7PCR to KM4PCR correspond to P73DDR to P70DDR and pins P73 to P70, while KM3PCR to
KM0PCR correspond to P63DDR to P60DDR and pins P63 to P60.
KMPCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode
it retains its existing values.
147
7.7.3
Pin Functions
Port 6 has the same pin functions in all operating modes. The pins are multiplexed with FRT and
timer connection input/output, key-sense input, and IRQ0 to IRQ2 input. Table 7-13 indicates the
pin functions of port 6.
Table 7-13 Port 6 Pin Functions
Pin
(P67)
P66/IRQ2
Pin Functions and Selection Method
KMIMR7
0
1
Pin function
P73 pin input function
in a P67DR read
1 input in a P6 7DR read
P66DDR
0
1
KMIMR6
0
1
—
Pin function
P72 pin input
function in
a P6 6DR read
P66 input
P66 output
IRQ2 input
IRQ2 input is usable when bit IRQ2E is set to 1 in IER
P65/IRQ1
P65DDR
0
1
KMIMR5
0
1
—
Pin function
P71 pin input
function in
a P6 5DR read
P65 input
P65 output
IRQ1 input
IRQ1 input is usable when bit IRQ1E is set to 1 in IER
P64/IRQ0
P64DDR
0
1
KMIMR4
0
1
—
Pin function
P70 pin input
function in
a P6 4DR read
P64 input
P64 output
IRQ0 input
IRQ0 input is usable when bit IRQ0E is set to 1 in IER
148
Table 7-13 Port 6 Pin Functions (cont)
Pin
P63/FTI/VSYNCI/
KEYIN3
Pin Functions and Selection Method
P63DDR
0
1
Pin function
P63 input
P63 output
FTI input, VSYNCI input, or KEYIN3 input
P62/FTOB/
VSYNCO/
KEYIN2
Bit OEB in TCR of the FRT, the SYNCE bit in STCR, and the P6 2DDR bit select
the pin function as follows
SYNCE
0
OEB
1
0
1
—
P62DDR
0
1
—
—
Pin function
P62 input
P62 output
FTOB output
VSYNCO
output
KEYIN2 input
P61/FTOA/
KEYIN1
Bit OEA in TCR of the FRT and bit P6 1DDR select the pin function as follows
OEA
0
1
P61DDR
0
1
—
Pin function
P61 input
P61 output
FTOA output
KEYIN1 input
P60/FTCI/
KEYIN0
P60DDR
0
1
Pin function
P60 input
P60 output
FTCI input or KEYIN0 input
FTCI input is usable when bits CKS1 and CKS0 in TCR of the FRT select an
external clock source
149
7.8
Port 7
7.8.1
Overview
Port 7 is an 8-bit input/output port that also provides the bus control signal input/output pins (RD,
WR, AS, WAIT), host interface (HIF) input pins (HA0, IOR, IOW, CS1), key-sense input pins,
and I2C bus interface (IIC0 and IIC1) input/output pins (SCL0, SDA0, SCL1, SDA1). The
functions of pins P77 to P74 differ depending on the operating mode. Pins P70 to P73 have
program-controllable built-in MOS pull-ups. Figure 7-15 shows the pin configuration of port 7.
Pins in port 7 can drive one TTL load and a 90-pF capacitive load. They can also drive a
Darlington transistor.
Port 7
Port 7 pins
Pin configuration in mode 1 (expanded mode
with on-chip ROM disabled) and
mode 2 (expanded mode with on-chip ROM enabled)
P77/WAIT/HA0
WAIT (input)/P77 (input/output)
P76/RD/IOR
RD (output)
P75/WR/IOW
WR (output)
P74/AS/CS1
AS (output)
P73/SDA1/KEYIN7
P73 (input/output)/SDA1 (input/output)/KEYIN7 (input)
P72/SCL1/KEYIN6
P72 (input/output)/SCL1 (input/output)/KEYIN6 (input)
P71/SDA0/KEYIN5
P71 (input/output)/SDA0 (input/output)/KEYIN5 (input)
P70/SCL0/KEYIN4
P70 (input/output)/SCL0 (input/output)/KEYIN4 (input)
Pin configuration in mode 3 (single-chip mode)
Pin configuration in mode 3 (single-chip mode)
Master mode
Slave mode
P77 (input/output)
HA0 (input)
P76 (input/output)
IOR (input)
P75 (input/output)
IOW (input)
P74 (input/output)
CS1 (input)
P73 (input/output)/SDA1 (input/output)/KEYIN7 (input)
P73 (input/output)/SDA1 (input/output)/KEYIN7 (input)
P72 (input/output)/SCL1 (input/output)/KEYIN6 (input)
P72 (input/output)/SCL1 (input/output)/KEYIN6 (input)
P71 (input/output)/SDA0 (input/output)/KEYIN5 (input)
P71 (input/output)/SDA0 (input/output)/KEYIN5 (input)
P70 (input/output)/SCL0 (input/output)/KEYIN4 (input)
P70 (input/output)/SCL0 (input/output)/KEYIN4 (input)
Figure 7-15 Port 7 Pin Configuration
150
7.8.2
Register Configuration and Descriptions
Table 7-15 summarizes the port 7 registers.
Table 7-15 Port 7 Registers
Name
Abbreviation
Read/Write
Initial Value
Address
Port 7 data direction register
P7DDR
W
H'00
H'FFBC
Port 7 data register
P7DR
R/W
H'00
H'FFBE
Key-sense MOS pull-up control
register
KMPCR
R/W
H'00
H'FFF2
Port 7 Data Direction Register (P7DDR)
7
Bit
6
5
4
3
2
1
0
P77DDR P76DDR P75DDR P74DDR P73DDR P72DDR P71DDR P70DDR
Initial value
0
0
0
0
0
0
0
1
Read/Write
W
W
W
W
W
W
W
W
P7DDR is an 8-bit register that controls the input/output direction of each pin in port 7. A pin
functions as an output pin if the corresponding P7DDR bit is set to 1, and as an input pin if this bit
is cleared to 0. P7DDR is a write-only register. Read data is invalid. If read, all bits always read 1.
P7DDR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode
P7DDR retains its existing values, so if a transition to software standby mode occurs while a
P7DDR bit is set to 1, the corresponding pin remains in the output state.
Port 7 Data Register (P7DR)
Bit
7
6
5
4
3
2
1
0
P77
P76
P75
P74
P73
P72
P71
P70
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P7DR is an 8-bit register that stores data for pins P77 to P70.
When a P7DDR bit is set to 1, if port 7 is read, the value in P7DR is obtained directly, regardless
of the actual pin state. When a P7DDR bit is cleared to 0, if port 7 is read the pin state is obtained.
P7DR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode it
retains its existing values.
151
When a port P6DDR bit is cleared to 0, if port 6 is read, the pin state is obtained; this pin can be
selected according to the contents of KMIMR7 to KMIMR4. When KMIMR is set to 1 (initial
value), bit 7 is an empty bit, and pins P66, P6 5, and P64 are selected. When KMIMR is cleared to
0, pins P73, P7 2, P7 1, and P70 are selected, respectively, corresponding to KMIMR7, KMIMR6,
KMIMR5, and KMIMR4.
Key-Sense MOS Pull-Up Control Register (KMPCR)
Bit
7
6
5
4
3
2
1
0
KM7PCR KM6PCR KM5PCR KM4PCR KM3PCR KM2PCR KM1PCR KM0PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
KMPCR is an 8-bit readable/writable register that controls the port 6 and port 7 built-in MOS pullups on a bit-by-bit basis.
When a P6DDR or P7DDR bit is cleared to 0 (input port state), if the corresponding KMPCR bit is
set to 1 the MOS pull-up is turned on.
KM7PCR to KM4PCR correspond to P73DDR to P70DDR and pins P73 to P70, while KM3PCR to
KM0PCR correspond to P63DDR to P60DDR and pins P63 to P60.
KMPCR is initialized to H'00 by a reset and in hardware standby mode. In software standby mode
it retains its existing values.
152
7.8.3
Pin Functions
The pins of port 7 have different functions in modes 1 and 2 and in mode 3. Individual pins are
used as bus control signal input/output pins (RD, WR, AS, WAIT), host interface (HIF) input pins
(HA0, IOR, IOW, CS1), key-sense input pins, and I2C bus interface (IIC0 and IIC1) input/output
pins (SCL0, SDA0, SCL1, SDA1). Table 7-19 indicates the pin functions of port 7.
Table 7-16 Port 7 Pin Functions
Pin
Pin Functions and Selection Method
P77/WAIT/HA0
Bit 77DDR, the wait mode determined by WSCR, and the operating mode select
the pin function as follows
Operating mode
Modes 1 and 2
Mode 3
—
P76/RD/IOR
Other than slave
mode
WAIT not used
Wait mode
WAIT
used
P77DDR
—
0
1
0
1
—
Pin function
WAIT
input
P77
input
P77
output
P77
input
P77
output
HA 0
input
—
Bit 76DDR and the operating mode select the pin function as follows
Operating mode Modes 1 and 2
—
P75/WR/IOW
Slave
mode
Mode 3
Other than slave mode
Slave mode
P76DDR
—
0
1
—
Pin function
RD output
P76 input
P76 output
IOR input
Bit 75DDR and the operating mode select the pin function as follows
Operating mode Modes 1 and 2
—
Mode 3
Other than slave mode
Slave mode
P75DDR
—
0
1
—
Pin function
WR output
P75 input
P75 output
IOW input
153
Table 7-16 Port 7 Pin Functions (cont)
Pin
Pin Functions and Selection Method
P74/AS/CS 1
Bit 74DDR and the operating mode select the pin function as follows
Operating mode Modes 1 and 2
—
P73/SDA1/
KEYIN7
Mode 3
Other than slave mode
Slave mode
P74DDR
—
0
1
—
Pin function
AS output
P74 input
P74 output
CS 1 input
Bit ICE in ICCR of IIC1 and bit P73DDR select the pin function as follows
ICE
0
1
P73DDR
0
1
—
Pin function
P73 input
P73 output
SDA 1 input/output
KEYIN7 input
P72/SCL1/
KEYIN6
Bit ICE in ICCR of IIC1 and bit P72DDR select the pin function as follows
ICE
0
1
P72DDR
0
1
—
Pin function
P72 input
P72 output
SCL 1 input/output
KEYIN6 input
P71/SDA0
Bit ICE in ICCR of IIC0 and bit P71DDR select the pin function as follows
ICE
0
1
P71DDR
0
1
—
Pin function
P71 input
P71 output
SDA 0 input/output
KEYIN5 input
154
Table 7-16 Port 7 Pin Functions (cont)
Pin
Pin Functions and Selection Method
P70/SCL0
Bit ICE in ICCR of IIC0 and bit P70DDR select the pin function as follows
ICE
0
1
P70DDR
0
1
—
Pin function
P70 input
P70 output
SCL 0 input/output
KEYIN4 input
155
156
Section 8 PWM Timers
[Incorporated in all models except the H8/3202]
8.1
Overview
The H8/3217 Series has an on-chip pulse width modulation (PWM) timer module with sixteen
outputs. Sixteen output waveforms are generated from a common time base, enabling PWM
output with a high carrier frequency to be produced using pulse division. The PWM timer module
has sixteen 8-bit PWM data registers (PWDRs), and an output pulse with a duty cycle of 0 to
100% can be obtained as specified by PWDR and the port data register (P1DR or P2DR).
8.1.1
Features
The PWM timer module has the following features.
• Operable at a maximum carrier frequency of 1 MHz using pulse division (at 16 MHz operation)
• Duty cycles from 0 to 100% with 1/256 resolution (100% duty realized by port output)
• Direct or inverted PWM output, and software enable/disable control
157
8.1.2
Block Diagram
Figure 8-1 shows a block diagram of the PWM timer module.
PWDR0
Comparator 1
PWDR1
P12/PW2
Comparator 2
PWDR2
P13/PW3
Comparator 3
PWDR3
P14/PW4
Comparator 4
PWDR4
Comparator 5
PWDR5
Comparator 6
PWDR6
Comparator 7
PWDR7
Comparator 8
PWDR8
P15/PW5
P16/PW6
P17/PW7
P20/PW8
P21/PW9
P22/PW10
Comparator 9
PWDR9
Comparator 10
PWDR10
Comparator 11
PWDR11
P24/PW12
Comparator 12
PWDR12
P25/PW13
Comparator 13
PWDR13
P26/PW14
Comparator 14
PWDR14
P27/PW15
Comparator 15
PWDR15
TCNT
Clock selection
P23/PW11
PWDPRB
PWDPRA
PWOERB
PWOERA
P2DDR
P1DDR
P2DR
P1DR
Legend
PWDR:
PWDPRA:
PWDPRB:
PWOERA:
PWOERB:
P1DDR:
P2DDR:
P1DR:
P2DR:
STCR:
Module
data bus
ø
øP/2
Internal clock
PWM data register
PWM data polarity register A
PWM data polarity register B
PWM output enable register A
PWM output enable register B
Port 1 data direction register
Port 2 data direction register
Port 1 data register
Port 2 data register
Serial/timer control register
Figure 8-1 Block Diagram of PWM Timer Module
158
Bus interface
Comparator 0
P11/PW1
Port/PWM output control
P10/PW0
STCR
Internal
data bus
8.1.3
Input and Output Pins
Table 8-1 lists the output pins of the PWM timer. There are no input pins.
Table 8-1
PWM Timer Module Output Pins
Name
Abbr.
I/O
Function
PWM output pin 0
PW0
Output
PWM timer pulse output 0
PWM output pin 1
PW1
Output
PWM timer pulse output 1
PWM output pin 2
PW2
Output
PWM timer pulse output 2
PWM output pin 3
PW3
Output
PWM timer pulse output 3
PWM output pin 4
PW4
Output
PWM timer pulse output 4
PWM output pin 5
PW5
Output
PWM timer pulse output 5
PWM output pin 6
PW6
Output
PWM timer pulse output 6
PWM output pin 7
PW7
Output
PWM timer pulse output 7
PWM output pin 8
PW8
Output
PWM timer pulse output 8
PWM output pin 9
PW9
Output
PWM timer pulse output 9
PWM output pin 10
PW10
Output
PWM timer pulse output 10
PWM output pin 11
PW11
Output
PWM timer pulse output 11
PWM output pin 12
PW12
Output
PWM timer pulse output 12
PWM output pin 13
PW13
Output
PWM timer pulse output 13
PWM output pin 14
PW14
Output
PWM timer pulse output 14
PWM output pin 15
PW15
Output
PWM timer pulse output 15
159
8.1.4
Register Configuration
Table 8-2 lists the registers of the PWM timer module.
Table 8-2
PWM Timer Module Registers
Name
Abbreviation
R/W*
Initial Value
Address
PWM data register 0
PWDR0
R/W
H'00
H'FFF0
PWM data register 1
PWDR1
R/W
H'00
H'FFF1
PWM data register 2
PWDR2
R/W
H'00
H'FFF2
PWM data register 3
PWDR3
R/W
H'00
H'FFF3
PWM data register 4
PWDR4
R/W
H'00
H'FFF4
PWM data register 5
PWDR5
R/W
H'00
H'FFF5
PWM data register 6
PWDR6
R/W
H'00
H'FFF6
PWM data register 7
PWDR7
R/W
H'00
H'FFF7
PWM data register 8
PWDR8
R/W
H'00
H'FFF8
PWM data register 9
PWDR9
R/W
H'00
H'FFF9
PWM data register 10
PWDR10
R/W
H'00
H'FFFA
PWM data register 11
PWDR11
R/W
H'00
H'FFFB
PWM data register 12
PWDR12
R/W
H'00
H'FFFC
PWM data register 13
PWDR13
R/W
H'00
H'FFFD
PWM data register 14
PWDR14
R/W
H'00
H'FFFE
PWM data register 15
PWDR15
R/W
H'00
H'FFFF
PWM data polarity register A
PWDPRA
R/W
H'00
H'FFCF
PWM data polarity register B
PWDPRB
R/W
H'00
H'FFCE
PWM output enable register A
PWOERA
R/W
H'00
H'FFD5
PWM output enable register B
PWOERB
R/W
H'00
H'FFCD
Port 1 data direction register
P1DDR
W
H'00
H'FFB0
Port 2 data direction register
P2DDR
W
H'00
H'FFB1
Port 1 data register
P1DR
R/W
H'00
H'FFB2
Port 2 data register
P2DR
R/W
H'00
H'FFB3
Serial/timer control register
STCR
R/W
H'00
H'FFC3
Note: * Registers at addresses H'FFF0 to H'FFFF can only be read or written to when the HIE bit
in the system control register (SYSCR) is 0.
160
8.2
Register Descriptions
8.2.1
PWM Data Registers (PWDR0 to PWDR15)
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
1
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Each PWDR is an 8-bit readable/writable register that specifies the duty cycle of the basic pulse to
be output, and the number of additional pulses. The value set in PWDR corresponds to a 0 or 1
ratio in the conversion period. The upper 4 bits specify the duty cycle of the basic pulse as 0 to
15/16 with a resolution of 1/16. The lower 4 bits specify how many extra pulses are to be added
within the conversion period comprising 16 basic pulses. Thus, a specification of 0 to 255/256 is
possible for 0/1 ratios within the conversion period. For 256/256 (100%) output, port output
should be used.
PWDR is initialized to H'00 by a reset and in the standby modes.
8.2.2
PWM Data Polarity Registers A and B (PWDPRA and PWDPRB)
PWDPRA
Bit
7
6
5
4
3
2
1
0
OS7
OS6
OS5
OS4
OS3
OS2
OS1
OS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
OS15
OS14
OS13
OS12
OS11
OS10
OS9
OS8
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PWDPRB
Bit
Each PWDPR is an 8-bit readable/writable register that controls the polarity of the PWM output.
Bits OS0 to OS15 correspond to outputs PW0 to PW15.
PWDPR is initialized to H'00 by a reset and in the hardware standby modes.
161
OS
Description
0
PWM direct output (PWDR value corresponds to high width of output)
1
PWM inverted output (PWDR value corresponds to low width of output)
8.2.3
(Initial value)
PWM Output Enable Registers A and B (PWOERA and PWOERB)
PWOERA
Bit
7
6
5
4
3
2
1
0
OE7
OE6
OE5
OE4
OE3
OE2
OE1
OE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
7
6
5
4
3
2
1
0
PWOERB
Bit
OE15
OE14
OE13
OE12
OE11
OE10
OE9
OE8
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Each PWOER is an 8-bit readable/writable register that switches between PWM output and port
output. Bits OE0 to OE15 correspond to outputs PW0 to PW15. To set a pin in the output state, a
setting in the port direction register is also necessary. Bits P1DDR0 to P1DDR7 correspond to
outputs PW0 to PW7, and bits P2DDR0 to P2DDR7 correspond to outputs PW8 to PW15.
PWOER is initialized to H'00 by a reset and in the hardware standby modes.
DDR
OE
Description
0
0
Port input
0
1
Port input
1
0
Port output or PWM 256/256 output
1
1
PWM output (0 to 255/256 output)
162
(Initial value)
8.2.4
Port 1 Data Direction Register (P1DDR)
Bit
7
6
5
4
3
2
1
0
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
P1DDR is an 8-bit write-only register that specifies the input/output direction and PWM output for
each pin of port 1 in bit units.
Port 1 pins are multiplexed with pins PW0 to PW7. The bit corresponding to a pin to be used for
PWM output should be set to 1.
For details on P1DDR, see section 7.2, Port 1.
8.2.5
Port 2 Data Direction Register (P2DDR)
Bit
7
6
5
4
3
2
1
0
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
P2DDR is an 8-bit write-only register that specifies the input/output direction and PWM output for
each pin of port 2 in bit units.
Port 2 pins are multiplexed with pins PW8 to PW15. The bit corresponding to a pin to be used for
PWM output should be set to 1.
For details on P2DDR, see section 7.3, Port 2.
8.2.6
Port 1 Data Register (P1DR)
Bit
7
6
5
4
3
2
1
0
P17
P16
P15
P14
P13
P12
P11
P10
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P1DR is an 8-bit readable/writable register used to fix PWM output at 1 (when OS = 0) or 0 (when
OS = 1).
For details on P1DR, see section 7.2, Port 1.
163
8.2.7
Port 2 Data Register (P2DR)
Bit
7
6
5
4
3
2
1
0
P27
P26
P25
P24
P23
P22
P21
P20
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P2DR is an 8-bit readable/writable register used to fix PWM output at 1 (when OS = 0) or 0 (when
OS = 1).
For details on P2DR, see section 7.3, Port 2.
8.2.8
Serial/Timer Control Register (STCR)
Bit
7
6
5
IICS
IICX1
IICX0
Initial value
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
4
3
1
0
ICKS1
ICKS0
0
0
0
R/W
R/W
R/W
2
SYNCE PWCKE PWCKS
STCR is an 8-bit readable/writable register that controls the I 2C bus interface operating mode and
the TCNT clock source in the PWM timer module and the 8-bit timers.
STCR is initialized to H'00 by a reset.
Bits 7 to 5—I2C Control (IICS, IICX1, IICX0): These bits control the operation of the I2C bus
interface. For details, see section 14, I2C Bus Interface.
Bit 4—Timer Connection Output Enable (SYNCE): This bit controls the outputs (VSYNCO,
HSYNCO, CLAMPO) when the timers are interconnected. For details, see section 11, Timer
Connection.
Bits 3 and 2—PWM Clock Enable, PWM Clock Select (PWCKE, PWCKS): These bits select
the internal clock to be input to the timer counter (TCNT) in the PWM timer module.
Bit 3
PWCKE
Bit 2
PWCKS
Description
0
—
Clock input is disabled
1
0
ø (system clock) is selected
1
1
øp/2 (supporting-module clock divided by two) is selected
164
(Initial value)
From the frequency of the selected internal clock, the PWM resolution, PWM conversion period,
and carrier frequency can be calculated as follows.
Resolution (minimum pulse width)= 1/internal clock frequency
PWM conversion period = resolution × 256
Carrier frequency = 16/PWM conversion period
If the frequency of the system clock (ø) and supporting-module clock (øp) is 10 MHz, then the
resolution, PWM conversion period, and carrier frequency are as shown in table 8-3.
Table 8-3
Resolution, PWM Conversion Period, and Carrier Frequency
when ø = øp = 10 MHz
Internal Clock
Frequency
Resolution (Minimum
Pulse Width)
PWM Conversion
Period
Carrier Frequency
ø
100 ns
25 µs
640 kHz
øP/2
200 ns
50 µs
320 kHz
Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1 and ICKS0): These bits, together with bits
CKS2 to CKS0 in TCR of the 8-bit timers, select the internal clock to be input to the timer
counters (TCNT) in the 8-bit timers. For details, see section 10.2.3, Timer Control Register.
165
8.3
Operation
8.3.1
Correspondence between PWM Data Register Contents and Output Waveform
The upper 4 bits of PWDR specify the duty cycle of the basic pulse as 0 to 15/16 with a resolution
of 1/16, as shown in table 8-4.
Table 8-4
Duty Cycle of Basic Pulse
Upper 4 Bits
Waveform of Basic Pulse (Internal)
0 1 2 3 4 5 6 7 8 9 A B C D E F 0
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
The lower 4 bits of PWDR specify the position of pulses added to the 16 basic pulses, as shown in
table 8-5. An additional pulse consists of a high period with a width equal to the resolution, added
before the rising edge of a basic pulse. When the upper 4 bits of PWDR are 0000, there is no rising
edge of the basic pulse, but the timing for adding pulses is the same.
166
Table 8-5
Lower
4 Bits
Position of Pulses Added to Basic Pulses
Basic Pulse No.
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0000
0001
Yes
0010
Yes
Yes
0011
Yes
Yes
Yes
Yes
0100
Yes
Yes
Yes
0101
Yes
Yes
Yes
Yes
Yes
0110
Yes
Yes
Yes
Yes
Yes
Yes
0111
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
1000
Yes
Yes
Yes
Yes
Yes
Yes
Yes
1001
Yes
Yes
Yes
Yes
Yes
Yes
Yes Yes Yes
1010
Yes
Yes
Yes Yes Yes
Yes
Yes
Yes Yes Yes
1011
Yes
Yes
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes
1100
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes
1101
Yes Yes Yes
Yes Yes Yes
Yes Yes Yes Yes Yes Yes Yes
1110
Yes Yes Yes Yes Yes Yes Yes
Yes Yes Yes Yes Yes Yes Yes
1111
Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes
No additional pulse
Additional pulse present
Figure 8-2 Example of Additional Pulse Timing (When Upper 4 Bits of PWDR = 1000)
167
168
Section 9 16-Bit Free-Running Timer
9.1
Overview
The H8/3217 Series has an on-chip 16-bit free-running timer (FRT) module that uses a 16-bit freerunning counter as a time base. Applications of the FRT module include rectangular-wave output
(up to two independent waveforms), input pulse width measurement, and measurement of external
clock periods.
9.1.1
Features
The features of the free-running timer module are listed below.
• Selection of four clock sources
The free-running counter can be driven by an internal clock source (øP/2, øP/8, or øP/32), or an
external clock input (enabling use as an external event counter).
• Two independent comparators
Each comparator can generate an independent waveform.
• Input capture
The current count can be captured on the rising or falling edge (selectable) of an input signal.
• Counter can be cleared under program control
The free-running counter can be cleared on compare-match A.
• Four interrupt sources
Compare-match A and B, input capture, and overflow interrupts are requested independently.
169
9.1.2
Block Diagram
Figure 9-1 shows a block diagram of the free-running timer.
Internal
clock sources
øP/2
øP/8
øP/32
External
clock source
FTCI
Clock select
Clock
Comparematch A
FTOA
Overflow
FTOB
Clear
OCRA (H/L)
Comparator A
Comparematch B
Comparator B
OCRB (H/L)
Control
logic
Capture
ICR (H/L)
Module data bus
FTI
Bus interface
FRC (H/L)
TCSR
TCR
ICI
OCIA
OCIB
FOVI
Interrupt signals
Legend
OCRA:
OCRB:
FRC:
ICR:
TCSR:
TCR:
Output compare register A
Output compare register B
Free-running counter
Input capture register
Timer control/status register
Timer control register
Figure 9-1 Block Diagram of 16-Bit Free-Running Timer
170
Internal
data bus
9.1.3
Input and Output Pins
Table 9-1 lists the input and output pins of the free-running timer module.
Table 9-1
Input and Output Pins of Free-Running Timer Module
Name
Abbreviation
I/O
Function
Counter clock input
FTCI
Input
Input of external free-running counter
clock signal
Output compare A
FTOA
Output
Output controlled by comparator A
Output compare B
FTOB
Output
Output controlled by comparator B
Input capture
FTI
Input
Input capture trigger
9.1.4
Register Configuration
Table 9-2 lists the registers of the free-running timer module.
Table 9-2
Register Configuration
Name
Abbreviation
R/W
Initial
Value
Address
Timer control register
TCR
R/W
H'00
H'FF90
Timer control/status register
TCSR
R/(W)*
H'00
H'FF91
Free-running counter (high)
FRC (H)
R/W
H'00
H'FF92
Free-running counter (low)
FRC (L)
R/W
H'00
H'FF93
Output compare register A (high)
OCRA (H)
R/W
H'FF
H'FF94
Output compare register A (low)
OCRA (L)
R/W
H'FF
H'FF95
Output compare register B (high)
OCRB (H)
R/W
H'FF
H'FF96
Output compare register B (low)
OCRB (L)
R/W
H'FF
H'FF97
Input capture register (high)
ICR (H)
R
H'00
H'FF98
Input capture register (low)
ICR (L)
R
H'00
H'FF99
Note: * Software can write a 0 to clear bits 7 to 4, but cannot write a 1 in these bits.
171
9.2
Register Descriptions
9.2.1
Free-Running Counter (FRC)—H'FF92
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
The FRC is a 16-bit readable/writable up-counter that increments on an internal pulse generated
from a clock source. The clock source is selected by the clock select 1 and 0 bits (CKS1 and
CKS0) of the timer control register (TCR).
When the FRC overflows from H'FFFF to H'0000, the overflow flag (OVF) in the timer
control/status register (TCSR) is set to 1.
Because the FRC is a 16-bit register, a temporary register (TEMP) is used when the FRC is written
or read. See section 9.3, CPU Interface, for details.
The FRC is initialized to H'0000 by a reset and in the standby modes.
9.2.2
Output Compare Registers A and B (OCRA and OCRB)—H'FF94 and H'FF96
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Read/Write R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
OCRA and OCRB are 16-bit readable/writable registers, the contents of which are continually
compared with the value in the FRC. When a match is detected, the corresponding output compare
flag (OCFA or OCFB) is set to 1 in the timer control/status register (TCSR).
In addition, if the output enable bit (OEA or OEB) in the timer output compare control register
(TCR) is set to 1, when the output compare register and FRC values match, the logic level selected
by the output level bit (OLVLA or OLVLB) in the TCSR is output at the output compare pin
(FTOA or FTOB). After a reset, the output of FTOA and FTOB is 0 until the first compare-match
event.
Because OCRA and OCRB are 16-bit registers, a temporary register (TEMP) is used for write
access, as explained in section 9.3, CPU Interface.
OCRA and OCRB are initialized to H'FFFF by a reset and in the standby modes.
172
9.2.3
Input Capture Register (ICR)—H'FF98
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
R
The input capture register is a 16-bit read-only register.
When the rising or falling edge of the signal at the input capture pin (FTI) is detected, the current
value of the FRC is copied to the input capture register (ICR). At the same time, the input capture
flag (ICF) in the timer control/status register (TCSR) is set to 1. The input capture edge is selected
by the input edge select bit (IEDG) in the TCSR.
Because the input capture register is a 16-bit register, a temporary register (TEMP) is used when it
is read. See Section 9.3, CPU Interface, for details.
To ensure input capture, the width of the input capture pulse (FTI) should be at least 1.5 system
clock cycles (1.5 ø).
The input capture register is initialized to H'0000 by a reset and in the standby modes.
Note: When input capture is detected, the FRC value is transferred to the input capture register
even if the input capture flag is already set.
173
9.2.4
Timer Control Register (TCR)—H'FF90
Bit
7
6
5
4
3
2
1
0
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCR is an 8-bit readable/writable register that enables and disables output signals and interrupts,
and selects the timer clock source.
TCR is initialized to H'00 by a reset and in the standby modes.
Bit 7—Input Capture Interrupt Enable (ICIE): Selects whether to request an input capture
interrupt (ICI) when the input capture flag (ICF) in the timer status/control register (TCSR) is set
to 1.
Bit 7
ICIE
Description
0
Input capture interrupt request (ICI) is disabled
1
Input capture interrupt request (ICI) is enabled
(Initial value)
Bit 6—Output Compare Interrupt Enable B (OCIEB): Selects whether to request output
compare interrupt B (OCIB) when output compare flag B (OCFB) in the timer status/control
register (TCSR) is set to 1.
Bit 6
OCIEB
Description
0
Output compare interrupt request B (OCIB) is disabled
1
Output compare interrupt request B (OCIB) is enabled
(Initial value)
Bit 5—Output Compare Interrupt Enable A (OCIEA): Selects whether to request output
compare interrupt A (OCIA) when output compare flag A (OCFA) in the timer status/control
register (TCSR) is set to 1.
Bit 5
OCIEA
Description
0
Output compare interrupt request A (OCIA) is disabled
1
Output compare interrupt request A (OCIA) is enabled
174
(Initial value)
Bit 4—Timer Overflow Interrupt Enable (OVIE): Selects whether to request a free-running
timer overflow interrupt (FOVI) when the timer overflow flag (OVF) in the timer status/control
register (TCSR) is set to 1.
Bit 4
OVIE
Description
0
Timer overflow interrupt request (FOVI) is disabled
1
Timer overflow interrupt request (FOVI) is enabled
(Initial value)
Bit 3—Output Enable B (OEB): Enables or disables output of the output compare B signal
(FTOB). If output compare B is enabled, the FTOB pin is driven to the level selected by OLVLB
in the timer status/control register (TCSR) whenever the FRC value matches the value in output
compare register B (OCRB).
Bit 3
OEB
Description
0
Output compare B output is disabled
1
Output compare B output is enabled
(Initial value)
Bit 2—Output Enable A (OEA): Enables or disables output of the output compare A signal
(FTOA). If output compare A is enabled, the FTOA pin is driven to the level selected by OLVLA
in the timer status/control register (TCSR) whenever the FRC value matches the value in output
compare register A (OCRA).
Bit 2
OEA
Description
0
Output compare A output is disabled
1
Output compare A output is enabled
(Initial value)
Bits 1 and 0—Clock Select (CKS1 and CKS0): These bits select external clock input or one of
three internal clock sources for the FRC. External clock pulses are counted on the rising edge at
the external clock pin (FTCI).
Bit 1
CKS1
Bit 0
CKS0
Description
0
0
øP/2 internal clock source
0
1
øP/8 internal clock source
1
0
øP/32 internal clock source
1
1
External clock source (rising edge)
(Initial value)
175
9.2.5
Timer Control/Status Register (TCSR)—H'FF91
Bit
7
6
5
4
3
2
1
0
ICF
OCFB
OCFA
OVF
OLVLB
OLVLA
IEDG
CCLRA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)
R/(W)
R/(W)
R/W
Note: * Software can write a 0 in bits 7 to 4 to clear the flags, but cannot write a 1 in these bits.
TCSR is an 8-bit readable and partially writable register that contains four status flags and selects
the output compare levels, input capture edge, and whether to clear the counter on compare-match
A.
TCSR is initialized to H'00 by a reset and in the standby modes.
Bit 7—Input Capture Flag (ICF): This status flag is set to 1 to indicate an input capture event,
showing that the FRC value has been copied to the ICR.
ICF must be cleared by software. It is set by hardware, however, and cannot be set by software.
Bit 7
ICF
Description
0
To clear ICF, the CPU must read ICF after it has been set to 1,
then write a 0 in this bit
1
This bit is set to 1 when an FTI input signal causes the FRC
value to be copied to the ICR
(Initial value)
Bit 6—Output Compare Flag B (OCFB): This status flag is set to 1 when the FRC value
matches the OCRB value.
OCFB must be cleared by software. It is set by hardware, however, and cannot be set by software.
Bit 6
OCFB
Description
0
To clear OCFB, the CPU must read OCFB after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when FRC = OCRB
176
(Initial value)
Bit 5—Output Compare Flag A (OCFA): This status flag is set to 1 when the FRC value
matches the OCRA value.
OCFA must be cleared by software. It is set by hardware, however, and cannot be set by software.
Bit 5
OCFA
Description
0
To clear OCFA, the CPU must read OCFA after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when FRC = OCRA
(Initial value)
Bit 4—Timer Overflow Flag (OVF): This status flag is set to 1 when the FRC overflows
(changes from H'FFFF to H'0000).
OVF must be cleared by software. It is set by hardware, however, and cannot be set by software.
Bit 4
OVF
Description
0
To clear OVF, the CPU must read OVF after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when FRC changes from H'FFFF to H'0000
(Initial value)
Bit 3—Output Level B (OLVLB): Selects the logic level output at the FTOB pin when the FRC
and OCRB values match.
Bit 3
OLVLB
Description
0
A 0 logic level is output for compare-match B
1
A 1 logic level is output for compare-match B
(Initial value)
Bit 2—Output Level A (OLVLA): Selects the logic level output at the FTOA pin when the FRC
and OCRA values match.
Bit 2
OLVLA
Description
0
A 0 logic level is output for compare-match A
1
A 1 logic level is output for compare-match A
(Initial value)
177
Bit 1—Input Edge Select (IEDG): Selects the rising or falling edge of the input capture signal
(FTI).
Bit 1
IEDG
Description
0
FRC contents are transferred to ICR on the falling edge of FTI
1
FRC contents are transferred to ICR on the rising edge of FTI
(Initial value)
Bit 0—Counter Clear A (CCLRA): Selects whether to clear the FRC at compare-match A (when
the FRC and OCRA values match).
Bit 0
CCLRA
Description
0
The FRC is not cleared
1
The FRC is cleared at compare-match A
178
(Initial value)
9.3
CPU Interface
The free-running counter (FRC), output compare registers (OCRA and OCRB), and input capture
register (ICR) are 16-bit registers, but they are connected to an 8-bit data bus. When the CPU
accesses these registers, to ensure that both bytes are written or read simultaneously, the access is
performed using an 8-bit temporary register (TEMP).
These registers are written and read as follows:
• Register write
When the CPU writes to the upper byte, the byte of write data is placed in TEMP. Next, when
the CPU writes to the lower byte, this byte of data is combined with the byte in TEMP and all
16 bits are written in the register simultaneously.
• Register read
When the CPU reads the upper byte, the upper byte of data is sent to the CPU and the lower
byte is placed in TEMP. When the CPU reads the lower byte, it receives the value in TEMP.
(As an exception, when the CPU reads OCRA or OCRB, it reads both the upper and lower bytes
directly, without using TEMP.)
Programs that access these registers should normally use word access. Equivalently, they may
access first the upper byte, then the lower byte by two consecutive byte accesses. Data will not be
transferred correctly if the bytes are accessed in reverse order, if only one byte is accessed, or if
the upper and lower bytes are accessed separately and another register is accessed in between,
altering the value in TEMP.
Coding Examples
To write the contents of general register R0 to OCRA:
MOV.W
R0, @OCRA
To transfer the ICR contents to general register R0:
MOV.W
@ICR, R0
Figure 9-2 shows the data flow when the FRC is accessed. The other registers are accessed in the
same way.
179
(1) Upper byte write
Module data bus
Bus
interface
CPU writes
data H'AA
TEMP
[H'AA]
FRCH
[
]
FRCL
[
]
(2) Lower byte write
CPU writes
data H'55
Module data bus
Bus
interface
TEMP
[H'AA]
FRCH
[H'AA]
FRCL
[H'55]
Figure 9-2 (a) Write Access to FRC (When CPU Writes H'AA55)
180
(1) Upper byte read
Module data bus
Bus
interface
CPU writes
data H'AA
TEMP
[H'55]
FRCH
[H'AA]
FRCL
[H'55]
(2) Lower byte read
CPU writes
data H'55
Module data bus
Bus
interface
TEMP
[H'55]
FRCH
[
]
FRCL
[
]
Figure 9-2 (b) Read Access to FRC (When FRC Contains H'AA55)
181
9.4
Operation
9.4.1
FRC Incrementation Timing
The FRC increments on a pulse generated once for each cycle of the selected (internal or external)
clock source.
(1) Internal Clock Sources: Can be selected by the CKS1 and CKS0 bits in TCR. Internal clock
sources are created by dividing the system clock (ø). Three internal clock sources are available:
øP/2, øP/8, and øP/32. Figure 9-3 shows the increment timing.
ø
Internal
clock
FRC clock
pulse
FRC
N–1
N
Figure 9-3 Increment Timing for Internal Clock Source
182
N+1
(2) External Clock Input: Can be selected by the CKS1 and CKS0 bits in the TCR. The FRC
increments on the rising edge of the FTCI clock signal. The pulse width of the external clock
signal must be at least 1.5 system clock (ø) cycles. The counter will not increment correctly if the
pulse width is shorter than this.
Figure 9-4 shows the increment timing.
ø
External
clock input
FRC clock
pulse
FRC
N
N+1
Figure 9-4 Increment Timing for External Clock Source
183
9.4.2
Output Compare Timing
When a compare-match occurs, the logic level selected by the output level bit (OLVLA or
OLVLB) in TCSR is output at the output compare pin (FTOA or FTOB). Figure 9-5 shows the
timing of this operation for compare-match A.
ø
Internal comparematch A signal
Clear*
OLVLA
FTOA
Note: * Cleared by software
Figure 9-5 Timing of Output Compare A
9.4.3
FRC Clear Timing
If the CCLRA bit in TCSR is set to 1, the FRC is cleared when compare-match A occurs. Figure
9-6 shows the timing of this operation.
ø
Internal comparematch A signal
FRC
N
H'0000
Figure 9-6 Clearing of FRC by Compare-Match A
184
9.4.4
Input Capture Timing
An internal input capture signal is generated from the rising or falling edge of the FTI input, as
selected by the IEDG bit in TCSR. Figure 9-7 shows the usual input capture timing when the
rising edge is selected (IEDG = 1).
ø
Input capture
input
Internal input
capture signal
Figure 9-7 Input Capture Timing (Usual Case)
If the upper byte of ICR is being read when the internal input capture signal should be generated,
the internal input capture signal is delayed by one state. Figure 9-8 shows the timing for this case.
ICR upper byte read cycle
T1
T2
T3
ø
Input capture
input
Internal input
capture signal
Figure 9-8 Input Capture Timing (1-State Delay Due to ICR Read)
185
9.4.5
Timing of Input Capture Flag (ICF) Setting
The input capture flag ICF is set to 1 by the internal input capture signal. The FRC contents are
transferred to ICR at the same time. Figure 9-9 shows the timing of this operation.
ø
Internal input
capture signal
ICF
N
FRC
ICR
N
Figure 9-9 Setting of Input Capture Flag
9.4.6
Setting of FRC Overflow Flag (OVF)
The FRC overflow flag (OVF) is set to 1 when the FRC changes from H'FFFF to H'0000. Figure
9-10 shows the timing of this operation.
ø
FRC
H'FFFF
H'0000
Internal overflow
signal
OVF
Figure 9-10 Setting of Overflow Flag
186
9.5
Interrupts
The free-running timer module can request four types of interrupts: input capture (ICI), output
compare A and B (OCIA and OCIB), and overflow (FOVI). Each interrupt is requested when the
corresponding flag bit is set, provided the corresponding enable bit is also set. Independent signals
are sent to the interrupt controller for each type of interrupt. Table 9-3 lists information about
these interrupts.
Table 9-3
Free-Running Timer Interrupts
Interrupt
Description
Priority
ICI
Requested when ICF is set
High
OCIA
Requested when OCFA is set
OCIB
Requested when OCFB is set
FOVI
Requested when OVF is set
9.6
Low
Sample Application
In the example below, the free-running timer module is used to generate two square-wave outputs
with a 50% duty factor and arbitrary phase relationship. The programming is as follows:
1.
The CCLRA bit in TCSR is set to 1.
2.
Each time a compare-match interrupt occurs, software inverts the corresponding output level
bit in TCSR (OLVLA or OLVLB).
187
FRC
H'FFFF
Clear counter
OCRA
OCRB
H'0000
FTOA
FTOB
Figure 9-11 Square-Wave Output (Example)
188
9.7
Application Notes
Application programmers should note that the following types of contention can occur in the freerunning timer.
(1) Contention between FRC Write and Clear: If an internal counter clear signal is generated
during the T3 state of a write cycle to the lower byte of the free-running counter, the clear signal
takes priority and the write is not performed.
Figure 9-12 shows this type of contention.
FRC lower byte write cycle
T1
T2
T3
ø
Internal address
bus
FRC address
Internal write
signal
FRC clear signal
FRC
N
H'0000
Figure 9-12 FRC Write-Clear Contention
189
(2) Contention between FRC Write and Increment: If an FRC increment pulse is generated
during the T3 state of a write cycle to the lower byte of the free-running counter, the write takes
priority and the FRC is not incremented.
Figure 9-13 shows this type of contention.
FRC lower byte write cycle
T1
T2
T3
ø
Internal address bus
FRC address
Internal write signal
FRC clock pulse
FRC
N
M
Write data
Figure 9-13 FRC Write-Increment Contention
190
(3) Contention between OCR Write and Compare-Match: If a compare-match occurs during
the T3 state of a write cycle to the lower byte of OCRA or OCRB, the write takes priority and the
compare-match signal is inhibited.
Figure 9-14 shows this type of contention.
OCRA or OCRB lower byte write cycle
T1
T2
T3
ø
Intenal address bus
OCR address
Internal write signal
FRC
N
OCRA or OCRB
N
N+1
M
Write data
Compare-match
A or B signal
Inhibited
Figure 9-14 Contention between OCR Write and Compare-Match
191
(4) Increment Caused by Changing of Internal Clock Source: When an internal clock source
is changed, the changeover may cause the FRC to increment. This depends on the time at which
the clock select bits (CKS1 and CKS0) are rewritten, as shown in table 9-4.
The pulse that increments the FRC is generated at the falling edge of the internal clock source. If
clock sources are changed when the old source is high and the new source is low, as in case No. 3
in table 9-4, the changeover generates a falling edge that triggers the FRC increment clock pulse.
Switching between an internal and external clock source can also cause the FRC to increment.
Table 9-4
Effect of Changing Internal Clock Sources
No.
Description
Timing Chart
1
Low → low:
CKS1 and CKS0 are
rewritten while both
clock sources are low.
Old clock
source
New clock
source
FRC clock
pulse
FRC
N+1
N
CKS rewrite
2
Low → high:
CKS1 and CKS0 are
rewritten while old clock
source is low and new
clock source is high.
Old clock
source
New clock
source
FRC clock
pulse
FRC
N
N+1
N+2
CKS rewrite
192
Table 9-4
Effect of Changing Internal Clock Sources (cont)
No.
Description
3
High → low:
CKS1 and CKS0 are
rewritten while old clock
source is high and new
clock source is low.
Timing Chart
Old clock
source
New clock
source
*
FRC clock
pulse
FRC
N
N+1
N+2
CKS rewrite
4
High → high:
CKS1 and CKS0 are
rewritten while both
clock sources are high.
Old clock
source
New clock
source
FRC clock
pulse
FRC
N
N+1
N+2
CKS rewrite
Note: * The switching of clock sources is regarded as a falling edge that increments the FRC.
193
Section 10 8-Bit Timers
[Two channels incorporated in the H8/3202, and three channels in all other models]
Note that the H8/3202 does not have a channel X (TMRX).
10.1
Overview
The H8/3217 Series has an 8-bit timer module with three channels: timers 0, 1, and X. Each
channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that
are constantly compared with the TCNT value to detect compare-match events. One application of
the 8-bit timer module is to generate a rectangular-wave output with an arbitrary duty factor.
10.1.1
Features
The features of the 8-bit timer module are listed below.
• Selection of seven clock sources for TMR0 and TMR1, and four clock sources for TMRX
The counters can be driven by an internal clock signal (selection of six signals for TMR0 and
TMR1, and three signals for TMRX) or an external clock input (enabling use as an external
event counter).
• Selection of three ways to clear the counters
The counters can be cleared on compare-match A or B, or by an external reset signal.
• Timer output controlled by two compare-match signals
The timer output signal in each channel is controlled by two independent compare-match
signals, enabling the timer to generate output waveforms with an arbitrary duty factor. PWM
mode can be selected, enabling PWM output of 0% to 100%.
• Three independent interrupts
Compare-match A and B and overflow interrupts can be requested independently.
193
10.1.2
Block Diagram
Figure 10-1 shows a block diagram of one channel in the 8-bit timer module. The other channels
are identical.
Internal
clock sources
External
clock source
Channel 0
øP/2
øP/8
øP/32
øP/64
øP/256
øP/1024
TMCI
Clock select
Channel 1
øP/2
øP/8
øP/64
øP/128
øP/1024
øP/2048
Clock
Channel x
ø
øP/2
øP/512
TCORA
Compare-match A
TCNT
Clear
Comparator B
Control
logic
Compare-match B
Module data bus
Overflow
TMRI
TCORB
TCSR
TCR
CMIA
CMIB
OVI
Interrupt signals
TCR:
TCSR:
TCORA:
TCORB:
TCNT:
Timer control register (8 bits)
Timer control status register (8 bits)
Time constant register A (8 bits)
Time constant register B (8 bits)
Timer counter
Figure 10-1 Block Diagram of 8-Bit Timer (One Channel)
194
Bus interface
Comparator A
TMO
Internal
data bus
10.1.3
Input and Output Pins
Table 10-1 lists the input and output pins of the 8-bit timer.
Table 10-1 Input and Output Pins of 8-Bit Timer
Channel
Name
Abbreviation*
I/O
Function
0
Timer output
TMO0
Output
Output controlled by
compare-match
Timer clock input
TMCI0
Input
External clock source for
the counter
Timer reset input
TMRI0
Input
External reset signal for the
counter
Timer output
TMO1
Output
Output controlled by
compare-match
Timer clock input
TMCI1
Input
External clock source for
the counter
Timer reset input
TMRI1
Input
External reset signal for the
counter
Timer output
CLAMPO
(TMOx )
Output
Output controlled by
compare-match
Timer clock/reset
input
FBACKI
(TMCIx /TMRIx)
Input
External clock source/reset
signal for the counter
1
X
Note: * The abbreviations TMO, TMCI, and TMRI are used in the text, omitting the channel
number.
Channel X I/O pins have the same internal configuration as channels 0 and 1, and
therefore the same abbreviations are used.
195
10.1.4
Register Configuration
Table 10-2 lists the registers of the 8-bit timer module. Each channel has an independent set of
registers.
Table 10-2 8-Bit Timer Registers
Address
Name
Abbreviation
R/W
Initial
Value
Timer control register
TCR
R/W
H'00
H'FFC8
H'FFD0
H'FF9A
Timer control/status
register
TCSR
R/(W)*
H'00
H'FFC9
H'FFD1
H'FF9B
Timer constant register
A
TCORA
R/W
H'FF
H'FFCA
H'FFD2
H'FF9C
Timer constant register
B
TCORB
R/W
H'FF
H'FFCB
H'FFD3
H'FF9D
Timer counter
TCNT
R/W
H'00
H'FFCC
H'FFD4
H'FF9E
Serial timer control
register
STCR
R/W
H'00
H'FFC3
H'FFC3
—
TMR0
TMR1
TMRX
Note: * Software can write a 0 to clear bits 7 to 5, but cannot write a 1 in these bits.
196
10.2
Register Descriptions
10.2.1
Timer Counter (TCNT)—H'FFCC (TMR0), H'FFD4 (TMR1), H'FF9E (TMRX)
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Each timer counter (TCNT) is an 8-bit up-counter that increments on a pulse generated from the
selected clock source. The clock source is selected by clock select bits 2 to 0 (CKS2 to CKS0) of
the timer control register (TCR). The CPU can always read or write the timer counter.
The timer counter can be cleared by an external reset input or by an internal compare-match signal
generated at a compare-match event. Counter clear bits 1 and 0 (CCLR1 and CCLR0) of the timer
control register select the method of clearing.
When a timer counter overflows from H'FF to H'00, the overflow flag (OVF) in the timer
control/status register (TCSR) is set to 1.
The timer counters are initialized to H'00 by a reset and in the standby modes.
10.2.2
Time Constant Registers A and B (TCORA and TCORB)—H'FFCA and H'FFCB
(TMR0), H'FFD2 and H'FFD3 (TMR1), H'FF9C and H'FF9D (TMRX)
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCORA and TCORB are 8-bit readable/writable registers. The timer count is continually
compared with the constants written in these registers. When a match is detected, the
corresponding compare-match flag (CMFA or CMFB) is set in the timer control/status register
(TCSR).
The timer output signal is controlled by these compare-match signals as specified by output select
bits 3 to 0 (OS3 to OS0) in the timer control/status register (TCSR).
TCORA and TCORB are initialized to H'FF at a reset and in the standby modes.
197
10.2.3
Timer Control Register (TCR)—H'FFC8 (TMR0), H'FFD0 (TMR1),
H'FF9A (TMRX)
Bit
7
6
5
4
3
2
1
0
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCR is an 8-bit readable/writable register that selects the clock source and the time at which the
timer counter is cleared, and enables interrupts.
TCR is initialized to H'00 at a reset and in the standby modes.
For the timing, see section 10.3, Operation.
Bit 7—Compare-Match Interrupt Enable B (CMIEB): This bit selects whether to request
compare-match interrupt B (CMIB) when compare-match flag B (CMFB) in the timer
control/status register (TCSR) is set to 1.
Bit 7
CMIEB
Description
0
Compare-match interrupt request B (CMIB) is disabled
1
Compare-match interrupt request B (CMIB) is enabled
(Initial value)
Bit 6—Compare-Match Interrupt Enable A (CMIEA): This bit selects whether to request
compare-match interrupt A (CMIA) when compare-match flag A (CMFA) in the timer
control/status register (TCSR) is set to 1.
Bit 6
CMIEA
Description
0
Compare-match interrupt request A (CMIA) is disabled
1
Compare-match interrupt request A (CMIA) is enabled
198
(Initial value)
Bit 5—Timer Overflow Interrupt Enable (OVIE): This bit selects whether to request a timer
overflow interrupt (OVI) when the overflow flag (OVF) in the timer control/status register
(TCSR) is set to 1.
Bit 5
OVIE
Description
0
The timer overflow interrupt request (OVI) is disabled
1
The timer overflow interrupt request (OVI) is enabled
(Initial value)
Bits 4 and 3—Counter Clear 1 and 0 (CCLR1 and CCLR0): These bits select how the timer
counter is cleared: by compare-match A or B or by an external reset input at the TMRI pin.
Bit 4
CCLR1
Bit 3
CCLR0
Description
0
0
Not cleared
0
1
Cleared on compare-match A
1
0
Cleared on compare-match B
1
1
Cleared on rising edge of external reset input signal
(Initial value)
199
Bits 2, 1, and 0—Clock Select (CKS2, CKS1, and CKS0): Together with the ICKS0 and ICKS1
bits in STCR, these bits select the internal or external clock source for the timer counter. For the
external clock source they select whether to increment the count on the rising or falling edge of the
external clock input (TMCI), or on both edges. For the internal clock sources the count is
incremented on the falling edge of the clock input.
TCR
STCR
Channel
Bit 2
CKS2
Bit 1
CKS1
Bit 0
CKS0
Bit 1
ICKS1
Bit 0
ICKS0
Description
0
0
0
0
—
—
No clock source (timer stopped)
0
0
1
—
0
øP/8 internal clock source, counted
on the falling edge
0
0
1
—
1
øP/2 internal clock source, counted
on the falling edge
0
1
0
—
0
øP/64 internal clock source,
counted on the falling edge
0
1
0
—
1
øP/32 internal clock source,
counted on the falling edge
0
1
1
—
0
øP/1024 internal clock source,
counted on the falling edge
0
1
1
—
1
øP/256 internal clock source,
counted on the falling edge
1
0
0
—
—
No clock source (timer stopped)
1
0
1
—
—
External clock source, counted on
the rising edge
1
1
0
—
—
External clock source, counted on
the falling edge
1
1
1
—
—
External clock source, counted on
both the rising and falling edges
200
TCR
STCR
Channel
Bit 2
CKS2
Bit 1
CKS1
Bit 0
CKS0
Bit 1
ICKS1
Bit 0
ICKS0
Description
1
0
0
0
—
—
No clock source (timer stopped)
0
0
1
0
—
øP/8 internal clock source, counted
on the falling edge
0
0
1
1
—
øP/2 internal clock source, counted
on the falling edge
0
1
0
0
—
øP/64 internal clock source,
counted on the falling edge
0
1
0
1
—
øP/128 internal clock source,
counted on the falling edge
0
1
1
0
—
øP/1024 internal clock source,
counted on the falling edge
0
1
1
1
—
øP/2048 internal clock source,
counted on the falling edge
1
0
0
—
—
No clock source (timer stopped)
1
0
1
—
—
External clock source, counted on
the rising edge
1
1
0
—
—
External clock source, counted on
the falling edge
1
1
1
—
—
External clock source, counted on
both the rising and falling edges
0
0
0
—
—
No clock source (timer stopped)
0
0
1
—
—
ø internal clock source
0
1
0
—
—
øP/2 internal clock source, counted
on the falling edge
0
1
1
—
—
øP/512 internal clock source,
counted on the falling edge
1
0
0
—
—
No clock source (timer stopped)
1
0
1
—
—
External clock source, counted on
the rising edge
1
1
0
—
—
External clock source, counted on
the falling edge
1
1
1
—
—
External clock source, counted on
both the rising and falling edges
X
201
10.2.4
Timer Control/Status Register (TCSR)—H'FFC9 (TMR0), H'FFD1 (TMR1),
H'FF9B (TMRX)
Bit
7
6
5
4
3
2
1
0
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/W
R/W
R/W
R/W
R/W
Note: * Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.
TCSR is an 8-bit readable and partially writable register that indicates compare-match and
overflow status and selects the effect of compare-match events on the timer output signal.
TCSR is initialized to H'00 at a reset and in the standby modes.
Bit 7—Compare-Match Flag B (CMFB): This status flag is set to 1 when the timer count
matches the time constant set in TCORB. CMFB must be cleared by software. It is set by
hardware, however, and cannot be set by software.
Bit 7
CMFB
Description
0
To clear CMFB, the CPU must read CMFB after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when TCNT = TCORB
(Initial value)
Bit 6—Compare-Match Flag A (CMFA): This status flag is set to 1 when the timer count
matches the time constant set in TCORA. CMFA must be cleared by software. It is set by
hardware, however, and cannot be set by software.
Bit 6
CMFA
Description
0
To clear CMFA, the CPU must read CMFA after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when TCNT = TCORA
202
(Initial value)
Bit 5—Timer Overflow Flag (OVF): This status flag is set to 1 when the timer count overflows
(changes from H'FF to H'00). OVF must be cleared by software. It is set by hardware, however,
and cannot be set by software.
Bit 5
OVF
Description
0
To clear OVF, the CPU must read OVF after it has been
set to 1, then write a 0 in this bit
1
This bit is set to 1 when TCNT changes from H'FF to H'00
(Initial value)
Bit 4—PWM Mode Enable (PWME): This bit sets the timer output to PWM mode.
Bit 4
PWME
Description
0
Normal timer mode
1
PWM mode
(Initial value)
In PWM mode, bits CCLR1 and CCLR0 and bits OS3 to OS0 must be set so that the contents of
TCORA determine the timer output period and the contents of TCORB determine the timer output
duty cycle. The timer output pulse period, pulse width, and duty cycle are given by the following
equations. If TCORA < TCORB, the output is saturated at a100% duty cycle.
(When TCORB ≤ TCORA)
Timer output pulse period = Selected internal clock period × (TCORA + 1)
Timer output pulse width = Selected internal clock period × TCORB
Timer output duty cycle = TCORB/(TCORA + 1)
TCR
TCSR
PWM Output Mode
CCLR1
CCLR0
OS3
OS2
OS1
OS0
Direct output (when the above
timer pulse width is high)
0
1
0
1
1
0
Inverted output (when the above
timer pulse width is low)
0
1
1
0
0
1
In PWM mode, a buffer register is inserted between TCORB and the module data bus, and the
data written to TCORB is held in the buffer register until a TCORA compare-match occurs. This
makes it easy to achieve PWM output with an undisturbed waveform. With the timer output
specification made by bits OS3 to OS0, the priority of a change due to compare-match B is higher.
Caution is required since the operation differs from that in normal timer mode.
203
Bits 3 to 0—Output Select 3 to 0 (OS3 to OS0): These bits specify the effect of compare-match
events on the timer output signal (TMO). Bits OS3 and OS2 control the effect of compare-match
B on the output level. Bits OS1 and OS0 control the effect of compare-match A on the output
level.
In normal timer mode, if compare-match A and B occur simultaneously, any conflict is resolved
by giving highest priority to toggle, second-highest priority to 1 output, and third-highest priority
to 0 output, as explained in item 10.6.4 in section 10.6, Application Notes.
After a reset, the timer output is 0 until the first compare-match event.
When all four output select bits (bits OS3 to OS0) are cleared to 0 the timer output signal is
disabled.
Bit 3
OS3
Bit 2
OS2
Description
0
0
No change when compare-match B occurs
0
1
Output changes to 0 when compare-match B occurs
1
0
Output changes to 1 when compare-match B occurs
1
1
Output inverts (toggles) when compare-match B occurs
Bit 1
OS1
Bit 0
OS0
Description
0
0
No change when compare-match A occurs
0
1
Output changes to 0 when compare-match A occurs
1
0
Output changes to 1 when compare-match A occurs
1
1
Output inverts (toggles) when compare-match A occurs
204
(Initial value)
(Initial value)
10.2.5
Serial/Timer Control Register (STCR)
Bit
7
6
5
IICS
IICX1
IICX0
4
3
2
SYNCE PWCKE PWCKS
1
0
ICKS1
ICKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
STCR is an 8-bit readable/writable register that controls the I 2C bus interface operating mode and
the TCNT clock source in the PWM timer module and the 8-bit timers.
STCR is initialized to H'00 by a reset.
Bits 7 to 5—I2C Control (IICS, IICX1, IICX0): These bits control the operation of the I2C bus
interface. For details, see section 14, I2C Bus Interface.
Bit 4—Timer Connection Output Enable (SYNCE): This bit controls the outputs (VSYNCO,
HSYNCO, CLAMPO) when the timers are interconnected. For details, see section 11, Timer
Connection.
Bits 3 and 2—PWM Timer Control (PWCKE, PWCKS): These bits control the internal clock
to be input to the timer counter (TCNT) in the PWM timer module. For details, see section 8,
PWM Timers.
Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1 and ICKS0): These bits, together with bits
CKS2 to CKS0 in TCR of the 8-bit timers, select the internal clock to be input to the timer
counters (TCNT) in the 8-bit timers. For details, see section 10.2.3, Timer Control Register.
205
10.3
Operation
10.3.1
TCNT Incrementation Timing
The timer counter increments on a pulse generated once for each period of the clock source
selected by bits CKS2 to CKS0 of the TCR.
Internal Clock: Internal clock sources are created from the system clock by a prescaler. The
counter increments on an internal TCNT clock pulse generated from the falling edge of the
prescaler output, as shown in figure 10-2. Bits CKS2 to CKS0 of the TCR can select one of six, or
one of three, internal clocks.
ø
Internal clock
source
TCNT clock
pulse
TCNT
N–1
N
Figure 10-2 Count Timing for Internal Clock Input
206
N+1
External Clock: If external clock input (TMCI) is selected, the timer counter can increment on
the rising edge, the falling edge, or both edges of the external clock signal. Figure 10-3 shows
incrementation on both edges of the external clock signal.
The external clock pulse width must be at least 1.5 system clock periods for incrementation on a
single edge, and at least 2.5 system clock periods for incrementation on both edges.
ø
External clock
source (TMCI)
TCNT clock
pulse
TCNT
N–1
N
N+1
Figure 10-3 Count Timing for External Clock Input
207
10.3.2
Compare Match Timing
(1) Setting of Compare-Match Flags A and B (CMFA and CMFB): The compare-match flags
are set to 1 by an internal compare-match signal generated when the timer count matches the time
constant in TCNT or TCOR. The compare-match signal is generated at the last state in which the
match is true, just before the timer counter increments to a new value.
Accordingly, when the timer count matches one of the time constants, the compare-match signal is
not generated until the next period of the clock source. Figure 10-4 shows the timing of the setting
of the compare-match flags.
ø
TCNT
TCOR
N
N+1
N
Internal comparematch signal
CMF
Figure 10-4 Setting of Compare-Match Flags
(2) Output Timing (Normal Timer Mode): When a compare-match event occurs, the timer
output (TMO0 or TMO1) changes as specified by the output select bits (OS3 to OS0) in the
TCSR. Depending on these bits, the output can remain the same, change to 0, change to 1, or
toggle. If compare-match A and B occur simultaneously, the higher priority compare-match
determines the output level. See item 10.6.4 in section 10.6, Application Notes, for details.
208
Figure 10-5 shows the timing when the output is set to toggle on compare-match A.
ø
Internal comparematch A signal
Timer output
(TMO)
Figure 10-5 Timing of Timer Output
(3) Timing of Compare-Match Clear: Depending on the CCLR1 and CCLR0 bits in the TCR,
the timer counter can be cleared when compare-match A or B occurs. Figure 10-6 shows the
timing of this operation.
ø
Internal comparematch signal
TCNT
N
H'00
Figure 10-6 Timing of Compare-Match Clear
209
10.3.3
External Reset of TCNT
When the CCLR1 and CCLR0 bits in the TCR are both set to 1, the timer counter is cleared on the
rising edge of an external reset input. Figure 10-7 shows the timing of this operation. The timer
reset pulse width must be at least 1.5 system clock periods.
ø
External reset
input (TMRI)
Internal clear
pulse
TCNT
N–1
N
H'00
Figure 10-7 Timing of External Reset
10.3.4
Setting of TCSR Overflow Flag
(1) Setting of TCSR Overflow Flag (OVF): The overflow flag (OVF) is set to 1 when the timer
count overflows (changes from H'FF to H'00). Figure 10-8 shows the timing of this operation.
ø
TCNT
H'FF
H'00
Internal overflow
signal
OVF
Figure 10-8 Setting of Overflow Flag
210
10.4
Interrupts
Each channel in the 8-bit timer can generate three types of interrupts: compare-match A and B
(CMIA and CMIB), and overflow (OVI). Each interrupt is requested when the corresponding
enable bits are set in the TCR and TCSR. Independent signals are sent to the interrupt controller
for each interrupt. Table 10-3 lists information about these interrupts.
Table 10-3 8-Bit Timer Interrupts
Interrupt
Description
Priority
CMIA
Requested when CMFA and CMIEA are set
High
CMIB
Requested when CMFB and CMIEB are set
OVI
Requested when OVF and OVIE are set
10.5
Low
Sample Application
In the example below, the 8-bit timer is used to generate a pulse output with a selected duty factor.
The control bits are set as follows:
1.
In the TCR, CCLR1 is cleared to 0 and CCLR0 is set to 1 so that the timer counter is cleared
when its value matches the constant in TCORA.
2.
In the TCSR, bits OS3 to OS0 are set to 0110, causing the output to change to 1 on comparematch A and to 0 on compare-match B.
With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with
a pulse width determined by TCORB. No software intervention is required.
TCNT
H'FF
Clear counter
TCORA
TCORB
H'00
TMO pin
Figure 10-9 Example of Pulse Output
211
10.6
Application Notes
Application programmers should note that the following types of contention can occur in the 8-bit
timer.
10.6.1
Contention between TCNT Write and Clear
If an internal counter clear signal is generated during the T3 state of a write cycle to the timer
counter, the clear signal takes priority and the write is not performed.
Figure 10-10 shows this type of contention.
Write cycle: CPU writes to TCNT
T1
T2
T3
ø
Internal address
bus
TCNT address
Internal write
signal
Counter clear
signal
TCNT
N
H'00
Figure 10-10 TCNT Write-Clear Contention
212
10.6.2
Contention between TCNT Write and Increment
If a timer counter increment pulse is generated during the T3 state of a write cycle to the timer
counter, the write takes priority and the timer counter is not incremented.
Figure 10-11 shows this type of contention.
Write cycle: CPU writes to TCNT
T1
T2
T3
ø
Internal address bus
TCNT address
Internal write signal
TCNT clock pulse
TNCT
N
M
Write data
Figure 10-11 TCNT Write-Increment Contention
213
10.6.3
Contention between TCOR Write and Compare-Match
If a compare-match occurs during the T3 state of a write cycle to TCOR, the write takes
precedence and the compare-match signal is inhibited.
Figure 10-12 shows this type of contention (in normal timer mode).
Write cycle: CPU writes to TCOR
T1
T2
T3
ø
Internal address bus
TCOR address
Internal write signal
TCNT
N
TCOR
N
N+1
M
TCOR write data
Compare-match
A or B signal
Inhibited
Figure 10-12 Contention between TCOR Write and Compare-Match
214
10.6.4
Contention between Compare-Match A and Compare-Match B
If identical time constants are written in TCORA and TCORB, causing compare-match A and B to
occur simultaneously, any conflict between the output selections for compare-match A and B is
resolved by following the priority order in table 10-4 (this applies to normal timer mode).
Table 10-4 Priority of Timer Output
Output Selection
Priority
Toggle
High
1 output
0 output
No change
10.6.5
Low
Incrementation Caused by Changing of Internal Clock Source
When an internal clock source is changed, the changeover may cause the timer counter to
increment. This depends on the time at which the clock select bits (CKS1, CKS0) are rewritten, as
shown in table 10-5.
The pulse that increments the timer counter is generated at the falling edge of the internal clock
source signal. If clock sources are changed when the old source is high and the new source is low,
as in case no. 3 in table 10-5, the changeover generates a falling edge that triggers the TCNT clock
pulse and increments the timer counter.
Switching between an internal and external clock source can also cause the timer counter to
increment.
215
Table 10-5 Effect of Changing Internal Clock Sources
No.
Description
1
Low →
Timing
low*1
Old clock
source
New clock
source
TCNT clock
pulse
TCNT
N+1
N
CKS rewrite
2
Low → high *2
Old clock
source
New clock
source
TCNT clock
pulse
TCNT
N
N+1
N+2
CKS rewrite
216
Table 10-5 Effect of Changing Internal Clock Sources (cont)
No.
Description
3
High → low*3
Timing chart
Old clock
source
New clock
source
*4
TCNT clock
pulse
TCNT
N
N+1
N+2
CKS rewrite
4
High → high
Old clock
source
New clock
source
TCNT clock
pulse
TCNT
N
N+1
N+2
CKS rewrite
Notes: 1.
2.
3.
4.
Including a transition from low to the stopped state (CKS1 = 0, CKS0 = 0), or a
transition from the stopped state to low.
Including a transition from the stopped state to high.
Including a transition from high to the stopped state.
The switching of clock sources is regarded as a falling edge that increments TCNT.
217
218
Section 11 Timer Connection
[Incorporated in all models except the H8/3202]
11.1
Overview
The H8/3217 Series allows interconnection between the input/output of the single free-running
timer (FRT) channel and two 8-bit timer channels (TMR1 and TMRX). This capability can be
used to implement complex functions such as PWM decoding and clamp waveform output. All the
timers are initially set for independent operation.
11.1.1
Features
The features of the timer connection facility are as follows.
• Four input pins and three output pins, of which three input pins and two output pins can be
designated for phase inversion
• An edge-detection circuit is connected to the input pins, simplifying signal input detection.
• TMRX can be used for PWM input signal decoding and clamp waveform generation.
• An input signal can be converted to phase-inverted waveform, PWM decode waveform, or
clamp waveform output.
• An external clock signal divided by TMR1 can be used as the FRT capture input signal.
219
220
Figure 11-1 Block Diagram of Timer Connection
FBACKI
CSYNCI/
TMRI1
HSYNCI/
TMCI1
VSYNCI/
FTI
Edge
detection
Edge
detection
Edge
detection
Edge
detection
Phase
inversion
Phase
inversion
IV
signal
selection
IHI
signal
selection
PDC signal
Phase
inversion
TMRI
TMRX
CMA
TMO
CMB
Clamp waveform
generator
TMRI
TMCI
TMR1
FTI
TMCI
PWM decoder
FRT
input
selection
TMR1
input
selection
IHI signal
IV signal
FTOB
TMO
FRT
CL2 signal
CL1 signal
IHO
signal
selection
Phase
inversion
Phase
inversion
TMRX
output
selection
TMR1
output
selection
FRT
output
selection
CLAMPO/
TMOX
HSYNCO/
TMO1
VSYNCO/
FTOB
11.1.2
Block Diagram
Figure 11-1 shows a block diagram of the timer connection facility.
11.1.3
Input and Output Pins
Table 11-1 lists the timer connection input and output pins.
Table 11-1 Timer Connection Input and Output Pins
Name
Abbreviation
Input/
Output
Vertical synchronization
signal input pin
VSYNCI
Input
Vertical synchronization signal
input pin
or FTI input pin
or TMRI1 pin
Horizontal synchronization
signal input pin
HSYNCI
Input
Horizontal synchronization signal
input pin
or TMCI1 input pin
or TMCIx/TMRIx input pin
Composite synchronization
signal input pin
CSYNCI
Input
Composite synchronization signal
input pin
or TMCI1 input pin
or TMCIx/TMRIx input pin
Spare synchronization signal
input pin
FBACKI
Input
Spare synchronization signal
input pin
or TMCIx/TMRIx input pin
Vertical synchronization
signal output pin
VSYNCO
Output
Vertical synchronization signal
output pin
or FTOB output pin
Horizontal synchronization
signal output pin
HSYNCO
Output
Horizontal synchronization signal
output pin
or TMO1 output pin
Clamp waveform output pin
CLAMPO
Output
Clamp waveform output pin
or TMOx output pin
Function
221
11.1.4
Register Configuration
Table 11-2 lists the timer connection registers.
Table 11-2 Register Configuration
Name
Abbreviation
R/W
Initial Value
Address
Timer connection register
TCONR
R/W
H'00
H'FF9F
Serial/timer control register
STCR
R/W
H'00
H'FFC3
Edge sense register
SEDGR
R/(W)*
H'0F
H'FFA8
Note: * Software can write a 0 to clear the flag bits, but cannot write 1.
11.2
Register Descriptions
11.2.1
Timer Connection Register (TCONR)
Bit
7
6
5
SMOD1 SMOD0 CLMOD
4
INVV
3
2
SCON1 SCON0
1
0
INVI
INVO
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCONR is an 8-bit readable/writable register that controls connection between timers and phase
inversion of I/O signals.
TCONR is initialized to H'00 by a reset and in the standby modes.
Bits 7 and 6—Synchronization Mode Select 1 and 0 (SMOD1 and SMOD0): These bits select
the signal source of the IHI, IHO, and IV signals.
Bit 7
SMOD1
Bit 6
SMOD0
0
0
0
Description
IHO Signal
IV Signal
FBACKI input
No signal
(normal connection)
(Initial value)
IHI signal
VSYNCI input
1
S-on-G mode
CSYNCI input
CL1 signal
PDC signal
1
0
Composite mode
HSYNCI input
CL1 signal
PDC signal
1
1
Separate mode
HSYNCI input
IHI signal
VSYNCI input
222
Mode
IHI Signal
Together with the SYNCE bit in STCR and bits OS3 to OS0 in TMR1, these bits also select the
function of the P44/TMO1/HSYNCO pin. For details, see section 11.2.2, Serial/Timer Control
Register.
Bit 5—Clamp Waveform Mode Select (CLMOD): Together with the SYNCE bit in STCR and
bits OS3 to OS0 in TMR1, this bit selects the function of the P4 7/TMOx/CLAMPO pin. For
details, see section 11.2.2, Serial/Timer Control Register.
Bits 3 and 2—Synchronization Signal Connection 1 and 0 (SCON1 and SCON0): These bits
select the signal source of the FTI input for FRT and the TMCI1/TMRI1 input for TMR1.
Bit 3
SCON1
Bit 2
SCON0
0
Description
Mode
FTI
TMCI1
TMRI1
0
Normal connection
(Initial value)
FTI input
TMCI1 input
TMRI1 input
0
1
Vertical
synchronization period
measurement mode
IV signal
IHI signal
IV signal
1
0
Horizontal
synchronization period
measurement mode
IHI signal
IHI signal
IV signal
1
1
TMR1 frequency
division measurement
mode
TMO1 signal
IHI signal
IV signal
Bits 4, 1 and 0—Input Synchronization Signal Inversion, Output Synchronization Signal
Inversion (INVV, INVI, INVO): These bits select input/output phase inversion for the input
synchronization signals (VSYNCI, HSYNCI, CSYNCI) and the output synchronization signals
(VSYNCO, HSYNCO).
Bit 4
INVV
Description
0
The VSYNCI pin state is used directly as VSYNCI input.
1
The VSYNCI pin state is inverted to create VSYNCI input.
Bit 1
INVI
Description
(Initial value)
0
HSYNCI and CSYNCI pin states are used directly as HSYNCI
and CSYNCI inputs.
(Initial value)
1
HSYNCI and CSYNCI pin states are inverted to create HSYNCI and CSYNCI inputs.
223
Bit 0
INVO
Description
0
IV and IHO signals are used directly as VSYNCO and
HSYNCO outputs.
1
IV and IHO signals are inverted to create VSYNCO and HSYNCO outputs.
11.2.2
(Initial value)
Serial/Timer Control Register (STCR)
Bit
7
6
5
IICS
IICX1
IICX0
Initial value
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
4
3
1
0
ICKS1
ICKS0
0
0
0
R/W
R/W
R/W
2
SYNCE PWCKE PWCKS
STCR is an 8-bit readable/writable register that controls the I 2C bus interface operating mode and
the TCNT clock source in the PWM timers and the 8-bit timers.
STCR is initialized to H'00 by a reset.
Bits 7 to 5—I2C Control (IICS, IICX1, IICX0): These bits control the operation of the I2C bus
interface. For details, see section 14, I2C Bus Interface.
Bit 4—Timer Connection Output Enable (SYNCE): This bit controls timer connection output.
Bit 4
SYNCE
0
1
Description
Timer connection output is not performed.
The relevant pins have port input/output and timer output functions.
(Initial value)
Timer connection output is performed.
The relevant pins function as VSYNCO, HSYNCO, and CLAMPO output pins.
Control of the function of each pin is related to bits SMOD1 and SMOD0 and bit CLMOD in
TCONR, the OEB bit in TCR for the free-running timer (FRT), and bits OS3 to OS0 in TCR for
TMR1 and TMRX.
STCR
TCR
Bit 4
SYNCE
Bit 3
OEB
Function of VSYNCO Pin
0
0
P62 port input/output
0
1
FTOB output
1
—
IV signal output
224
(Initial value)
STCR
TCONR
TCR
Bit 4
SYNCE
Bit 7
SMOD1
Bit 6
SMOD0
Bits 3 to 0
OS3 to OS0
Function of HSYNCO Pin
0
—
—
All 0
P44 port input/output
0
—
—
Not all 0
TMO1 output
1
0
0
—
IHI signal output
1
1
0
1
—
CL1 signal output
1
0
1
STCR
TCONR
TCR
Bit 4
SYNCE
Bit 5
CLMOD
Bits 3 to 0
OS3 to OS0
Function of CLAMPO Pin
0
—
All 0
P47 port input/output
0
—
Not all 0
TMOx output
1
0
—
CL1 signal output
1
1
—
CL2 signal output
(Initial value)
(Initial value)
Bits 3 and 2—PWM Clock Enable, PWM Clock Select (PWCKE, PWCKS): These bits select
the internal clock to be input to the timer counter (TCNT) in the PWM timer module. For details,
see section 8, PWM Timers.
Bits 1 and 0—Internal Clock Select 1 and 0 (ICKS1 and ICKS0): These bits, together with bits
CKS2 to CKS0 in TCR of the 8-bit timers, select the internal clock to be input to the timer
counters (TCNT) in the 8-bit timers. For details, see section 10.2.3, Timer Control Register.
11.2.3
Edge Sense Register (SEDGR)
Bit
7
6
5
4
3
2
1
0
VEDG
HEDG
CEDG
FEDG
—
—
—
—
Initial value
0
0
0
0
1
1
1
1
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
—
—
—
—
Note: * Software can write a 0 to bits 7 to 4 to clear the flags, but cannot write 1.
SEDGR is an 8-bit register used to detect a rising edge on the timer connection input pins.
SEDGR is initialized to H'0F by a reset and in the standby modes.
225
Bit 7—VSYNCI Edge (VEDG): This bit detects a rising edge on the P63/FTI/VSYNCI pin.
Bit 7
VEDG
Description
0
To clear VEDG, the CPU must read VEDG after it has been
set to 1, then write a 0 in this bit.
1
Set to 1 when a rising edge is detected on the P63/FTI/VSYNCI pin.
(Initial value)
Bit 6—HSYNCI Edge (HEDG): This bit detects a rising edge on the P43/TMCI1/HSYNCI pin.
Bit 6
HEDG
Description
0
To clear HEDG, the CPU must read HEDG after it has been
set to 1, then write a 0 in this bit.
(Initial value)
1
Set to 1 when a rising edge is detected on the P43/TMCI1/HSYNCI pin.
Bit 5—CSYNCI Edge (CEDG): This bit detects a rising edge on the P45/TMRI1/CSYNCI pin.
Bit 5
CEDG
Description
0
To clear CEDG, the CPU must read CEDG after it has been
set to 1, then write a 0 in this bit.
1
Set to 1 when a rising edge is detected on the P45/TMRI1/CSYNCI pin.
(Initial value)
Bit 4—FBACKI Edge (FEDG): This bit detects a rising edge on the P46/FBACKI pin.
Bit 4
FEDG
Description
0
To clear FEDG, the CPU must read FEDG after it has been
set to 1, then write a 0 in this bit.
1
Set to 1 when a rising edge is detected on the P46/FBACKI pin.
226
(Initial value)
11.3
Operation
11.3.1
PWM Decoding
Timer connection TMRX can be used to decode a PWM signal in which 0 and 1 are represented
by the pulse width. To do this, a signal in which a rising edge is generated at regular intervals must
be selected as the IHI signal.
The timer counter (TCNT) in TMRX is set to count the internal clock pulses and to be cleared on
the rising edge of the external reset signal (IHI signal). The value to be used as the threshold for
deciding the pulse width is written in TCORB. The PWM decoder contains a delay latch which
uses the IHI signal as data and compare-match signal B (CMB) as a clock, and the result of the
pulse width decision at the compare-match signal B timing after the rise of the IHI signal is output
as the PDC signal. Examples of TCR and TCORB settings are shown in tables 11-3 and 11-4, and
the timing chart is shown in figure 11-2.
Table 11-3 Examples of TCR Settings
Bit(s)
Abbreviation
Contents
Description
7
CMIEB
0
6
CMIEA
0
Interrupts due to compare-match and overflow
are disabled
5
OVIE
0
4 to 3
CCLR1 to CCLR0
11
TCNT is cleared by the rising edge of the
external reset signal (IHI signal)
2 to 0
CKS2 to CKS0
001
Incremented on internal clock: ø
Table 11-4 Examples of TCORB (Pulse Width Threshold) Settings
ø:10 MHz
ø: 12 MHz
ø: 16 MHz
H'07
0.8 µs
0.67 µs
0.5 µs
H'0F
1.6 µs
1.33 µs
1 µs
H'1F
3.2 µs
2.67 µs
2 µs
H'3F
6.4 µs
5.33 µs
4 µs
H'7F
12.8 µs
10.67 µs
8 µs
227
IHI signal
PDC signal
TCNT
TCORB
(threshold)
Figure 11-2 Timing Chart for PWM Decoding
11.3.2
Clamp Waveform Generation
Timer connection TMRX can be used to generate signals with different duty cycles and
rising/falling edges (clamp waveforms) in synchronization with the input signal (IHI signal)
waveform. Two clamp waveforms can be generated, the CL1 signal and the CL2 signal. The rise
of the CL1 signal can be specified as simultaneous with the rise of the IHI signal, and the rise of
the CL2 signal as simultaneous with the fall of the IHI signal, while the fall of both can be
specified by TCORA.
TCNT in TMRX is set to count the internal clock pulses and to be cleared on the rising edge of the
external reset signal (IHI signal). The value to be used for the timing of the fall of the clamp
waveform is written in TCORA. Examples of TCR and TCORA settings are the same as those in
tables 11-3 and 11-4. The clamp waveform timing chart is shown in figure 11-3.
IHI signal
CL1 signal
CL2 signal
TCNT
TCORA
Figure 11-3 Timing Chart for Clamp Waveform Generation
228
11.3.3
Measurement of 8-Bit Timer Divided Waveform Period
Timer connection TMR1 and the free-running timer (FRT) can be used to switch and measure the
period of input signals (the IV signal and IHI signal) and an IHI signal divided waveform. Since
TMR1 can be cleared by a rising edge of the IV signal, the rise and fall of the IHI signal divided
waveform can be virtually synchronized with the IV signal. This enables period measurement to
be carried out efficiently.
To measure the period of an IHI signal divided waveform, TCNT in TMR1 is set to count the
external clock (IHI signal) pulses and to be cleared on the rising edge of the external reset signal
(IV signal). The value to be used as the division factor is written in TCOR, and the TMO output
method is specified by the OS bits in TCSR. Examples of TCR and TCORA settings are shown in
table 11-5, and the timing chart for measurement of the IV signal and IHI signal divided waveform
periods is shown in figure 11-4. The period of the IV signal is given by (ICR(4) – ICR(1)) × the
resolution, and the period of the IHI signal divided waveform by (ICR(3) – ICR(2)) × the
resolution.
Table 11-5 Examples of TCR and TCSR Settings
Register
Bit(s)
Abbreviation
Contents
Description
TCR in TMR1
7
CMIEB
0
6
CMIEA
0
Interrupts due to compare-match
and overflow are disabled
5
OVIE
0
4 to 3
CCLR1 to CCLR0
11
TCNT is cleared by the rising edge
of the external reset signal (IV
signal)
2 to 0
CKS2 to CKS0
101
TCNT is incremented on the rising
edge of the external clock (IHI
signal)
4
PWME
0
Normal timer mode
3 to 0
OS3 to OS0
0011
Not changed by compare-match B;
output inverted by compare-match A
(toggle output)
TCR in FRT
1 to 0
CKS1 to CKS0
00
Incremented on internal clock: øp/2
TCSR in FRT
1
IEDG
1
FRC value is transferred to ICR on
rising edge of capture input (IHI
divided signal waveform, IV signal)
0
CCLR
0
FRC clearing is disabled
TCSR in TMR1
229
IV signal
IHI signal divided
waveform
ICR (4)
ICR (3)
ICR (2)
ICR (1)
FRC
ICR
Figure 11-4 Timing Chart for measurement of IV Signal and
IHI Signal Divided Waveform Periods
230
Section 12 Watchdog Timer
12.1
Overview
The H8/3217 Series has an on-chip watchdog timer (WDT) that can monitor system operation by
resetting the CPU or generating a nonmaskable interrupt if a system crash allows the timer count
to overflow.
When this watchdog function is not needed, the watchdog timer module can be used as an interval
timer. In interval timer mode, it requests an OVF interrupt at each counter overflow.
12.1.1
Features
• Selection of eight clock sources
• Selection of two modes:
— Watchdog timer mode
— Interval timer mode
• Counter overflow generates an interrupt request or reset:
— Reset or NMI request in watchdog timer mode
— OVF interrupt request in interval timer mode
231
12.1.2
Block Diagram
Figure 12-1 is a block diagram of the watchdog timer.
Internal NMI
(Watchdog timer mode)
Interrupt
signals
OVF (Interval
timer mode)
Interrupt
control
Overflow
Internal
data bus
TCNT
Read/write
control
TCSR
Internal clock source
Clock
Clock
select
TCNT: Timer counter
TCSR: Timer control/status register
øP/2
øP/32
øP/64
øP/128
øP/256
øP/512
øP/2048
øP/4096
Figure 12-1 Block Diagram of Watchdog Timer
12.1.3
Register Configuration
Table 12-1 lists information on the watchdog timer registers.
Table 12-1
Register Configuration
Addresses
Name
Abbreviation
R/W
Initial Value
Write
Read
Timer control/status register
TCSR
R/(W)*
H'10
H'FFAA
H'FFAA
Timer counter
TCNT
R/W
H'00
H'FFAA
H'FFAB
Note: * Software can write a 0 in bit 7 to clear the flag, but cannot write 1.
232
12.2
Register Descriptions
12.2.1
Timer Counter (TCNT)
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TCNT is an 8-bit readable/writable up-counter. When the timer enable bit (TME) in the timer
control/status register (TCSR) is set to 1, the timer counter starts counting pulses of an internal
clock source selected by clock select bits 2 to 0 (CKS2 to CKS0) in TCSR. When the count
overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCSR is set to 1.
TCNT is initialized to H'00 at a reset and when the TME bit is cleared to 0.
Note: TCNT is more difficult to write to than other registers. See section 12.2.3, Register Access,
for details.
12.2.2
Timer Control/Status Register (TCSR)
Bit
7
6
5
4
3
2
1
0
OVF
WT/IT
TME
—
RST/NMI
CKS2
CKS1
CKS0
Initial value
0
0
0
1
0
0
0
0
Read/Write
R/(W)*
R/W
R/W
—
R/W
R/W
R/W
R/W
Note: * Software can write a 0 in bit 7 to clear the flag, but cannot write a 1 in this bit. TCSR is
more difficult to write to than other registers. See section 12.2.3, Register Access,
for details.
TCSR is an 8-bit readable/writable register that selects the timer mode and clock source and
performs other functions. (TCSR is write-protected by a password. See section 12.2.3, Register
Access, for details.)
Bits 7 to 5 and bit 3 are initialized to 0 by a reset and in the standby modes. Bits 2 to 0 are
initialized to 0 by a reset, but retain their values in the standby modes.
233
Bit 7—Overflow Flag (OVF): Indicates that the watchdog timer count has overflowed.
Bit 7
OVF
Description
0
To clear OVF, the CPU must read OVF after it has been set to 1,
then write a 0 in this bit
1
Set to 1 when TCNT changes from H'FF to H'00
(Initial value)
Bit 6—Timer Mode Select (WT/IT): Selects whether to operate in watchdog timer mode or
interval timer mode. In interval timer mode, an OVF interrupt request is sent to the CPU when
TCNT overflows. In watchdog timer mode, a reset or NMI interrupt is requested.
Bit 6
WT/IT
Description
0
Interval timer mode (OVF request)
1
Watchdog timer mode (reset or NMI request)
(Initial value)
Bit 5—Timer Enable (TME): Enables or disables the timer.
Bit 5
TME
Description
0
TCNT is initialized to H'00 and stopped
1
TCNT runs and requests a reset or an interrupt when it overflows
(Initial value)
Bit 4—Reserved: This bit cannot be modified and is always read as 1.
Bit 3: Reset or NMI Select (RST/NMI): Selects either an internal reset or the NMI function at
watchdog timer overflow.
Bit 3
RST/NMI
Description
0
NMI function enabled
1
Reset function enabled
234
(Initial value)
Bits 2—0: Clock Select (CKS2–CKS0): These bits select one of eight clock sources obtained by
dividing the system clock (ø).
The overflow interval is the time from when the watchdog timer counter begins counting from
H'00 until an overflow occurs. In interval timer mode, OVF interrupts are requested at this
interval.
Bit 2
CKS2
Bit 1
CKS1
Bit 0
CKS0
Clock Source
Overflow Interval (øP = 10 MHz)
0
0
0
øP/2
51.2 µs
0
0
1
øP/32
819.2 µs
0
1
0
øP/64
1.6 ms
0
1
1
øP/128
3.3 ms
1
0
0
øP/256
6.6 ms
1
0
1
øP/512
13.1 ms
1
1
0
øP/2048
52.4 ms
1
1
1
øP/4096
104.9 ms
12.2.3
(Initial value)
Register Access
The watchdog timer’s TCNT and TCSR registers are more difficult to write than other registers.
The procedures for writing and reading these registers are given below.
Writing to TCNT and TCSR: Word access is required. Byte data transfer instructions cannot be
used for write access.
The TCNT and TCSR registers have the same write address. The write data must be contained in
the lower byte of a word written at this address. The upper byte must contain H'5A (password for
TCNT) or H'A5 (password for TCSR). See figure 12-2. The result of the access depicted in figure
12-2 is to transfer the write data from the lower byte to TCNT or TCSR.
15
Writing to TCNT
H'FFA8
8 7
H'5A
15
Writing to TCSR
H'FFA8
0
Write data
8 7
H'A5
0
Write data
Figure 12-2 Writing to TCNT and TCSR
235
Reading TCNT and TCSR: The read addresses are H'FFA8 for TCSR and H'FFA9 for TCNT, as
indicated in table 12-2.
These two registers are read like other registers. Byte access instructions can be used.
Table 12-2 Read Addresses of TCNT and TCSR
Read Address
Register
H'FFA8
TCSR
H'FFA9
TCNT
12.3
Operation
12.3.1
Watchdog Timer Mode
The watchdog timer function begins operating when software sets the WT/IT and TME bits to 1 in
TCSR. Thereafter, software should periodically rewrite the contents of the timer counter (normally
by writing H'00) to prevent the count from overflowing. If a program crash allows the timer count
to overflow, the entire chip is reset for 518 system clocks (518 ø), or an NMI interrupt is
requested. Figure 12-3 shows the operation.
NMI requests from the watchdog timer have the same vector as NMI requests from the NMI pin.
Avoid simultaneous handling of watchdog timer NMI requests and NMI requests from pin NMI.
A reset from the watchdog timer has the same vector as an external reset from the RES pin. The
reset source can be determined by the XRST bit in SYSCR.
WDT overflow
H'FF
WT/IT = 1
TME = 1
TCNT count
Time t
H'00
OVF = 1
WT/IT = 1
TME = 1
H'00 written
to TCNT
Reset
H'00 written
to TCNT
518 ø
Figure 12-3 Operation in Watchdog Timer Mode
236
12.3.2
Interval Timer Mode
Interval timer operation begins when the WT/IT bit is cleared to 0 and the TME bit is set to 1.
In interval timer mode, an OVF request is generated each time the timer count overflows. This
function can be used to generate OVF requests at regular intervals. See figure 12-4.
H'FF
TCNT count
Time t
H'00
WT/IT = 0
TME = 1
OVF
request
OVF
request
OVF
request
OVF
request
OVF
request
Figure 12-4 Operation in Interval Timer Mode
12.3.3
Setting the Overflow Flag
The OVF bit is set to 1 when the timer count overflows. Simultaneously, the WDT module
requests an internal reset, NMI, or OVF interrupt. The timing is shown in figure 12-5.
ø
TCNT
H'FF
H'00
Internal overflow
signal
OVF
Figure 12-5 Setting the OVF Bit
237
12.4
Application Notes
12.4.1
Contention between TCNT Write and Increment
If a timer counter clock pulse is generated during the T3 state of a write cycle to the timer counter,
the write takes priority and the timer counter is not incremented. See figure 12-6.
Write cycle (CPU writes to TCNT)
T1
T2
T3
ø
Internal address bus
TCNT address
Internal write signal
TCNT clock pulse
TCNT
N
M
Counter write data
Figure 12-6 TCNT Write-Increment Contention
12.4.2
Changing the Clock Select Bits (CKS2 to CKS0)
Software should stop the watchdog timer (by clearing the TME bit to 0) before changing the value
of the clock select bits. If the clock select bits are modified while the watchdog timer is running,
the timer count may be incremented incorrectly.
12.4.3
Recovery from Software Standby Mode
TCSR bits, except bits 0–2, and the TCNT counter are reset when the chip recovers from software
standby mode. Re-initialize the watchdog timer as necessary to resume normal operation.
238
Section 13 Serial Communication Interface
[One channel incorporated in the H8/3212, and two channels in all other models]
Note that the H8/3212 does not have a channel 1 (SCI1).
13.1
Overview
The H8/3217 Series includes two serial communication interface channels (SCI0 and SCI1) for
transferring serial data to and from other chips. Either synchronous or asynchronous
communication can be selected.
13.1.1
Features
The features of the on-chip serial communication interface are:
• Asynchronous mode
The H8/3217 Series can communicate with a UART (Universal Asynchronous
Receiver/Transmitter), ACIA (Asynchronous Communication Interface Adapter), or other chip
that employs standard asynchronous serial communication. It also has a multiprocessor
communication function for communication with other processors. Twelve data formats are
available.
—
—
—
—
—
—
Data length: 7 or 8 bits
Stop bit length: 1 or 2 bits
Parity: Even, odd, or none
Multiprocessor bit: 1 or 0
Error detection: Parity, overrun, and framing errors
Break detection: When a framing error occurs, the break condition can be detected by
reading the level of the RxD line directly.
• Synchronous mode
The SCI can communicate with chips able to perform clocked synchronous data transfer.
— Data length: 8 bits
— Error detection: Overrun errors
239
• Full duplex communication
The transmitting and receiving sections are independent, so each channel can transmit and
receive simultaneously. Both the transmit and receive sections use double buffering, so
continuous data transfer is possible in either direction.
• Built-in bit rate generator
Any specified bit rate can be generated.
• Internal or external clock source
The SCI can operate on an internal clock signal from the baud rate generator, or an external
clock signal input at the SCK0 or SCK1 pin.
• Four interrupts
TDR-empty, TSR-empty, receive-end, and receive-error interrupts are requested independently.
240
13.1.2
Block Diagram
Bus interface
Figure 13-1 shows a block diagram of one serial communication interface channel.
Module data bus
RDR
TDR
SSR
Internal
data bus
BRR
SCR
SMR
RxD
TxD
RSR
TSR
Communication
control
Parity
generate
Baud rate
generator
Internal
ø
øP/4 clock
øP/16
øP/64
Clock
Parity check
External clock source
SCK
RSR:
RDR:
TSR:
TDR:
SMR:
SCR:
SSR:
BRR:
Receive shift register (8 bits)
Receive data register (8 bits)
Transmit shift register (8 bits)
Transmit data register (8 bits)
Serial mode register (8 bits)
Serial control register (8 bits)
Serial status register (8 bits)
Bit rate register (8 bits)
TEI
TXI
RXI
ERI
Interrupt signals
Figure 13-1 Block Diagram of Serial Communication Interface
241
13.1.3
Input and Output Pins
Table 13-1 lists the input and output pins used by the SCI module.
Table 13-1 SCI Input/Output Pins
Channel
Name
Abbr.
I/O
Function
0
Serial clock
input/output
SCK 0
Input/output
Serial clock input and output
Receive data
input
RxD0
Input
Receive data input
Transmit data
output
TxD0
Output
Transmit data output
Serial clock
input/output
SCK 1
Input/output
Serial clock input and output
Receive data
input
RxD1
Input
Receive data input
Transmit data
output
TxD1
Output
Transmit data output
1
Note: In this manual, the channel subscript has been deleted, and only SCK, RxD, and TxD are
used.
242
13.1.4
Register Configuration
Table 13-2 lists the SCI registers. These registers specify the operating mode (synchronous or
asynchronous), data format and bit rate, and control the transmit and receive sections.
Table 13-2 SCI Registers
Channel
Name
Abbr.
R/W
Value
Address
0
Receive shift register
RSR
—
—
—
Receive data register
RDR
R
H'00
H'FFDD
Transmit shift register
TSR
—
—
—
Transmit data register
TDR
R/W
H'FF
H'FFDB
Serial mode register
SMR
R/W
H'00
H'FFD8
Serial control register
SCR
R/W
H'00
H'FFDA
Serial status register
SSR
R/(W)*
H'84
H'FFDC
Bit rate register
BRR
R/W
H'FF
H'FFD9
Serial communication
mode register
SCMR
R/W
H'F2
H'FFDE
Receive shift register
RSR
—
—
—
Receive data register
RDR
R
H'00
H'FFE5
Transmit shift register
TSR
—
—
—
Transmit data register
TDR
R/W
H'FF
H'FFE3
Serial mode register
SMR
R/W
H'00
H'FFE0
Serial control register
SCR
R/W
H'00
H'FFE2
Serial status register
SSR
R/(W)*
H'84
H'FFE4
Bit rate register
BRR
R/W
H'FF
H'FFE1
1
Note: * Software can write a 0 to clear the flags in bits 7 to 3, but cannot write 1 in these bits.
243
13.2
Register Descriptions
13.2.1
Receive Shift Register (RSR)
Bit
7
6
5
4
3
2
1
0
Read/Write
—
—
—
—
—
—
—
—
RSR is a shift register that converts incoming serial data to parallel data. When one data character
has been received, it is transferred to the receive data register (RDR).
The CPU cannot read or write RSR directly.
13.2.2
Receive Data Register (RDR)
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
RDR stores received data. As each character is received, it is transferred from RSR to RDR,
enabling RSR to receive the next character. This double-buffering allows the SCI to receive data
continuously.
RDR is a read-only register. RDR is initialized to H'00 by a reset and in the standby modes.
13.2.3
Transmit Shift Register (TSR)
Bit
7
6
5
4
3
2
1
0
Read/Write
—
—
—
—
—
—
—
—
TSR is a shift register that converts parallel data to serial transmit data. When transmission of one
character is completed, the next character is moved from the transmit data register (TDR) to TSR
and transmission of that character begins. If the TDRE bit is still set to 1, however, nothing is
transferred to TSR.
The CPU cannot read or write TSR directly.
244
13.2.4
Transmit Data Register (TDR)
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
TDR is an 8-bit readable/writable register that holds the next data to be transmitted. When TSR
becomes empty, the data written in TDR is transferred to TSR. Continuous data transmission is
possible by writing the next data in TDR while the current data is being transmitted from TSR.
TDR is initialized to H'FF by a reset and in the standby modes.
13.2.5
Serial Mode Register (SMR)
Bit
7
6
5
4
3
2
1
0
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
SMR is an 8-bit readable/writable register that controls the communication format and selects the
clock source of the on-chip baud rate generator. It is initialized to H'00 by a reset and in the
standby modes. For further information on the SMR settings and communication formats, see
tables 13-5 and 13-7 in section 13.3, Operation.
Bit 7—Communication Mode (C/A): This bit selects asynchronous or synchronous
communication mode.
Bit 7
C/A
Description
0
Asynchronous communication
1
Synchronous communication
(Initial value)
245
Bit 6—Character Length (CHR): This bit selects the character length in asynchronous mode.
It is ignored in synchronous mode.
Bit 6
CHR
Description
0
8 bits per character
1
7 bits per character (Bits 6 to 0 of TDR and RDR are used for
transmitting and receiving, respectively)
(Initial value)
Bit 5—Parity Enable (PE): This bit selects whether to add and check for a parity bit in
asynchronous mode. It is ignored in synchronous mode, and when a multiprocessor format is used.
Bit 5
PE
Description
0
Transmit: No parity bit is added
(Initial value)
Receive: Parity is not checked
1
Transmit: A parity bit is added
Receive: Parity is checked
Bit 4—Parity Mode (O/E ): In asynchronous mode, when parity is enabled (PE = 1), this bit
selects even or odd parity.
Even parity means that a parity bit is added to the data bits for each character to make the total
number of 1’s even. Odd parity means that the total number of 1’s is made odd.
This bit is ignored when PE = 0, or when a multiprocessor format is used. It is also ignored in
synchronous mode.
Bit 4
O/E
Description
0
Even parity
1
Odd parity
246
(Initial value)
Bit 3—Stop Bit Length (STOP): This bit selects the number of stop bits. It is ignored in
synchronous mode, and when a multiprocessor format is used.
Bit 3
STOP
Description
0
One stop bit
Transmit: One stop bit is added
Receive: One stop bit is checked to detect framing errors
1
Two stop bits
Transmit: Two stop bits are added
Receive: The first stop bit is checked to detect framing errors
If the second stop bit is a space (0), it is regarded as the next start bit.
(Initial value)
Bit 2—Multiprocessor Mode (MP): This bit selects the multiprocessor format. When
multiprocessor format is selected, the parity settings of the parity enable bit (PE) and parity mode
bit (O/E) are ignored. The MP bit is valid only in asynchronous mode, and is ignored in
synchronous mode.
Bit 2
MP
Description
0
Multiprocessor communication function is disabled
1
Multiprocessor communication function is enabled
(Initial value)
Bits 1 and 0—Clock Select 1 and 0 (CKS1 and CKS0): These bits select the clock source of the
on-chip baud rate generator.
Bit 1
CKS1
Bit 0
CKS0
Description
0
0
ø clock
0
1
øP/4 clock
1
0
øP/16 clock
1
1
øP/64 clock
(Initial value)
247
13.2.6
Serial Control Register (SCR)
Bit
7
6
5
4
3
2
1
0
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
SCR is an 8-bit readable/writable register that enables or disables various SCI functions.
It is initialized to H'00 by a reset and in the standby modes.
Bit 7—Transmit Interrupt Enable (TIE): This bit enables or disables the TDR-empty interrupt
(TXI) requested when the transmit data register empty (TDRE) bit in the serial status register
(SSR) is set to 1.
Bit 7
TIE
Description
0
The TDR-empty interrupt request (TXI) is disabled
1
The TDR-empty interrupt request (TXI) is enabled
(Initial value)
Bit 6—Receive Interrupt Enable (RIE): This bit enables or disables the receive-end interrupt
(RXI) requested when the receive data register full (RDRF) bit in the serial status register (SSR) is
set to 1, and the receive error interrupt (ERI) requested when the overrun error (ORER), framing
error (FER), or parity error (PER) bit in the serial status register (SSR) is set to 1.
Bit 6
RIE
Description
0
The receive-end interrupt (RXI) and receive-error interrupt (ERI)
requests are disabled
1
The receive-end interrupt (RXI) and receive-error interrupt (ERI)
requests are enabled
(Initial value)
Bit 5—Transmit Enable (TE): This bit enables or disables the transmit function. When the
transmit function is enabled, the TxD pin is automatically used for output. When the transmit
function is disabled, the TxD pin can be used as a general-purpose I/O port.
Bit 5
TE
Description
0
The transmit function is disabled
The TxD pin can be used for general-purpose I/O
1
The transmit function is enabled
The TxD pin is used for output
248
(Initial value)
Bit 4—Receive Enable (RE): This bit enables or disables the receive function. When the receive
function is enabled, the RxD pin is automatically used for input. When the receive function is
disabled, the RxD pin is available as a general-purpose I/O port.
Bit 4
RE
Description
0
The receive function is disabled
The RxD pin can be used for general-purpose I/O
1
The receive function is enabled
The RxD pin is used for input
(Initial value)
Bit 3—Multiprocessor Interrupt Enable (MPIE): When serial data is received in a
multiprocessor format, this bit enables or disables the receive-end interrupt (RXI) and receiveerror interrupt (ERI) until data with the multiprocessor bit set to 1 is received. It also enables or
disables the transfer of receive data from RSR to RDR, and enables or disables setting of the
RDRF, FER, PER, and ORER bits in the serial status register (SSR).
The MPIE bit is ignored when the MP bit is cleared to 0, and in synchronous mode.
Clearing the MPIE bit to 0 disables the multiprocessor receive interrupt function. In this condition
data is received regardless of the value of the multiprocessor bit in the receive data.
Setting the MPIE bit to 1 enables the multiprocessor receive interrupt function. In this condition, if
the multiprocessor bit in the receive data is 0, the receive-end interrupt (RXI) and receive-error
interrupt (ERI) are disabled, the receive data is not transferred from RSR to RDR, and the RDRF,
FER, PER, and ORER bits in the serial status register (SSR) are not set. If the multiprocessor bit is
1, however, the MPB bit in SSR is set to 1, the MPIE bit is cleared to 0, the receive data is
transferred from RSR to RDR, the FER, PER, and ORER bits can be set, and the receive-end and
receive-error interrupts are enabled.
Bit 3
MPIE
Description
0
The multiprocessor receive interrupt function is disabled
(Normal receive operation)
(Initial value)
1
The multiprocessor receive interrupt function is enabled. During the interval before data
with the multiprocessor bit set to 1 is received, the receive interrupt request (RXI) and
receive-error interrupt request (ERI) are disabled, the RDRF, FER, PER, and ORER
bits are not set in the serial status register (SSR), and no data is transferred from the
RSR to the RDR. The MPIE bit is cleared at the following times:
(1) When 0 is written in MPIE
(2) When data with the multiprocessor bit set to 1 is received
249
Bit 2—Transmit-End Interrupt Enable (TEIE): This bit enables or disables the TSR-empty
interrupt (TEI) requested when the transmit-end bit (TEND) in the serial status register (SSR) is
set to 1.
Bit 2
TEIE
Description
0
The TSR-empty interrupt request (TEI) is disabled
1
The TSR-empty interrupt request (TEI) is enabled
(Initial value)
Bit 1—Clock Enable 1 (CKE1): This bit selects the internal or external clock source for the baud
rate generator. When the external clock source is selected, the SCK pin is automatically used for
input of the external clock signal.
Bit 1
CKE1
Description
0
Internal clock source
When C/A = 1, the serial clock signal is output at the SCK pin
When C/A = 0, output depends on the CKE0 bit
1
External clock source
The SCK pin is used for input
(Initial value)
Bit 0—Clock Enable 0 (CKE0): When an internal clock source is used in asynchronous mode,
this bit enables or disables serial clock output at the SCK pin.
This bit is ignored when the external clock is selected, or when synchronous mode is selected.
For further information on the communication format and clock source selection, see table 13-6 in
section 13.3, Operation.
Bit 0
CKE0
Description
0
The SCK pin is not used by the SCI (and is available as
a general-purpose I/O port)
1
The SCK pin is used for serial clock output
250
(Initial value)
13.2.7
Serial Status Register (SSR)
Bit
7
6
5
4
3
2
1
0
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
Initial value
1
0
0
0
0
1
0
0
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R
R
R/W
Note: * Software can write a 0 in bits 7 to 3 to clear the flags, but cannot write a 1 in these bits.
SSR is an 8-bit register that indicates transmit and receive status. It is initialized to H'84 by a reset
and in the standby modes.
Bit 7—Transmit Data Register Empty (TDRE): This bit indicates when transmit data can safely
be written in TDR.
Bit 7
TDRE
Description
0
To clear TDRE, the CPU must read TDRE after it has been set to 1,
then write a 0 in this bit
1
This bit is set to 1 at the following times:
(1) When TDR contents are transferred to TSR
(2) When the TE bit in SCR is cleared to 0
(Initial value)
Bit 6—Receive Data Register Full (RDRF): This bit indicates when one character has been
received and transferred to the RDR.
Bit 6
RDRF
Description
0
To clear RDRF, the CPU must read RDRF after it has been set
to 1, then write a 0 in this bit
1
This bit is set to 1 when one character is received without error and
transferred from RSR to RDR
(Initial value)
251
Bit 5—Overrun Error (ORER): This bit indicates an overrun error during reception.
Bit 5
ORER
Description
0
To clear ORER, the CPU must read ORER after it has been set
to 1, then write a 0 in this bit
1
This bit is set to 1 if reception of the next character ends while
the receive data register is still full (RDRF = 1)
(Initial value)
Bit 4—Framing Error (FER): This bit indicates a framing error during data reception in
asynchronous mode. It has no meaning in synchronous mode.
Bit 4
FER
Description
0
To clear FER, the CPU must read FER after it has been set to 1,
then write a 0 in this bit
1
This bit is set to 1 if a framing error occurs (stop bit = 0)
(Initial value)
Bit 3—Parity Error (PER): This bit indicates a parity error during data reception in
asynchronous mode, when a communication format with parity bits is used.
This bit has no meaning in synchronous mode, or when a communication format without parity
bits is used.
Bit 3
PER
Description
0
To clear PER, the CPU must read PER after it has been set to 1,
then write a 0 in this bit
1
This bit is set to 1 when a parity error occurs (the parity of the received data does not
match the parity selected by the O/E bit in SMR)
252
(Initial value)
Bit 2—Transmit End (TEND): This bit indicates that the serial communication interface has
stopped transmitting because there was no valid data in TDR when the last bit of the current
character was transmitted. The TEND bit is also set to 1 when the TE bit in the serial control
register (SCR) is cleared to 0.
The TEND bit is a read-only bit and cannot be modified directly. To use the TEI interrupt, first
start transmitting data, which clears TEND to 0, then set TEIE to 1.
Bit 2
TEND
Description
0
To clear TEND, the CPU must read TDRE after TDRE has been set
to 1, then write a 0 in TDRE
1
This bit is set to 1 when:
(1) TE = 0
(2) TDRE = 1 at the end of transmission of a character
(Initial value)
Bit 1—Multiprocessor Bit (MPB): Stores the value of the multiprocessor bit in data received in a
multiprocessor format in asynchronous communication mode. This bit retains its previous value in
synchronous mode, when a multiprocessor format is not used, or when the RE bit is cleared to 0
even if a multiprocessor format is used.
MPB can be read but not written.
Bit 1
MPB
Description
0
Multiprocessor bit = 0 in receive data
1
Multiprocessor bit = 1 in receive data
(Initial value)
Bit 0—Multiprocessor Bit Transfer (MPBT): Stores the value of the multiprocessor bit inserted
in transmit data when a multiprocessor format is used in asynchronous communication mode. The
MPBT bit is double-buffered in the same way as TSR and TDR. The MPBT bit has no effect in
synchronous mode, or when a multiprocessor format is not used.
Bit 0
MPBT
Description
0
Multiprocessor bit = 0 in transmit data
1
Multiprocessor bit = 1 in transmit data
(Initial value)
253
13.2.8
Bit Rate Register (BRR)
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in SMR, determines the bit
rate output by the baud rate generator.
BRR is initialized to H'FF by a reset and in the standby modes.
Tables 13-3 and 13-4 show examples of BRR settings.
Table 13-3 Examples of BRR Settings in Asynchronous Mode (When øP = ø)
ø Frequency (MHz)
1
1.2296
2
2.097152
Bit Rate
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
1
70
+0.03
1
86
+0.31
1
141
+0.03
1
148
–0.04
150
0
207
+0.16
0
255
0
1
103
+0.16
1
108
+0.21
300
0
103
+0.16
0
127
0
0
207
+0.16
0
217
+0.21
600
0
51
+0.16
0
63
0
0
103
+0.16
0
108
+0.21
1200
0
25
+0.16
0
31
0
0
51
+0.16
0
54
–0.70
2400
0
12
+0.16
0
15
0
0
25
+0.16
0
26
+1.14
4800
—
—
—
0
7
0
0
12
+0.16
0
13
–2.48
9600
—
—
—
0
3
0
—
—
—
0
6
–2.48
19200
—
—
—
0
1
0
—
—
—
—
—
—
31250
0
0
0
—
—
—
0
1
0
—
—
—
38400
—
—
—
0
0
0
—
—
—
—
—
—
254
Table 13-3 Examples of BRR Settings in Asynchronous Mode (When øP = ø) (cont)
ø Frequency (MHz)
2.4576
3
3.6864
4
Bit Rate
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
1
174
–0.26
2
52
+0.50
2
64
+0.70
2
70
+0.03
150
1
127
0
1
155
+0.16
1
191
0
1
207
+0.16
300
0
255
0
1
77
+0.16
1
95
0
1
103
+0.16
600
0
127
0
0
155
+0.16
0
191
0
0
207
+0.16
1200
0
63
0
0
77
+0.16
0
95
0
0
103
+0.16
2400
0
31
0
0
38
+0.16
0
47
0
0
51
+0.16
4800
0
15
0
0
19
–2.34
0
23
0
0
25
+0.16
9600
0
7
0
0
9
–2.34
0
11
0
0
12
+0.16
19200
0
3
0
0
4
–2.34
0
5
0
—
—
—
31250
—
—
—
0
2
0
—
—
—
0
3
0
38400
0
1
0
—
—
—
0
2
0
—
—
—
Table 13-3 Examples of BRR Settings in Asynchronous Mode (When øP = ø) (cont)
ø Frequency (MHz)
4.9152
5
6
6.144
Bit Rate
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
2
86
+0.31
2
88
–0.25
2
106
–0.44
2
108
+0.08
150
1
255
0
2
64
+0.16
2
77
0
2
79
0
300
1
127
0
1
129
+0.16
1
155
0
1
159
0
600
0
255
0
1
64
+0.16
1
77
0
1
79
0
1200
0
127
0
0
129
+0.16
0
155
+0.16
0
159
0
2400
0
63
0
0
64
+0.16
0
77
+0.16
0
79
0
4800
0
31
0
0
32
–1.36
0
38
+0.16
0
39
0
9600
0
15
0
0
15
+1.73
0
19
–2.34
0
19
0
19200
0
7
0
0
7
+1.73
—
—
—
0
4
0
31250
0
4
–1.70
0
4
0
0
5
0
0
5
+2.40
38400
0
3
0
0
3
+1.73
—
—
—
—
—
—
255
Table 13-3 Examples of BRR Settings in Asynchronous Mode (When øP = ø) (cont)
ø Frequency (MHz)
7.3728
8
9.8304
10
Bit Rate
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
2
130
–0.07
2
141
+0.03
2
174
–0.26
3
43
+0.88
150
2
95
0
2
103
+0.16
2
127
0
2
129
+0.16
300
1
191
0
1
207
+0.16
1
255
0
2
64
+0.16
600
1
95
0
1
103
+0.16
1
127
0
1
129
+0.16
1200
0
191
0
0
207
+0.16
0
255
0
1
64
+0.16
2400
0
95
0
0
103
+0.16
0
127
0
0
129
+0.16
4800
0
47
0
0
51
+0.16
0
63
0
0
64
+0.16
9600
0
23
0
0
25
+0.16
0
31
0
0
32
–1.36
19200
0
11
0
0
12
+0.16
0
15
0
0
15
+1.73
31250
—
—
—
0
7
0
0
9
–1.70
0
9
0
38400
0
5
0
—
—
—
0
7
0
0
7
+1.73
Table 13-3 Examples of BRR Settings in Asynchronous Mode (When øP = ø) (cont)
ø Frequency (MHz)
12
12.288
14.7456
16
Bit Rate
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
2
212
+0.03
2
217
+0.08
3
64
+0.70
3
70
+0.03
150
2
155
+0.16
2
159
0
2
191
0
2
207
+0.16
300
2
77
+0.16
2
79
0
2
95
0
2
103
+0.16
600
1
155
+0.16
1
159
0
1
191
0
1
207
+0.16
1200
1
77
+0.16
1
79
0
1
95
0
1
103
+0.16
2400
0
155
+0.16
0
159
0
0
191
0
0
207
+0.16
4800
0
77
+0.16
0
79
0
0
95
0
0
103
+0.16
9600
0
38
+0.16
0
39
0
0
47
0
0
51
+0.16
19200
0
19
–2.34
0
19
0
0
23
0
0
25
+0.16
31250
0
11
0
0
11
+2.4
0
14
–1.7
0
15
0
38400
0
9
–2.34
0
9
0
0
11
0
0
12
+0.16
256
Note: If possible, the error should be within 1%.
In the shaded section, if øP = ø/2, the bit rate is cut in half. In this case, BRR settings for the
desired bit rate should be referenced from the column of one-half the actual system clock
frequency (ø).
B = F × 10 6/[64 × 2 2n–1 × (N + 1) → N = F × 10 6/[64 × 2 2n–1 × B] – 1
B: Bit rate (bits/second)
N: BRR value (0 ≤ N ≤ 255)
F: øP (MHz) when n ≠ 0, or ø (MHz) when n = 0
n: Internal clock source (0, 1, 2, or 3)
The meaning of n is given by the table below:
n
CKS1
CKS0
Clock
0
0
0
ø
1
0
1
øP/4
2
1
0
øP/16
3
1
1
øP/64
Bit rate error can be calculated with the formula below.
Error (%) =
F × 106
– 1 × 100
(N + 1) × B × 64 × 22n–1
257
Table 13-4 Examples of BRR Settings in Synchronous Mode (When øP = ø)
ø Frequency (MHz)
1
2
4
5
8
10
16
Bit Rate
n
N
n
N
n
N
n
N
n
N
n
N
n
N
100
—
—
—
—
—
—
—
—
—
—
—
—
—
—
250
1
249
2
124
2
249
—
—
3
124
—
—
3
249
500
1
124
1
249
2
124
—
—
2
249
—
—
3
124
1k
0
249
1
124
1
249
—
—
2
124
—
—
2
249
2.5 k
0
99
0
199
1
99
1
124
1
199
1
249
2
99
5k
0
49
0
99
0
199
0
249
1
99
1
124
1
199
10 k
0
24
0
49
0
99
0
124
0
199
0
249
1
99
25 k
0
9
0
19
0
39
0
49
0
79
0
99
0
159
50 k
0
4
0
9
0
19
0
24
0
39
0
49
0
79
100 k
—
—
0
4
0
9
—
—
0
19
0
24
0
39
250 k
0
0*
0
1
0
3
0
4
0
7
0
9
0
15
0
0*
0
1
—
—
0
3
0
4
0
7
0
0*
—
—
0
1
—
—
0
3
0
0*
—
—
0
0*
500 k
1M
2.5 M
4M
Notes: In the shaded section, if øP = ø/2, the bit rate is cut in half. In this case, BRR settings for
the desired bit rate should be referenced from the column of one-half the actual system
clock frequency (ø).
Blank: No setting is available.
—: A setting is available, but the bit rate is inaccurate.
*: Continuous transfer is not possible.
B = F × 10 6/[8 × 2 2n × (N + 1)] → N = F × 10 6/[8 × 2 2n–1 × B] – 1
B: Bit rate (bits per second)
N: BRR value (0 ≤ N ≤ 255)
F: øP (MHz) when n ≠ 0, or ø (MHz)
when n = 0
n: Internal clock source (0, 1, 2, or 3)
258
The meaning of n is given by the table
below:
n
CKS1
CKS0
Clock
0
0
0
ø
1
0
1
øP/4
2
1
0
øP/16
3
1
1
øP/64
13.2.9
Serial Communication Mode Register (SCMR)
Bit
7
6
5
4
3
2
1
0
—
—
—
—
SDIR
SINV
—
SMIF
Initial value
1
1
1
1
0
0
1
0
Read/Write
—
—
—
—
R/W
R/W
—
R/W
SCMR is an 8-bit readable/writable register that selects the function of SCI0. SCMR is initialized
to H'F2 by a reset and in the standby modes.
Bits 7 to 4—Reserved: These bits cannot be modified and are always read as 1.
Bit 3—Data Transfer Direction (SDIR): This bit selects the serial/parallel conversion format.
Bit 3
SDIR
Description
0
TDR contents are transmitted LSB-first
Receive data is stored in RDR LSB-first
1
TDR contents are transmitted MSB-first
Receive data is stored in RDR MSB-first
(Initial value)
Bit 2—Data Invert (SINV): This bit specifies inversion of the data logic level. Inversion
specified by the SINV bit applies only to data bits D7 to D0. In order to invert the parity bit, the
O/E bit in SMR must be inverted.
Bit 2
SINV
Description
0
TDR contents are transmitted as they are
TDR contents are stored in RDR as they are
1
TDR contents are inverted before being transmitted
Receive data is stored in RDR in inverted form
(Initial value)
Bit 1—Reserved: This bit cannot be modified and is always read as 1.
Bit 0—Serial Communication Mode Select (SMIF): This bit is reserved. A 1 must not be
written to this bit.
Bit 0
SMIF
Description
0
Normal SCI mode
1
Reserved mode
(Initial value)
259
13.3
Operation
13.3.1
Overview
The SCI supports serial data transfer in two modes. In asynchronous mode each character is
synchronized individually. In synchronous mode communication is synchronized with a clock
signal.
The selection of asynchronous or synchronous mode and the communication format depend on
SMR settings as indicated in table 13-5. The clock source depends on the settings of the C/A bit in
SMR and the CKE1 and CKE0 bits in SCR as indicated in table 13-6.
Asynchronous Mode
• Data length: 7 or 8 bits can be selected.
• A parity bit or multiprocessor bit can be added, and stop bit lengths of 1 or 2 bits can be
selected. (These selections determine the communication format and character length.)
• Framing errors (FER), parity errors (PER), and overrun errors (ORER) can be detected in
receive data, and the line-break condition can be detected.
• SCI clock source: an internal or external clock source can be selected.
— Internal clock: The SCI is clocked by the on-chip baud rate generator and can output a clock
signal at the bit-rate frequency.
— External clock: The external clock frequency must be 16 times the bit rate. (The on-chip
baud rate generator is not used.)
Synchronous Mode
• Communication format: The data length is 8 bits.
• Overrun errors (ORER) can be detected in receive data.
• SCI clock source: an internal or external clock source can be selected.
— Internal clock: The SCI is clocked by the on-chip baud rate generator and outputs a serial
clock signal to external devices.
— External clock: The on-chip baud rate generator is not used. The SCI operates on the input
serial clock.
260
Table 13-5 Communication Formats Used by SCI
SMR Settings
Communication Format
Bit 7
C/A
Bit 6
CHR
Bit 2
MP
Bit 5
PE
Bit 3
STOP
0
0
0
0
0
Asynchronous
mode
1
1
Mode
Data
Length
Multiprocessor
Bit
Parity
Bit
StopBit
Length
8 bits
None
None
1 bit
2 bits
0
Present
1
1
0
2 bits
0
7 bits
None
1
1
1
—
0
Present
0
Asynchronous
mode (multiprocessor
format)
0
8 bits
Present
None
—
—
—
1 bit
2 bits
7 bits
1 bit
1
1
1 bit
2 bits
1
1
1 bit
2 bits
1
0
1 bit
2 bits
—
Synchronous
mode
8 bits
None
None
Table 13-6 SCI Clock Source Selection
SMR
SCR
Serial Transmit/Receive Clock
Bit 7
C/A
Bit 1
CKE1
Bit 0
CKE0
Mode
Clock Source
SCK Pin Function
0
0
0
Async
Internal
Input/output port (not used by SCI)
1
1
Serial clock output at bit rate
0
External
Serial clock input at 16 × bit rate
Internal
Serial clock output
External
Serial clock input
1
1
0
0
Sync
1
1
0
1
261
13.3.2
Asynchronous Mode
In asynchronous mode, each transmitted or received character is individually synchronized by
framing it with a start bit and stop bit.
Full duplex data transfer is possible because the SCI has independent transmit and receive
sections. Double buffering in both sections enables the SCI to be programmed for continuous data
transfer.
Figure 13-2 shows the general format of one character sent or received in asynchronous mode. The
communication channel is normally held in the mark state (high). Character transmission or
reception starts with a transition to the space state (low).
The first bit transmitted or received is the start bit (low). It is followed by the data bits, in which
the least significant bit (LSB) comes first. The data bits are followed by the parity or
multiprocessor bit, if present, then the stop bit or bits (high) confirming the end of the frame.
In receiving, the SCI synchronizes on the falling edge of the start bit, and samples each bit at the
center of the bit (at the 8th cycle of the internal serial clock, which runs at 16 times the bit rate).
Start bit
1 bit
D0
D1
Dn
7 or 8 bits
Parity
Stop bit
0 or 1 bit
1 or 2 bits
One unit of data (one character or frame)
Figure 13-2 Data Format in Asynchronous Mode
(Example of 8-Bit Data with Parity Bit and Two Stop Bits)
262
Idle state
(mark)
(1) Data Format: Table 13-7 lists the data formats that can be sent and received in asynchronous
mode. Twelve formats can be selected by bits in the serial mode register (SMR).
Table 13-7 Data Formats in Asynchronous Mode
SMR Bits
CHR PE
MP
STOP
1
0
0
0
0
S
8-bit data
STOP
0
0
0
1
S
8-bit data
STOP STOP
0
1
0
0
S
8-bit data
P
STOP
0
1
0
1
S
8-bit data
P
STOP STOP
1
0
0
0
S
7-bit data
STOP
1
0
0
1
S
7-bit data
STOP STOP
1
1
0
0
S
7-bit data
P
STOP
1
1
0
1
S
7-bit data
P
STOP STOP
0
—
1
0
S
8-bit data
MPB STOP
0
—
1
1
S
8-bit data
MPB STOP STOP
1
—
1
0
S
7-bit data
MPB STOP
1
—
1
1
S
7-bit data
MPB STOP STOP
Notes: SMR:
S:
STOP:
P:
MPB:
2
3
4
5
6
7
8
9
10
11
12
Serial mode register
Start bit
Stop bit
Parity bit
Multiprocessor bit
(2) Clock: In asynchronous mode it is possible to select either an internal clock created by the onchip baud rate generator, or an external clock input at the SCK pin. The selection is made by the
C/A bit in the serial mode register (SMR) and the CKE1 and CKE0 bits in the serial control
register (SCR). Refer to table 13-6.
If an external clock is input at the SCK pin, its frequency should be 16 times the desired bit rate.
If the internal clock provided by the on-chip baud rate generator is selected and the SCK pin is
used for clock output, the output clock frequency is equal to the bit rate, and the clock pulse rises
at the center of the transmit data bits. Figure 13-3 shows the phase relationship between the output
clock and transmit data.
263
0
D0
D1
D2
D3
D4
D5
D6
D7
0/1
1
1
One frame
Figure 13-3 Phase Relationship between Clock Output and Transmit Data
(Asynchronous Mode)
(3) Transmitting and Receiving Data
SCI Initialization: Before transmitting or receiving, software must clear the TE and RE bits to 0
in the serial control register (SCR), then initialize the SCI following the procedure in figure 13-4.
Note: When changing the communication mode or format, always clear the TE and RE bits to 0
before following the procedure given below. Clearing TE to 0 sets TDRE to 1 and
initializes the transmit shift register (TSR). Clearing RE to 0, however, does not initialize
the RDRF, PER, FER, and ORER flags and receive data register (RDR), which retain their
previous contents.
When an external clock is used, the clock should not be stopped during initialization or
subsequent operation. SCI operation becomes unreliable if the clock is stopped.
264
Initialization
1.
Select the clock source in the serial control
register (SCR). Leave TE and RE cleared to 0.
If clock output is selected, in asynchronous
mode, clock output starts immediately after
the setting is made in SCR.
Clear TE and RE bits to
0 in SCR
1
2
3
2.
Set CKE1 and CKE0 bits in
SCR (leaving TE and RE
cleared to 0)
Select the communication format in the serial
mode register (SMR).
3.
Write the value corresponding to the bit rate in
the bit rate register (BRR). This step is not
necessary when an external clock is used.
Select communication
format in SMR
4.
Wait for at least the interval required to transmit
or receive one bit, then set TE or RE in the serial
control register (SCR). Setting TE or RE enables
the SCI to use the TxD or RxD pin.
Also set the RIE, TIE, TEIE, and MPIE bits as
necessary to enable interrupts. The initial states
are the mark transmit state, and the idle receive
state (waiting for a start bit).
Set value in BRR
1 bit interval
elapsed?
No
Yes
4
Set TE or RE to 1 in SCR,
and set RIE, TIE, TEIE, and
MPIE as necessary
Start transmitting or receiving
Figure 13-4 Sample Flowchart for SCI Initialization
265
Transmitting Serial Data: Follow the procedure in figure 13-5 for transmitting serial data.
1
Initialize
Start transmitting
2
1.
SCI initialization: the transmit data output function
of the TxD pin is selected automatically.
2.
SCI status check and transmit data write: read
the serial status register (SSR), check that the
TDRE bit is 1, then write transmit data in the
transmit data register (TDR) and clear TDRE to 0.
If a multiprocessor format is selected, after
writing the transmit data write 0 or 1 in the
multiprocessor bit transfer (MPBT) in SSR.
Transition of the TDRE bit from 0 to 1 can be
reported by an interrupt.
Read TDRE bit in SSR
No
TDRE = 1?
Yes
Write transmit data in TDR
If using multiprocessor format,
select MPBT value in SSR
Clear TDRE bit to 0
4.
Serial transmission
3
End of
transmission?
3. (a) To continue transmitting serial data: read the
TDRE bit to check whether it is safe to write; if
TDRE = 1, write data in TDR, then clear TDRE
to 0.
(b) To end serial transmission: end of transmission
can be confirmed by checking transition of the
TEND bit from 0 to 1. This can be reported by
a TEI interrupt.
No
To output a break signal at the end of serial
transmission: set the DDR bit to 1 and clear the
DR bit to 0 (DDR and DR are I/O port registers),
then clear TE to 0 in SCR.
Yes
Read TEND bit in SSR
TEND = 1?
No
Yes
4
Output break
signal?
No
Yes
Set DR = 0, DDR = 1
Clear TE bit in SCR to 0
End
Figure 13-5 Sample Flowchart for Transmitting Serial Data
266
In transmitting serial data, the SCI operates as follows.
1.
The SCI monitors the TDRE bit in SSR. When TDRE is cleared to 0 the SCI recognizes that
the transmit data register (TDR) contains new data, and loads this data from TDR into the
transmit shift register (TSR).
2.
After loading the data from TDR into TSR, the SCI sets the TDRE bit to 1 and starts
transmitting. If the TIE bit (TDR-empty interrupt enable) is set to 1 in SCR, the SCI requests
a TXI interrupt (TDR-empty interrupt) at this time.
Serial transmit data is transmitted in the following order from the TxD pin:
a.
b.
c.
d.
e.
3.
Start bit: One 0 bit is output.
Transmit data: Seven or eight bits are output, LSB-first.
Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor
bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output can
also be selected.
Stop bit: One or two 1 bits (stop bits) are output.
Mark state: Output of 1 bits continues until the start bit of the next transmit data.
The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, after loading new
data from TDR into TSR and transmitting the stop bit, the SCI begins serial transmission of
the next frame. If TDRE is 1, after setting the TEND bit to 1 in SSR and transmitting the stop
bit, the SCI continues 1-level output in the mark state, and if the TEIE bit (TSR-empty
interrupt enable) in SCR is set to 1, the SCI generates a TEI interrupt request (TSR-empty
interrupt).
267
Figure 13-6 shows an example of SCI transmit operation in asynchronous mode.
1
Start
bit
0
Parity Stop Start
bit
bit bit
Data
D0
D1
D7
0/1
1
0
Parity Stop
bit
bit
Data
D0
D1
D7
0/1
1
1
Idle state
(mark)
TDRE
TEND
TXI
TXI interrupt handler
request writes data in TDR and
clears TDRE to 0
TXI
request
TEI request
1 frame
Figure 13-6 Example of SCI Transmit Operation (8-Bit Data with Parity and One Stop Bit)
268
Receiving Serial Data: Follow the procedure in figure 13-7 for receiving serial data.
1
Initialize
1.
SCI initialization: the receive data function of the RxD
pin is selected automatically.
Start receiving
2.
To continue receiving serial data: read RDR and
clear RDRF to 0 before the stop bit of the current
frame is received.
Read ORER, PER, and
FER in SSR
3.
SCI status check and receive data read: read the
serial status register (SSR), check that RDRF is set
to 1, then read receive data from the receive data
register (RDR) and clear RDRF to 0. Transition of
the RDRF bit from 0 to 1 can be reported by an RXI
interrupt.
4.
Receive error handling and break detection: if a
receive error occurs, read the ORER, PER, and
FER bits in SSR to identify the error. After executing
the necessary error handling, clear ORER, PER, and
FER all to 0. Transmitting and receiving cannot
resume if ORER, PER, or FER remains set to 1.
When a framing error occurs, the RxD pin can be
read to detect the break state.
PER ∨ RER∨
ORER = 1?
Yes
No
2
4
Read RDRF bit in SSR
Error handling
No
RDRF = 1?
Yes
3
Read receive data from RDR,
and clear RDRF bit to 0
in SSR
Finished
receiving?
No
Yes
Clear RE to 0 in SCR
End
Start error handling
FER = 1?
No
Discriminate and
process error, and
clear flags
Yes
Break?
Yes
No
Clear RE to 0
in SCR
End
Return
Figure 13-7 Sample Flowchart for Receiving Serial Data
269
In receiving, the SCI operates as follows.
1.
The SCI monitors the receive data line and synchronizes internally when it detects a start bit.
2.
Receive data is shifted into RSR in order from LSB to MSB.
3.
The parity bit and stop bit are received.
After receiving these bits, the SCI makes the following checks:
a.
b.
c.
Parity check: The number of 1s in the receive data must match the even or odd parity
setting of the O/E bit in SMR.
Stop bit check: The stop bit value must be 1. If there are two stop bits, only the first stop
bit is checked.
Status check: RDRF must be 0 so that receive data can be loaded from RSR into RDR.
If these checks all pass, the SCI sets RDRF to 1 and stores the received data in RDR. If one of
the checks fails (receive error), the SCI operates as indicated in table 13-8.
Note: When a receive error flag is set, further receiving is disabled. The RDRF bit is not set
to 1. Be sure to clear the error flags.
4.
270
After setting RDRF to 1, if the RIE bit (receive-end interrupt enable) is set to 1 in SCR, the
SCI requests an RXI (receive-end) interrupt. If one of the error flags (ORER, PER, or FER) is
set to 1 and the RIE bit in SCR is also set to 1, the SCI requests an ERI (receive-error)
interrupt.
Figure 13-8 shows an example of SCI receive operation in asynchronous mode.
Table 13-8 Receive Error Conditions and SCI Operation
Receive error
Abbreviation
Condition
Data Transfer
Overrun error
ORER
Receiving of next data ends
while RDRF is still set to 1 in
SSR
Receive data not loaded from
RSR into RDR
Framing error
FER
Stop bit is 0
Receive data loaded from
RSR into RDR
Parity error
PER
Parity of receive data differs
from even/odd parity setting
in SMR
Receive data loaded from
RSR into RDR
1
Start
bit
0
Parity Stop Start
bit
bit bit
Data
D0
D1
D7
0/1
1
0
Parity Stop
bit
bit
Data
D0
D1
D7
0/1
0
1
Idle state
(mark)
RDRF
FER
RXI
request
1 frame
RXI interrupt handler
reads data in RDR and
clears RDRF to 0
Framing error,
ERI request
Figure 13-8 Example of SCI Receive Operation (8-Bit Data with Parity and One Stop Bit)
271
(4) Multiprocessor Communication
The multiprocessor communication function enables several processors to share a single serial
communication line. The processors communicate in asynchronous mode using a format with an
additional multiprocessor bit (multiprocessor format).
In multiprocessor communication, each receiving processor is addressed by an ID.
A serial communication cycle consists of two cycles: an ID-sending cycle that identifies the
receiving processor, and a data-sending cycle. The multiprocessor bit distinguishes ID-sending
cycles from data-sending cycles.
The transmitting processor starts by sending the ID of the receiving processor with which it wants
to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends
transmit data with the multiprocessor bit cleared to 0.
Receiving processors skip incoming data until they receive data with the multiprocessor bit set to
1.
After receiving data with the multiprocessor bit set to 1, the receiving processor with an ID
matching the received data continues to receive further incoming data. Multiple processors can
send and receive data in this way.
Four formats are available. Parity-bit settings are ignored when a multiprocessor format is
selected. For details see table 13-7.
272
Transmitting
processor
Serial communication line
Receiving
processor A
Receiving
processor B
Receiving
processor C
Receiving
processor D
(ID = 01)
(ID = 02)
(ID = 03)
(ID = 04)
Serial data
H'01
(MPB = 1)
ID-sending cycle:
receiving processor address
H'AA
(MPB = 0)
Data-sending cycle:
data sent to receiving
processor specified by ID
MPB: multiprocessor bit
Figure 13-9 Example of Communication among Processors using Multiprocessor Format
(Sending Data H'AA to Receiving Processor A)
273
Transmitting Multiprocessor Serial Data: See figures 13-5 and 13-6.
Receiving Multiprocessor Serial Data: Follow the procedure in figure 13-10 for receiving
multiprocessor serial data.
1
2
Initialize
1.
SCI initialization: the receive data function of the RxD pin is
selected automatically.
Start receiving
2.
ID receive cycle: Set the MPIE bit in the serial control register
(SCR) to 1.
Set MPIE bit to 1 in SCR
3.
SCI status check and ID check: read the serial status register
(SSR), check that RDRF is set to 1, then read receive data
from the receive data register (RDR) and compare with the
processor’s own ID. Transition of the RDRF bit from 0 to
1 can be reported by an RXI interrupt. If the ID does not match
the receive data, set MPIE to 1 again and clear RDRF to 0.
If the ID matches the receive data, clear RDRF to 0.
4.
SCI status check and data receiving: read SSR, check that
RDRF is set to 1, then read data from the receive data register
(RDR) and write 0 in the RDRF bit. Transition of the RDRF bit
from 0 to 1 can be reported by an RXI interrupt.
5.
Receive error handling and break detection: if a receive error
occurs, read the ORER and FER bits in SSR to identify the error.
After executing the necessary error handling, clear both ORER
and FER to 0. Receiving cannot resume while ORER or FER
remains set to 1. When a framing error occurs, the RxD pin
can be read to detect the break state.
Read ORER and FER
bits in SSR
FER ∨
ORER = 1?
Yes
No
3
Read RDRF bit in SSR
No
RDRF = 1?
Yes
Read receive data from RDR
Own ID?
No
Yes
Read ORER and FER
bits in SSR
FER +
ORER = 1?
Yes
5
Error handling
No
4
Read RDRF bit in SSR
RDRF = 1?
No
Start error handling
Yes
Read receive data from RDR
FER = 1?
Finished
receiving?
No
No
Clear RE to 0 in SCR
Discriminate and
process error, and
clear flags
End
Return
Yes
Yes
Break?
Yes
No
Clear RE bit to
0 in SCR
End
Figure 13-10 Sample Flowchart for Receiving Multiprocessor Serial Data
274
Figure 13-11 shows an example of an SCI receive operation using a multiprocessor format (8-bit
data with multiprocessor bit and one stop bit).
1
Start
bit
0
Stop Start
MPB bit bit
Data (ID1)
D0
D1
D7
1
1
0
Data (Data1)
D0
D1
D7
Stop
MPB bit
0
1
1
Idle state
(mark)
MPIE
RDRF
RDR value
ID1
RXI request,
MPIE = 0
RXI handler reads
RDR data and clears
RDRF to 0
Not own ID, so
MPIE is set to
1 again
No RXI request,
RDR not updated
(Multiprocessor interrupt)
(a) Own ID does not match data
1
Start
bit
0
Stop Start
MPB bit bit
Data (ID2)
D0
D1
D7
1
1
0
Data (Data2)
D0
D1
D7
Stop
MPB bit
0
1
1
Idle state
(mark)
MPIE
RDRF
RDR value
ID1
ID2
RXI request,
MPIE = 0
RXI handler reads
Own ID, so receiving
RDR data and clears continues, with data
RDRF to 0
received at each RXI
Data 2
MPIE set to
1 again
(Multiprocessor interrupt)
(b) Own ID matches data
Figure 13-11 Example of SCI Receive Operation
(8-Bit Data with Multiprocessor Bit and One Stop Bit)
275
13.3.3
Synchronous Mode
(1) Overview: In synchronous mode, the SCI transmits and receives data in synchronization with
clock pulses. This mode is suitable for high-speed serial communication.
The SCI transmitter and receiver share the same clock but are otherwise independent, so full
duplex communication is possible. The transmitter and receiver are also double buffered, so
continuous transmitting or receiving is possible by reading or writing data while transmitting or
receiving is in progress.
Figure 13-12 shows the general format in synchronous serial communication.
One unit (character or frame) of serial data
*
*
Serial clock
LSB
Serial data
Bit 0
MSB
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Don’t care
Don’t care
Note: * High except in continuous transmitting or receiving
Figure 13-12 Data Format in Synchronous Communication
In synchronous serial communication, each data bit is sent on the communication line from one
falling edge of the serial clock to the next. Data is received in synchronization with the rising edge
of the serial clock.
In each character, the serial data bits are transmitted in order from LSB (first) to MSB (last). After
output of the MSB, the communication line remains in the state of the MSB.
Communication Format: The data length is fixed at eight bits. No parity bit or multiprocessor bit
can be added.
Clock: An internal clock generated by the on-chip baud rate generator or an external clock input
from the SCK pin can be selected by clearing or setting the CKE1 bit in the serial control register
(SCR). See table 13-6.
When the SCI operates on an internal clock, it outputs the clock signal at the SCK pin. Eight clock
pulses are output per transmitted or received character. When the SCI is not transmitting or
receiving, the clock signal remains at the high level.
276
(2) Transmitting and Receiving Data
SCI Initialization: The SCI must be initialized in the same way as in asynchronous mode. See
figure 13-4. When switching from asynchronous mode to synchronous mode, check that the
ORER, FER, and PER bits are cleared to 0. Transmitting and receiving cannot begin if ORER,
FER, or PER is set to 1.
Transmitting Serial Data: Follow the procedure in figure 13-13 for transmitting serial data.
1
Initialize
Start transmitting
2
Read TDRE bit in SSR
No
TDRE = 1?
Yes
Write transmit data in
TDR and clear TDRE bit to
0 in SSR
1.
SCI initialization: the transmit data output function
of the TxD pin is selected automatically.
2.
SCI status check and transmit data write: read
the serial status register (SSR), check that the
TDRE bit is 1, then write transmit data in the
transmit data register (TDR) and clear TDRE to 0.
Transition of the TDRE bit from 0 to 1 can be
reported by a TXI interrupt.
3. (a) To continue transmitting serial data: read the
TDRE bit to check whether it is safe to write; if
TDRE = 1, write data in TDR, then clear TDRE
to 0.
(b) To end serial transmission: end of transmission
can be confirmed by checking transition of the
TEND bit from 0 to 1. This can be reported by
a TEI interrupt.
Serial transmission
3
End of
transmission?
No
Yes
Read TEND bit in SSR
TEND = 1?
No
Yes
Clear TE bit to 0 in SCR
End
Figure 13-13 Sample Flowchart for Serial Transmitting
277
In transmitting serial data, the SCI operates as follows.
1.
The SCI monitors the TDRE bit in SSR. When TDRE is cleared to 0 the SCI recognizes that
the transmit data register (TDR) contains new data, and loads this data from TDR into the
transmit shift register (TSR).
2.
After loading the data from TDR into TSR, the SCI sets the TDRE bit to 1 and starts
transmitting. If the TIE bit (TDR-empty interrupt enable) in SCR is set to 1, the SCI requests
a TXI interrupt (TDR-empty interrupt) at this time.
If clock output is selected the SCI outputs eight serial clock pulses, triggered by the clearing
of the TDRE bit to 0. If an external clock source is selected, the SCI outputs data in
synchronization with the input clock.
Data is output from the TxD pin in order from LSB (bit 0) to MSB (bit 7).
3.
The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the SCI loads
data from TDR into TSR, then begins serial transmission of the next frame. If TDRE is 1, the
SCI sets the TEND bit in SSR to 1, transmits the MSB, then holds the output in the MSB
state. If the TEIE bit (transmit-end interrupt enable) in SCR is set to 1, a TEI interrupt (TSRempty interrupt) is requested at this time.
4.
After the end of serial transmission, the SCK pin is held at the high level.
278
Figure 13-14 shows an example of SCI transmit operation.
Serial clock
Serial data
Bit 0
Bit 1
Bit 7
Bit 0
Bit 1
Bit 6
Bit 7
TDRE
TEND
TXI interrupt
TXI
TXI
request handler writes request
data in TDR and
clears TDRE to 0
TEI
request
1 frame
Figure 13-14 Example of SCI Transmit Operation
279
Receiving Serial Data: Follow the procedure in figure 13-15 for receiving serial data. When
switching from asynchronous mode to synchronous mode, be sure to check that PER and FER are
cleared to 0. If PER or FER is set to 1 the RDRF bit will not be set and both transmitting and
receiving will be disabled.
1
Initialize
1.
SCI initialization: the receive data function of the
RxD pin is selected automatically.
Start receiving
2.
SCI status check and receive data read: read
the serial status register (SSR), check that
RDRF is set to 1, then read receive data from
the receive data register (RDR) and clear RDRF
to 0. Transition of the RDRF bit from 0 to 1
can be reported by an RXI interrupt.
3.
To continue receiving serial data: read RDR and
clear RDRF to 0 before the MSB (bit 7) of the
current frame is received.
4.
Receive error handling: if a receive error occurs,
read the ORER bit in SSR then, after executing
the necessary error handling, clear ORER to 0.
Neither transmitting nor receiving can resume
while ORER remains set to 1. When clock
output mode is selected, receiving can be halted
temporarily by receiving one dummy byte and
causing an overrun error. When preparations
to receive the next data are completed, clear
the ORER bit to 0. This causes receiving to
resume, so return to the step marked 2 in the
flowchart.
Read ORER in SSR
ORER = 1?
Yes
4
No
2
Error handling
Read RDRF bit in SSR
No
RDRF = 1?
Yes
3
Read receive data
from RDR, and clear
RDRF bit to 0 in SSR
Finished
receiving?
No
Yes
Clear RE to 0 in SCR
End
Start error handling
Overrun error handling
Clear ORER to 0 in SSR
Return
Figure 13-15 Sample Flowchart for Serial Receiving
280
In receiving, the SCI operates as follows.
1.
If an external clock is selected, data is input in synchronization with the input clock. If clock
output is selected, as soon as the RE bit is set to 1 the SCI begins outputting the serial clock
and inputting data. If clock output is stopped because the ORER bit is set to 1, output of the
serial clock and input of data resume as soon as the ORER bit is cleared to 0.
2.
Receive data is shifted into RSR in order from LSB to MSB.
After receiving the data, the SCI checks that RDRF is 0 so that receive data can be loaded
from RSR into RDR. If this check passes, the SCI sets RDRF to 1 and stores the received data
in RDR. If the check does not pass (receive error), the SCI operates as indicated in
table 13-8.
Note: Both transmitting and receiving are disabled while a receive error flag is set. The
RDRF bit is not set to 1. Be sure to clear the error flag.
3.
After setting RDRF to 1, if the RIE bit (receive-end interrupt enable) is set to 1 in SCR, the
SCI requests an RXI (receive-end) interrupt. If the ORER bit is set to 1 and the RIE bit in
SCR is set to 1, the SCI requests an ERI (receive-error) interrupt.
When clock output mode is selected, clock output stops when the RE bit is cleared to 0 or the
ORER bit is set to 1. To prevent clock count errors, it is safest to receive one dummy byte and
generate an overrun error.
281
Figure 13-16 shows an example of SCI receive operation.
Serial clock
Serial data
Bit 0
Bit 1
Bit 7
Bit 0
Bit 1
Bit 6
Bit 7
RDRF
ORER
RXI
request
RXI interrupt
handler reads
data in RDR and
clears RDRF to 0
RXI
request
1 frame
Figure 13-16 Example of SCI Receive Operation
282
Overrun error,
ERI request
Transmitting and Receiving Serial Data Simultaneously: Follow the procedure in figure
13-17 for transmitting and receiving serial data simultaneously. If clock output mode is selected,
output of the serial clock begins simultaneously with serial transmission.
1
Initialize
1.
SCI initialization: the transmit data output function of
the TxD pin and receive data input function of the
RxD pin are selected, enabling simultaneous
transmitting and receiving.
2.
SCI status check and transmit data write: read the
serial status register (SSR), check that the TDRE bit
is 1, then write transmit data in the transmit data
register (TDR) and clear TDRE to 0. Transition of the
TDRE bit from 0 to 1 can be reported by a TXI interrupt.
3.
SCI status check and receive data read: read the
serial status register (SSR), check that the RDRF
bit is 1, then read receive data from the receive data
register (RDR) and clear RDRF to 0. Transition of
the RDRF bit from 0 to 1 can be reported by an RXI
interrupt.
4.
To continue transmitting and receiving serial data:
read RDR and clear RDRF to 0 before the MSB
(bit 7) of the current frame is received. Also read the
TDRE bit and check that it is set to 1, indicating that
it is safe to write; then write data in TDR and clear
TDRE to 0 before the MSB (bit 7) of the current frame
is transmitted.
5.
Receive error handling: if a receive error occurs, read
the ORER bit in SSR then, after executing the
necessary error handling, clear ORER to 0. Neither
transmitting nor receiving can resume while ORER
remains set to 1.
Start
2
Read TDRE bit in SSR
No
TDRE = 1?
Yes
3
Write transmit data
in TDR and clear TDRE
bit to 0 in SSR
Read ORER bit in SSR
ORER = 1?
Yes
5
No
Error handling
Read RDRF bit in SSR
No
RDRF = 1?
Yes
4
Read receive data
from RDR and clear
RDRF bit to 0 in SSR
End of
transmitting and receiving?
No
Yes
Clear TE and RE bits
to 0 in SCR
End
Figure 13-17 Sample Flowchart for Serial Transmitting and Receiving
Note: In switching from transmitting or receiving to simultaneous transmitting and receiving,
clear both TE and RE to 0, then set both TE and RE to 1.
283
13.4
Interrupts
The SCI can request four types of interrupts: ERI, RXI, TXI, and TEI. Table 13-9 indicates the
source and priority of these interrupts. The interrupt sources can be enabled or disabled by the
TIE, RIE, and TEIE bits in the SCR. Independent signals are sent to the interrupt controller for
each interrupt source, except that the receive-error interrupt (ERI) is the logical OR of three
sources: overrun error, framing error, and parity error.
The TXI interrupt indicates that the next transmit data can be written. The TEI interrupt indicates
that the SCI has stopped transmitting data.
Table 13-9 SCI Interrupt Sources
Interrupt
Description
Priority
ERI
Receive-error interrupt (ORER, FER, or PER)
High
RXI
Receive-end interrupt (RDRF)
TXI
TDR-empty interrupt (TDRE)
TEI
TSR-empty interrupt (TEND)
13.5
Low
Application Notes
Application programmers should note the following features of the SCI.
(1) TDR Write: The TDRE bit in SSR is simply a flag that indicates that the TDR contents have
been transferred to TSR. The TDR contents can be rewritten regardless of the TDRE value. If a
new byte is written in TDR while the TDRE bit is 0, before the old TDR contents have been
moved into TSR, the old byte will be lost. Software should check that the TDRE bit is set to 1
before writing to TDR.
(2) Multiple Receive Errors: Table 13-10 lists the values of flag bits in SSR when multiple
receive errors occur, and indicates whether the RSR contents are transferred to RDR.
284
Table 13-10 SSR Bit States and Data Transfer when Multiple Receive Errors Occur
SSR Bits
Receive error
RDRF
ORER
FER
PER
RSR →
RDR*2
Overrun error
1*1
1
0
0
No
Framing error
0
0
1
0
Yes
Parity error
0
0
0
1
Yes
Overrun and framing errors
1*1
1
1
0
No
Overrun and parity errors
1*1
1
0
1
No
Framing and parity errors
0
0
1
1
Yes
1
1
1
No
Overrun, framing, and parity errors1*1
Notes: 1.
2.
Set to 1 before the overrun error occurs.
Yes: The RSR contents are transferred to RDR.
No: The RSR contents are not transferred to RDR.
(3) Line Break Detection: When the RxD pin receives a continuous stream of 0’s in
asynchronous mode (line-break state), a framing error occurs because the SCI detects a 0 stop bit.
The value H'00 is transferred from RSR to RDR. Software can detect the line-break state as a
framing error accompanied by H'00 data in RDR.
The SCI continues to receive data, so if the FER bit is cleared to 0 another framing error will
occur.
(4) Sampling Timing and Receive Margin in Asynchronous Mode: The serial clock used by
the SCI in asynchronous mode runs at 16 times the bit rate. The falling edge of the start bit is
detected by sampling the RxD input on the falling edge of this clock. After the start bit is detected,
each bit of receive data in the frame (including the start bit, parity bit, and stop bit or bits) is
sampled on the rising edge of the serial clock pulse at the center of the bit. See figure 13-18.
It follows that the receive margin can be calculated as in equation (1).
When the absolute frequency deviation of the clock signal is 0 and the clock duty cycle is 0.5, data
can theoretically be received with distortion up to the margin given by equation (2). This is a
theoretical limit, however. In practice, system designers should allow a margin of 20% to 30%.
285
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 1516 1 2 3 4 5 6 7 8 9 10 11 12 1314 15 16 1 2 3 4 5
Basic
clock
–7.5 pulses
Receive
data
Start bit
+7.5 pulses
D0
D1
Sync
sampling
Data
sampling
Figure 13-18 Sampling Timing (Asynchronous Mode)
M = {(0.5 – 1/2N) – (D – 0.5)/N – (L – 0.5)F} × 100 [%]
(1)
M: Receive margin
N: Ratio of basic clock to bit rate (N=16)
D: Duty factor of clock—ratio of high pulse width to low width (0.5 to 1.0)
L: Frame length (9 to 12)
F: Absolute clock frequency deviation
When D = 0.5 and F = 0
M = (0.5 –1/2 × 16) × 100 [%] = 46.875%
286
(2)
Section 14 I2C Bus Interface [Option]
[One channel incorporated in the H8/3202, and two channels in all other models]
Note that the H8/3202 does not have a channel 1 (IIC1).
An I2C bus interface is available as an option. Observe the following notes when using this option.
1.
Please inform your Hitachi sales representative if you intend to use this option.
2.
For mask-ROM versions, a W is added to the part number in products in which this optional
function is used.
Examples: HD6433217WF16, HD6433212WP12
3.
The product number is identical for ZTAT version. However, be sure to inform your Hitachi
sales representative if you will be using this option.
14.1
Overview
The I2C bus interface conforms to and provides a subset of the Philips I2C bus (inter-IC bus)
interface functions. The register configuration that controls the I2C bus differs partly from the
Philips configuration, however.
Each I2C bus interface channel uses only one data line (SDA) and one clock line (SCL) to transfer
data, saving board and connector space. Figure 14-1 shows typical I 2C bus interface connections.
14.1.1
Features
• Conforms to Philips I2C bus interface
• Start and stop conditions generated automatically
• Selectable acknowledge output level when receiving
• Auto-loading of acknowledge bit when transmitting
• Selection of eight internal clocks (in master mode)
• Selection of acknowledgement mode, or serial mode without acknowledge bit
• Wait function: A wait can be inserted in acknowledgement mode by holding the SCL pin low
after a data transfer, before acknowledgement of the transfer.
287
• Three interrupt sources
— Data transfer end
— In slave receive mode: slave address matched, or general call address received
— In master transmit mode: bus arbitration lost
• Direct bus drive (with pins SCL and SDA)
• Four pins—P7 0/SCL0, P71/SDA0, P7 2/SCL1, and P73/SDA1—function as NMOS-only outputs
when the bus drive function is selected.
VCC
VCC
SCL
SCL
SDA
SDA
SCL in
SDA out
(Master)
SCL in
SCL in
SCL out
SCL out
SDA in
SDA in
SDA out
SDA out
(Slave 1)
SCL
SDA
SDA in
SCL
SDA
SCL out
(Slave 2)
Figure 14-1 I 2C Bus Interface Connections (Example: H8/3217 Series Chip as Master)
288
14.1.2
Block Diagram
Figure 14-2 shows a block diagram of the I2C bus interface.
øP
PS
ICCR
Noise
canceler
Clock
control
ICMR
Bus state
decision
circuit
ICSR
Arbitration
decision
circuit
SDA
Noise
canceler
Output data
control
circuit
Internal data bus
SCL
ICDR
Address
comparator
Legend
ICCR: I2C bus control register
ICMR: I2C bus mode register
ICSR: I2C bus status register
ICDR: I2C bus data register
SAR: Slave address register
Prescaler
PS:
SAR
Interrupt
generator
Interrupt
request
Figure 14-2 Block Diagram of I 2C Bus Interface
289
14.1.3
Input/Output Pins
Table 14-1 summarizes the input/output pins used by the I2C bus interface.
Table 14-1 I2C Bus Interface Pins
Channel
Name
Abbreviation
I/O
Function
0
Serial clock
SCL 0
Input/output
IIC0 Serial clock input/output
Serial data
SDA 0
Input/output
IIC0 Serial data input/output
Serial clock
SCL 1
Input/output
IIC1 Serial clock input/output
Serial data
SDA 1
Input/output
IIC1 Serial data input/output
1
Note: In this manual, the channel subscript has been deleted, and only SCL and SDA are used.
14.1.4
Register Configuration
Table 14-2 summarizes the registers of the I2C bus interface.
Table 14-2 Register Configuration
Channel
Name
Abbreviation
R/W
Initial Value
Address
0
I 2C bus control register
ICCR
R/W
H'00
H'FFA0
I 2C
1
—
ICSR
R/W
H'30
H'FFA1
I 2C bus data register
bus status register
ICDR
R/W
—
H'FFA2
I 2C bus mode register
ICMR
R/W
H'38
H'FFA3*
Slave address register
SAR
R/W
H'00
H'FFA3*
I 2C bus control register
ICCR
R/W
H'00
H'FFA4
I 2C bus status register
ICSR
R/W
H'30
H'FFA5
I 2C
bus data register
ICDR
R/W
—
H'FFA6
I 2C
bus mode register
ICMR
R/W
H'38
H'FFA7*
Slave address register
SAR
R/W
H'00
H'FFA7*
Serial/timer control
register
STCR
R/W
H'00
H'FFC3
Note: * The register that can be written or read depends on the ICE bit in the I 2C bus control
register. The slave address register can be accessed when ICE = 0. The I2C bus mode
register can be accessed when ICE = 1.
290
14.2
Register Descriptions
14.2.1
I2C Bus Data Register (ICDR)
Bit
7
6
5
4
3
2
1
0
ICDR7
ICDR6
ICDR5
ICDR4
ICDR3
ICDR2
ICDR1
ICDR0
Initial value
—
—
—
—
—
—
—
—
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ICDR is an 8-bit readable/writable register that is used as a transmit data register when
transmitting and a receive data register when receiving. Transmitting is started by writing data in
ICDR. Receiving is started by reading data from ICDR.
ICDR is also used as a shift register, so it must not be written or read until data has been
completely transmitted or received. Read or write access while data is being transmitted or
received may result in incorrect data.
The value in ICDR following a reset is undetermined.
14.2.2
Slave Address Register (SAR)
Bit
7
6
5
4
3
2
1
0
SVA6
SVA5
SVA4
SVA3
SVA2
SVA1
SVA0
FS
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
SAR is an 8-bit readable/writable register that stores the slave address and selects the
communication format. When the chip is in slave mode (and the addressing format is selected), if
the upper 7 bits of SAR match the upper 7 bits of the first byte received after a start condition, the
chip operates as the slave device specified by the master device. SAR is assigned to the same
address as ICMR. SAR can be written and read only when the ICE bit is cleared to 0 in ICCR.
SAR is initialized to H'00 by a reset.
Bits 7 to 1—Slave Address (SVA6 to SVA0): Set a unique address in bits SVA6 to SVA0,
differing from the addresses of other slave devices connected to the I2C bus.
291
Bit 0—Format Select (FS): Selects whether to use the addressing format or non-addressing
format in slave mode. The addressing format is used to recognize slave addresses.
Bit 0
FS
Description
0
Addressing format, slave addresses recognized
1
Non-addressing format
14.2.3
(Initial value)
I2C Bus Mode Register (ICMR)
Bit
7
6
5
4
3
2
1
0
MLS
WAIT
—
—
—
BC2
BC1
BC0
Initial value
0
0
1
1
1
0
0
0
Read/Write
R/W
R/W
—
—
—
R/W
R/W
R/W
ICMR is an 8-bit readable/writable register that selects whether the MSB or LSB is transferred
first, performs wait control, and selects the transfer bit count. ICMR is assigned to the same
address as SAR. ICMR can be written and read only when the ICE bit is set to 1 in ICCR.
ICMR is initialized to H'38 by a reset.
Bit 7—MSB-First/LSB-First Select (MLS): Selects whether data is transferred MSB-first or
LSB-first.
Bit 7
MLS
Description
0
MSB-first
1
LSB-first
(Initial value)
Bit 6—Wait Insertion Bit (WAIT): Selects whether to insert a wait between the transfer of data
and the acknowledge bit, in acknowledgement mode. When WAIT is set to 1, after the fall of the
clock for the final data bit, a wait state begins (with SCL staying at the low level). When bit IRIC
is cleared in ICSR, the wait ends and the acknowledge bit is transferred. If WAIT is cleared to 0,
data and acknowledge bits are transferred consecutively with no wait inserted.
Bit 6
WAIT
Description
0
Data and acknowledge transferred consecutively
1
Wait inserted between data and acknowledge
292
(Initial value)
Bits 5 to 3—Reserved: These bits cannot be modified and are always read as 1.
Bits 2 to 0—Bit Counter (BC2 to BC0): BC2 to BC0 specify the number of bits to be transferred
next. When the ACK bit is cleared to 0 in ICCR (acknowledgement mode), the data is transferred
with one additional acknowledge bit. BC2 to BC0 settings should be made during an interval
between transfer frames. If BC2 to BC0 are set to a value other than 000, the setting should be
made while the SCL line is low.
The bit counter is initialized to 000 by a reset and when a start condition is detected. The value
returns to 000 at the end of a data transfer, including the acknowledge.
Bits/Frame
Bit 2
BC2
Bit 1
BC1
Bit 0
BC0
Serial Mode
Acknowledgement Mode
0
0
0
8
9
1
1
2
0
2
3
1
3
4
0
4
5
1
5
6
0
6
7
1
7
8
1
1
0
1
(Initial value)
293
14.2.4
I2C Bus Control Register (ICCR)
Bit
7
6
5
4
3
2
1
0
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ICCR is an 8-bit readable/writable register that enables or disables the I2C bus interface, enables
or disables interrupts, and selects master or slave mode, transmit or receive, acknowledgement or
serial mode, and the clock frequency.
ICCR is initialized to H'00 by a reset.
Bit 7—I2C Bus Interface Enable (ICE): Selects whether or not to use the I2C bus interface.
When ICE is set to 1, the SCL and SDA signals are assigned to input/output pins and transfer
operations are enabled. When ICE is cleared to 0, SCL and SDA are placed in the high-impedance
state and the interface module is disabled.
The SAR register can be accessed when ICE is 0. The ICMR register can be accessed when ICE is
1.
Bit 7
ICE
Description
0
Interface module disabled, with SCL and SDA signal pins set to
port function
1
Interface module enabled for transfer operations (pins SCL and SCA
are driving the bus)
(Initial value)
Bit 6—I2C Bus Interface Interrupt Enable (IEIC): Enables or disables interrupts from the I2C
bus interface to the CPU.
Bit 6
IEIC
Description
0
Interrupts disabled
1
Interrupts enabled
294
(Initial value)
Bit 5—Master/Slave Select (MST)
Bit 4—Transmit/Receive Select (TRS)
MST selects whether the I2C bus interface operates in master mode or slave mode.
TRS selects whether the I2C bus interface operates in transmit mode or receive mode.
In master mode, when arbitration is lost, MST and TRS are both reset by hardware, causing a
transition to slave receive mode. In slave receive mode with the addressing format (FS = 0),
hardware automatically selects transmit or receive mode according to the R/W bit in the first byte
after a start condition.
MST and TRS select the operating mode as follows.
Bit 5
MST
Bit 4
TRS
Operating Mode
0
0
Slave receive mode
1
Slave transmit mode
0
Master receive mode
1
Master transmit mode
1
(Initial value)
Bit 3—Acknowledgement Mode Select (ACK): Selects acknowledgement mode or serial mode.
In acknowledgement mode (ACK = 0), data is transferred in frames consisting of the number of
data bits selected by BC2 to BC0 in ICMR, plus an extra acknowledge bit. In serial mode (ACK =
1), the number of data bits selected by BC2 to BC0 in ICMR is transferred as one frame.
Bit 3
ACK
Description
0
Acknowledgement mode
1
Serial mode
(Initial value)
295
Bits 2 to 0—Serial Clock Select (CKS2 to CKS0): These bits, together with the IICX0 or IICX1
bit in the STCR register, select the serial clock frequency in master mode. They should be set
according to the required transfer rate.
Transfer Rate*
(STCR) Bit 2 Bit 1 Bit 0
IICX
CKS2 CKS1 CKS0
Clock
øP =
4 MHz
øP =
5 MHz
øP =
8 MHz
øP =
10 MHz
øP =
16 MHz
0
1
0
0
0
øP/28
143 kHz
179 kHz
286 kHz
357 kHz
571 kHz
0
0
1
øP/40
100 kHz
125 kHz
200 kHz
250 kHz
400 kHz
0
1
0
øP/48
83.3 kHz
104 kHz
167 kHz
208 kHz
333 kHz
0
1
1
øP/64
62.5 kHz
78.1 kHz
125 kHz
156 kHz
250 kHz
1
0
0
øP/80
50.0 kHz
62.5 kHz
100 kHz
125 kHz
200 kHz
1
0
1
øP/100 40.0 kHz
50.0 kHz
80.0 kHz
100 kHz
160 kHz
1
1
0
øP/112 35.7 kHz
44.6 kHz
71.4 kHz
89.3 kHz
143 kHz
1
1
1
øP/128 31.3 kHz
39.1 kHz
62.5 kHz
78.1 kHz
125 kHz
0
0
0
øP/56
71.4 kHz
89.3 kHz
143 kHz
179 kHz
286 kHz
0
0
1
øP/80
50.0kHz
62.5 kHz
100 kHz
125 kHz
200 kHz
0
1
0
øP/96
41.7 kHz
52.1 kHz
83.3 kHz
104 kHz
167 kHz
0
1
1
øP/128 31.3 kHz
39.1 kHz
62.5 kHz
78.1 kHz
125 kHz
1
0
0
øP/160 25.0 kHz
31.3 kHz
50.0 kHz
62.5 kHz
100 kHz
1
0
1
øP/200 20.0 kHz
25.0 kHz
40.0 kHz
50.0 kHz
80.0 kHz
1
1
0
øP/224 17.9 kHz
22.3 kHz
35.7 kHz
44.6 kHz
71.4 kHz
1
1
1
øP/256 15.6 kHz
19.5 kHz
31.3 kHz
39.1 kHz
62.5 kHz
Note: * øP = ø.
296
14.2.5
I2C Bus Status Register (ICSR)
Bit
7
6
5
4
3
2
1
0
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
Initial value
0
0
1
1
0
0
0
0
Read/Write
R/W
R/(W)*
W
—
R/(W)*
R/(W)*
R/(W)*
R/W
Note: * Software can write a 0 in these bits to clear the flags, but cannot write a 1.
ICSR is an 8-bit readable/writable register with flags that indicate the status of the I2C bus
interface. It is also used for issuing start and stop conditions, and recognizing and controlling
acknowledge data.
ICSR is initialized to H'30 by a reset.
Bit 7—Bus Busy (BBSY): This bit can be read to check whether the I2C bus (SCL and SDA) is
busy or free. In master mode this bit is also used in issuing start and stop conditions.
A high-to-low transition of SDA while SCL is high is recognized as a start condition, setting
BBSY to 1. A low-to-high transition of SDA while SCL is high is recognized as a stop condition,
clearing BBSY to 0.
To issue a start condition, use a MOV instruction to write 1 in BBSY and 0 in SCP. A retransmit
start condition is issued in the same way. To issue a stop condition, use a MOV instruction to
write 0 in BBSY and 0 in SCP. It is not possible to write to BBSY in slave mode.
Bit 7
BBSY
Description
0
Bus is free
This bit is cleared to 0 when a stop condition is detected.
1
Bus is busy
This bit is set to 1 when a start condition is detected.
(Initial value)
297
Bit 6—I2C Bus Interface Interrupt Request Flag (IRIC): Indicates that the I2C bus interface
has issued an interrupt request to the CPU. IRIC is set to 1 at the end of a data transfer, when a
slave address or general call address is detected in slave receive mode, and when bus arbitration is
lost in master transmit mode. IRIC is set at different timings depending on the ACK bit in ICCR
and the WAIT bit in ICMR. See the item on IRIC Set Timing and SCL Control in section 14.3.6.
IRIC is cleared by reading IRIC after it has been set to 1, then writing 0 in IRIC.
Bit 6
IRIC
Description
0
(Initial value)
Waiting for transfer, or transfer in progress
To clear this bit, the CPU must read IRIC when IRIC = 1, then write 0
in IRIC
1
Interrupt requested
This bit is set to 1 at the following times:
Master mode
• End of data transfer
• When bus arbitration is lost
Slave mode (when FS = 0)
• When the slave address is matched, and whenever a data transfer ends after that,
until a retransmit start condition or a stop condition is detected
• When a general call address is detected, and whenever a data transfer ends after
that, until a retransmit start condition or a stop condition is detected
Slave mode (when FS = 1)
• End of data transfer
Bit 5—Start Condition/Stop Condition Prohibit (SCP): Controls the issuing of start and stop
conditions in master mode. To issue a start condition, write 1 in BBSY and 0 in SCP. A start
condition for retransmit is issued in the same way. To issue a stop condition, write 0 in BBSY and
0 in SCP. This bit always reads 1. Written data is not stored.
Bit 5
SCP
Description
0
Writing 0 issues a start or stop condition, in combination with BBSY
1
Reading always results in 1
Writing is ignored
Bit 4—Reserved: This bit cannot be modified and is always read as 1.
298
(Initial value)
Bit 3—Arbitration Lost (AL): This flag indicates that arbitration was lost in master mode. The
I2C bus interface monitors the bus. When two or more master devices attempt to seize the bus at
nearly the same time, if the I2C bus interface detects data differing from the data it sent, it sets AL
to 1 to indicate that the bus has been taken by another master. At the same time, it sets the IRIC bit
in ICSR to generate an interrupt request.
AL is cleared by reading AL after it has been set to 1, then writing 0 in AL. In addition, AL is
reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive
mode.
Bit 3
AL
Description
0
(Initial value)
Bus arbitration won
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AL is read while AL = 1, then 0 is written in AL
1
Arbitration lost
This bit is set to 1 at the following times:
• If the internal SDA signal and bus line disagree at the rise of SCL in master transmit
mode
• If the internal SCL is high at the fall of SCL in master transmit mode
Bit 2—Slave Address Recognition Flag (AAS): When the addressing format is selected (FS = 0)
in slave receive mode, this flag is set to 1 if the first byte following a start condition matches bits
SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.
AAS is cleared by reading AAS after it has been set to 1, then writing 0 in AAS. In addition, AAS
is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive
mode.
Bit 2
AAS
Description
0
(Initial value)
Slave address or general call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AAS is read while AAS = 1, then 0 is written in AAS
1
Slave address or general call address recognized
This bit is set to 1 at the following times:
• When the slave address or general call address is detected in slave receive mode
299
Bit 1—General Call Address Recognition Flag (ADZ): When the addressing format is selected
(FS = 0) in slave receive mode, this flag is set to 1 if the first byte following a start condition is the
general call address (H'00).
ADZ is cleared by reading ADZ after it has been set to 1, then writing 0 in ADZ. In addition, ADZ
is reset automatically by write access to ICDR in transmit mode, or read access to ICDR in receive
mode.
Bit 1
ADZ
Description
0
(Initial value)
General call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When ADZ is read while ADZ = 1, then 0 is written in ADZ
1
General call address recognized
This bit is set to 1 when the general call address is detected in slave
receive mode
Bit 0—Acknowledge Bit (ACKB): Stores acknowledge data in acknowledgement mode. In
transmit mode, after the receiving device receives data, it returns acknowledge data, and this data
is loaded into ACKB. In receive mode, after data has been received, the acknowledge data set in
this bit is sent to the transmitting device.
When this bit is read, if TRS = 1, the value loaded from the bus line is read. If TRS = 0, the value
set by internal software is read.
Bit 0
ACKB
Description
0
Receive mode: 0 is output at acknowledge output timing
(Initial value)
Transmit mode: Indicates that the receiving device has acknowledged the data
1
Receive mode: 1 is output at acknowledge output timing
Transmit mode: Indicates that the receiving device has not acknowledged the data
300
14.2.6
Serial/Timer Control Register (STCR)
Bit
7
6
5
4
3
2
1
0
IICS
IICX1
IICX0
ICKS1
ICKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
SYNCE PWCKE PWCKS
STCR is an 8-bit readable/writable register that controls the I 2C interface operating mode and
selects the TCNT clock source in the PWM timer module and the 8-bit timers. STCR is initialized
to H'00 by a reset.
Bit 7—I2C Extra Buffer Select (IICS): This bit designates bits 3 and 2 of port 7 as the same kind
of output buffer as bits SCL and SDA. This bit is used when implementing the I2C interface by
software.
Bit 7
IICS
Description
0
P73 and P72 are normal I/O pins
1
P73 and P72 are I/O pins with bus driving capability
(Initial value)
Bit 6—I2C Transfer Select 1 (IICX1): This bit, together with bits CKS2 to CKS0 in IICR of
IIC1, selects the transfer rate in master mode. For details, see section 14.2.4, I2C Bus Control
Register.
Bit 5—I2C Transfer Select 0 (IICX0): This bit, together with bits CKS2 to CKS0 in IICR of
IIC0, selects the transfer rate in master mode. For details, see section 14.2.4, I2C Bus Control
Register.
Bit 4—Timer Connection Output Enable (SYNCE): This bit controls the outputs (VSYNCO,
HSYNCO, CLAMPO) when the timers are interconnected. For details, see section 11, Timer
Connection.
Bits 3 and 2—PWM Timer Control (PWCKE, PWCKS): These bits control the internal clock
to be input to the timer counter (TCNT) in the PWM timer module. For details, see section 8,
PWM Timers.
Bits 1 and 0—Internal Clock Source Select 1 and 0 (ICKS1, ICSK0): These bits select the
clock input to the timer counters (TCNT) in the 8-bit timers. For details, see section 10, 8-Bit
Timers.
301
14.3
Operation
14.3.1
I2C Bus Data Format
The I2C bus interface has three data formats: two addressing formats, shown as (a) and (b) in
figure 14-3, and a non-addressing format, shown as (c) in figure 14-4. The first byte following a
start condition always consists of 8 bits. Figure 14-5 shows the I2C bus timing.
(a) Addressing format (FS = 0)
S
1
SLA
R/W
7
1
A
1
DATA
n
A
A/A
P
1
1
1
n: bit count
(n = 1 to 8)
m: frame count
(m ≥ 1)
m
1
(b) Addressing format (retransmit start condition, FS = 0)
S
1
SLA
7
1
R/W
A
1
1
DATA
n1
m1
A/A
S
1
1
SLA
7
R/W
A
1
1
DATA
n2
1
m2
n1 and n2: bit count (n1 and n2 = 1 to 8)
m1 and m2: frame count (m1 and m2 ≥ 1)
Figure 14-3 I 2C Bus Data Formats (Addressing Formats)
302
A/A
P
1
1
(c) Non-addressing format (FS = 1)
S
DATA
A
8
1
DATA
n
1
A
A/A
P
1
1
1
m: frame count
(m ≥ 1)
m
1
n: bit count
(n = 1 to 8)
Legend
S:
Start condition. The master device drives SDA from high to low while SCL is high.
SLA:
Slave address, by which the master device selects a slave device.
R/W:
Indicates the direction of data transfer: from the slave device to the master device when R/W
is 1, or from the master device to the slave device when R/W is 0.
A:
Acknowledge. The receiving device (the slave in master transmit mode, or the master in
master receive mode) drives SDA low to acknowledge a transfer. If transfers need not be
acknowledged, set the ACK bit to 1 in ICCR to keep the interface from generating the
acknowledge signal and its clock pulse.
DATA: Transferred data. The bit length is set by bits BC2 to BC0 in ICMR. The MSB-first or LSB-first
format is selected by bit MLS in ICMR.
P:
Stop condition. The master device drives SDA from low to high while SCL is high.
Figure 14-4 I 2C Bus Data Format (Non-Addressing Format)
SDA
SCL
S
1-7
8
9
SLA
R/W
A
1-7
DATA
8
9
A
1-7
DATA
8
9
A/A
P
Figure 14-5 I 2C Bus Timing
303
14.3.2
Master Transmit Operation
In master transmit mode, the master device outputs the transmit clock and transmit data, and the
slave device returns an acknowledge signal. The transmit procedure and operations in master
transmit mode are described below.
1.
Set bits MLS and WAIT in ICMR and bits ACK and CKS2 to CKS0 in ICCR according to
the operating mode. Set bit ICE in ICCR to 1.
2.
Read BBSY in ICSR, check that the bus is free, then set MST and TRS to 1 in ICCR to select
master transmit mode. After that, write 1 in BBSY and 0 in SCP. This generates a start
condition by causing a high-to-low transition of SDA while SCL is high.
3.
Write data in ICDR. The master device outputs the written data together with a sequence of
transmit clock pulses at the timing shown in figure 14-6. If FS is 0 in SAR, the first byte
following the start condition contains a 7-bit slave address and indicates the transmit/receive
direction. The selected slave device (the device with the matching slave address) drives SDA
low at the ninth transmit clock pulse to acknowledge the data.
4.
When one byte of data has been transmitted, IRIC is set to 1 in ICSR at the rise of the ninth
transmit clock pulse. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. After one frame
has been transferred, SCL is automatically brought to the low level in synchronization with
the internal clock and held low.
5.
Software clears IRIC to 0 in ICSR.
6.
To continue transmitting, write the next transmit data in ICDR. Transmission of the next byte
will begin in synchronization with the internal clock.
Steps 4 to 6 can be repeated to transmit data continuously. To end the transmission, write 0 in
BBSY and 0 in SCP in ICSR. This generates a stop condition by causing a low-to-high transition
of SDA while SCL is high.
304
SCL
SDA (master
output)
1
2
3
Bit 7 Bit 6 Bit 5
4
5
Bit 4 Bit 3
6
Bit 2 Bit 1
SDA (slave
output)
8
9
Bit 0
1
Bit 7
A
Interrupt
request
IRIC
User
processing
7
2. Write BBSY = 1
and SCP = 0
3. Write to ICDR
5. Clear IRIC
6. Write to ICDR
Figure 14-6 Timing in Master Transmit Mode
(MLS = WAIT = ACK = 0)
305
14.3.3
Master Receive Operation
In master receive mode, the master device outputs the receive clock, receives data, and returns an
acknowledge signal. The slave device transmits the data. The receive procedure and operations in
master receive mode are described below. See also figure 14-7.
1.
Clear TRS to 0 in ICCR to switch from transmit mode to receive mode.
2.
Read ICDR to start receiving. When ICDR is read, a receive clock is output in
synchronization with the internal clock, and data is received. At the ninth clock pulse the
master device drives SDA low to acknowledge the data.
3.
When one byte of data has been received, IRIC is set to 1 in ICSR at the rise of the ninth
receive clock pulse. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. After one frame
has been transferred, SCL is automatically brought to the low level in synchronization with
the internal clock and held low.
4.
Software clears IRIC to 0 in ICSR.
6.
When ICDR is read, receiving of the next data starts in synchronization with the internal
clock.
Steps 3 to 5 can be repeated to receive data continuously. To stop receiving, set TRS to 1, read
ICDR, then write write 0 in BBSY and 0 in SCP in ICSR. This generates a stop condition by
causing a low-to-high transition of SDA while SCL is high. If it is not necessary to acknowledge
each bye of data, set ACKB to 1 in ICSR before receiving starts.
306
Master
transmit
mode
SCL
SDA (slave
output)
Master receive mode
9
1
A
Bit 7
2
3
Bit 6 Bit 5
4
5
Bit 4 Bit 3
6
7
Bit 2 Bit 1
8
1
Bit 0
SDA (master
output)
IRIC
9
Bit 7
A
Interrupt
request
Interrupt
request
User processing
2. Read ICDR
4. Clear IRIC
5. Read ICDR
Figure 14-7 Timing in Master Receive Mode
(MLS = WAIT = ACK = ACKB = 0)
307
14.3.4
Slave Transmit Operation
In slave transmit mode, the slave device outputs the transmit data, and the master device outputs
the transmit clock and returns an acknowledge signal. The transmit procedure and operations in
slave transmit mode are described below.
1.
Set bits MLS and WAIT in ICMR and bits MST, TRS, ACK, and CKS2 to CKS0 in ICCR
according to the operating mode. Set bit ICE in ICCR to 1.
2.
After the slave device detects a start condition, if the first byte matches its slave address, at
the ninth clock pulse the slave device drives SDA low to acknowledge the transfer. At the
same time, IRIC is set to 1 in ICSR, generating an interrupt. If the eighth data bit (R/W) is 1,
the TRS bit is set to 1 in ICCR, automatically causing a transition to slave transmit mode. The
slave device holds SCL low from the fall of the transmit clock until data is written in ICDR.
3.
Software clears IRIC to 0 in ICSR.
4.
Write data in ICDR. The slave device outputs the written data serially in step with the clock
output by the master device, with the timing shown in figure 14-8.
5.
When one byte of data has been transmitted, at the rise of the ninth transmit clock pulse IRIC
is set to 1 in ICSR. If IEIC is set to 1 in ICCR, a CPU interrupt is requested. The slave device
holds SCL low from the fall of the transmit clock until data is written in ICDR. The master
device drives SDA low at the ninth clock pulse to acknowledge the data. The acknowledge
signal is stored in ACKB in ICSR, and can be used to check whether the transfer was carried
out normally.
6.
Software clears IRIC to 0 in ICSR.
7.
To continue transmitting, write the next transmit data in ICDR.
Steps 5 to 7 can be repeated to transmit continuously. To end the transmission, write H'FF in
ICDR. When a stop condition is detected (a low-to-high transition of SDA while SCL is high),
BBSY will be cleared to 0 in ICSR.
308
Slave receive
mode
SCL (master
output)
8
Slave transmit mode
9
1
A
Bit 7
2
3
4
5
6
7
8
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
9
1
SCL (slave
output)
SDA (slave
output)
SDA (master
R/W
output)
IRIC
User processing
Bit 7
A
Interrupt
request
Interrupt
request
3. Clear IRIC
4. Write to ICDR
6. Clear IRIC
7. Write to ICDR
Figure 14-8 Timing in Slave Transmit Mode
(MLS = WAIT = ACK = ACKB = 0)
309
14.3.5
Slave Receive Operation
In slave receive mode, the master device outputs the transmit clock and transmit data, and the
slave device returns an acknowledge signal. The receive procedure and operations in slave receive
mode are described below. See also figure 14-9.
1.
Set bits MLS and WAIT in ICMR and bits MST, TRS, and ACK in ICCR according to the
operating mode. Set bit ICE in ICCR to 1, establishing slave receive mode.
2.
A start condition output by the master device sets BBSY to 1 in ICSR.
3.
After the slave device detects the start condition, if the first byte matches its slave address, at
the ninth clock pulse the slave device drives SDA low to acknowledge the transfer. At the
same time, IRIC is set to 1 in ICSR. If IEIC is 1 in ICCR, a CPU interrupt is requested. The
slave device holds SCL low from the fall of the receive clock until it has read the data in
ICDR.
4.
Software clears IRIC to 0 in ICSR.
5.
When ICDR is read, receiving of the next data starts.
Steps 4 and 5 can be repeated to receive data continuously. When a stop condition is detected (a
low-to-high transition of SDA while SCL is high), BBSY is cleared to 0 in ICSR.
Start condition
SCL (master
output)
1
2
3
4
5
6
7
8
9
1
SCL (slave
output)
SDA (master
output
Bit 7 Bit 6 Bit 5
Bit 4 Bit 3 Bit 2
Bit 1 Bit 0
Bit 7
SDA (slave
output)
A
Interrupt
request
IRIC
User processing
4. Clear IRIC
Figure 14-9 Timing in Slave Receive Mode
(MLS = WAIT = ACK = 0)
310
5. Read ICDR
14.3.6
IRIC Set Timing and SCL Control
The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR and
ACK bit in ICCR. SCL is automatically held low after one frame has been transferred; this timing
is synchronized with the internal clock. Figure 14-10 shows the IRIC set timing and SCL control.
(a) When WAIT = 0 and ACK = 0
SCL
SDA
7
8
A
1
IRIC
User processing
Clear IRIC
Write to ICDR (transmit)
or read ICDR (receive)
(b) When WAIT = 1 and ACK = 0
SCL
SDA
7
8
A
1
IRIC
User processing
Clear IRIC
Write to ICDR (transmit)
or read ICDR (receive)
Note: The ICDR write (transmit) or read (receive) following the clearing of IRIC
should be executed after the rise of SCL (ninth clock pulse).
(c) When ACK = 1
SCL
SDA
7
1
8
IRIC
User processing
Clear IRIC
Write to ICDR (transmit)
or read ICDR (receive)
Figure 14-10 IRIC Set Timing and SCL Control
311
14.3.7
Noise Canceler
The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched
internally. Figure 14-11 shows a block diagram of the noise canceler circuit.
The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA)
input signal is sampled on the system clock, but is not passed forward to the next circuit unless the
outputs of both latches agree. If they do not agree, the previous value is held.
Sampling clock
C
SCL or
SDA input
signal
D
C
Q
Latch
D
Q
Latch
Match
detector
Internal
SCL or
SDA
signal
t
Sampling
clock
t: System clock
Figure 14-11 Block Diagram of Noise Canceler
14.3.8
Sample Flowcharts
Figures 14-12 to 14-15 show typical flowcharts for using the I2C bus interface in each mode.
312
Start
Initialize
1. Test the status of the SCL and SDA lines.
Read BBSY in ICSR
No
1
2. Select master transmit mode.
3. Generate a start condition.
BBSY = 0?
4. Set transmit data for the first byte (slave address + R/W).
Yes
Set MST = 1 and
TRS = 1 in ICCR
2
Write BBSY = 1
and SCP = 0 in ICSR
3
Write transmit data in ICDR
4
5. Wait for 1 byte to be transmitted.
6. Test for acknowledgement by the designated slave
device.
7. Set transmit data for the second and subsequent bytes.
8. Wait for 1 byte to be transmitted.
Read IRIC in ICSR
9. Test for end of transfer.
10. Generate a stop condition.
5
No
IRIC = 1?
Yes
Clear IRIC in ICSR
Read ACKB in ICSR
ACKB = 0?
6
No
Yes
Transmit mode?
No
Master receive mode
Yes
Write transmit data in ICDR
Read IRIC in ICSR
No
7
8
IRIC = 1?
Yes
Clear IRIC in ICSR
Read ACKB in ICSR
9
No
End of transmission
(ACKB = 1)?
Yes
Write BBSY = 0
and SCP = 0 in ICSR
10
End
Figure 14-12 Flowchart for Master Transmit Mode (Example)
313
Master receive mode
Set TRS = 0 in ICCR
1
Set ACKB = 0 in ICSR
2
1. Select receive mode.
2. Set acknowledgement data.
3. Start receiving. The first read is a dummy read.
4. Wait for 1 byte to be received.
Last receive?
Yes
5. Set acknowledgement data for the last receive.
6. Start the last receive.
No
Read ICDR
3
7. Wait for 1 byte to be received.
8. Select transmit mode.
Read IRIC in ICSR
No
4
IRIC = 1?
9. Read the last receive data (if ICDR is read
without selecting transmit mode, receive
operations will resume).
10. Generate a stop condition.
Yes
Clear IRIC in ICSR
No
Set ACKB = 1 in ICSR
5
Read ICDR
6
Read IRIC in ICSR
7
IRIC = 1?
Yes
Clear IRIC in ICSR
Set TRS = 1 in ICCR
8
Read ICDR
9
Write BBSY = 0
and SCP = 0 in ICSR
10
End
Figure 14-13 Flowchart for Master Receive Mode (Example)
314
Slave transmit mode
Write transmit data in ICDR
1
2. Wait for 1 byte to be transmitted.
Read IRIC in ICSR
No
1. Set transmit data for the second and
subsequent bytes.
3. Test for end of transfer.
2
IRIC = 1?
4. Select slave receive mode.
5. Dummy read (to release the SCL line).
Yes
Clear IRIC in ICSR
Read ACKB in ICSR
No
3
End
of transmission
(ACKB = 1)?
Yes
Write TRS = 0 in ICCR
4
Read ICDR
5
End
Figure 14-14 Flowchart for Slave Transmit Mode (Example)
315
Start
Initialize
Set MST = 0
and TRS = 0 in ICCR
1
Write ACKB = 0 in ICSR
Read IRIC in ICSR
2
No
IRIC = 1?
Yes
Clear IRIC in ICSR
Read AAS and ADZ in ICSR
AAS = 1
and ADZ = 0?
No
General call address processing
* Description omitted
Yes
Read TRS in ICCR
No
TRS = 0?
Slave transmit mode
Yes
Last receive?
No
Read ICDR
Yes
1. Select slave receive mode.
3
3. Start receiving. The first read is a dummy read.
Read IRIC in ICSR
No
2. Wait for the first byte to be received.
4
IRIC = 1?
4. Wait for the transfer to end.
5. Set acknowledgement data for the last receive.
Yes
Clear IRIC in ICSR
6. Start the last receive.
7. Wait for the transfer to end.
8. Read the last receive data.
No
Set ACKB = 1 in ICSR
5
Read ICDR
6
Read IRIC in ICSR
7
IRIC = 1?
Yes
Clear IRIC in ICSR
Read ICDR
8
End
Figure 14-15 Flowchart for Slave Receive Mode (Example)
316
14.4
Application Notes
• In master mode, if an instruction to generate a start condition is immediately followed by an
instruction to generate a stop condition, neither condition will be output correctly. To output
consecutive start and stop conditions, after issuing the instruction that generates the start
condition, read the relevant ports, check that SCL and SDA are both low, then issue the
instruction that generates the stop condition.
• Either of the following two conditions will start the next transfer. Pay attention to these
conditions when reading or writing to ICDR.
— Write access to ICDR when ICE = 1 and TRS = 1
— Read access to ICDR when ICE = 1 and TRS = 0
• The I2C bus interface specification for the SCL rise time tsr is under 1000 ns (300 ns for highspeed mode). In master mode, the I2C bus interface monitors the SCL line and synchronizes one
bit at a time during communication. If tsr (the time for SCL to go from low to VIH) exceeds the
time determined by the input clock of the I2C bus interface, the high period of SCL is extended.
SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To
insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance
so that the SCL rise time falls below the values given in the table below.
Time Display
CLKDBL
IICX
tcyc
Display
0
0
2.5tcyc
0
1
1
0
1
1
7.5tcyc
17.5tcyc
ø=
4 MHz
ø=
5 MHz
ø=
8 MHz
ø=
10 MHz
ø=
16 MHz
Normal
mode
625 ns
500 ns
312 ns
250 ns
156 ns
Highspeed
mode
300 ns
300 ns
300 ns
Normal
mode
1000 ns
1000 ns
937 ns
750 ns
468 ns
Highspeed
mode
300 ns
300 ns
300 ns
300 ns
300 ns
Normal
mode
1000 ns
1000 ns
1000 ns
1000 ns
1000 ns
Highspeed
mode
300 ns
300 ns
300 ns
300 ns
300 ns
317
318
Section 15 Host Interface
[Incorporated in all models except the H8/3212]
15.1
Overview
The H8/3217 Series has an on-chip host interface (HIF) that provides a dual-channel parallel
interface between the on-chip CPU and a host processor. The host interface is available only when
the HIE bit is set to 1 in SYSCR. This mode is called slave mode, because it is designed for a
master-slave communication system in which the H8/3217-Series chip is slaved to a host
processor.
The host interface consists of four 1-byte data registers, two 1-byte status registers, a 1-byte
control register, fast A20 gate logic, and a host interrupt request circuit. Communication is carried
out via five control signals from the host processor (CS1, CS2, HA0, IOR, and IOW), four output
signals to the host processor (GA20, HIRQ1, HIRQ11, and HIRQ12), and an 8-bit bidirectional
command/data bus (HDB7 to HDB0). The CS1 and CS2 signals select one of the two interface
channels.
Note: If one of the two interface channels will not be used, tie the unused CS pin to VCC. For
example, if interface channel 1 (IDR1, ODR1, STR1) is not used, tie CS1 to VCC .
319
15.1.1
Block Diagram
Figure 15-1 is a block diagram of the host interface.
(Internal interrupt signals)
IBF2
IBF1
HDB7–HDB0
CS1
CS2
IOR
IOW
HA0
Control
logic
STR1
IDR2
ODR2
STR2
HICR
Port 4
Internal data bus
Bus
interface
Legend
IDR1: Input data register 1
IDR2: Input data register 2
ODR1: Output data register 1
ODR2: Output data register 2
STR1: Status register 1
STR2: Status register 2
HICR: Host interface control register
Figure 15-1 Host Interface Block Diagram
320
Module data bus
Fast
A20
gate
control
Host data bus
ODR1
Host
interrupt
request
HIRQ1
HIRQ11
HIRQ12
GA20
IDR1
15.1.2
Input and Output Pins
Table 15-1 lists the input and output pins of the host interface module.
Table 15-1 HIF Input/Output Pins
Name
Abbreviation
Port
I/O
Function
I/O read
IOR
P76
Input
Host interface read signal
I/O write
IOW
P75
Input
Host interface write signal
Chip select 1
CS 1
P74
Input
Host interface chip select signal for IDR1,
ODR1, STR1
Chip select 2
CS 2
P46
Input
Host interface chip select signal for IDR2,
ODR2, STR2
Command/data
HA 0
P77
Input
Host interface address select signal
In host read access, this signal selects the
status registers (STR1, STR2) or data
registers (ODR1, ODR2). In host write
access to the data registers (IDR1, IDR2),
this signal indicates whether the host is
writing a command or data.
Data bus
HDB7–HDB0
P37–P30 I/O
Host interface data bus (single-chip mode)
Host interrupt 1
HIRQ1
P44
Output
Interrupt output 1 to host
Host interrupt 11 HIRQ11
P43
Output
Interrupt output 11 to host
Host interrupt 12 HIRQ12
P45
Output
Interrupt output 12 to host
Gate A20
P47
Output
A20 gate control signal output
GA20
321
15.1.3
Register Configuration
Table 15-2 lists the host interface registers.
Table 15-2 HIF Registers
R/W
Master Address*4
Slave
Address*3 CS 1 CS 2 HA0
Abbreviation
Slave
Host
Initial
Value
System control
register
SYSCR
R/W*1
—
H'09
H'FFC4
—
—
—
Host interface
control register
HICR
R/W
—
H'F8
H'FFF0
—
—
—
Input data
register 1
IDR1
R
W
—
H'FFF4
0
1
0/1 *5
Output data
register 1
ODR1
R/W
R
—
H'FFF5
0
1
0
Status
register 1
STR1
R/(W)*2 R
H'00
H'FFF6
0
1
1
Input data
register 2
IDR2
R
W
—
H'FFFC
1
0
0
Output data
register 2
ODR2
R/W
R
—
H'FFFD
1
0
0/1 *5
Status
register 2
STR2
R/(W)*2 R
H'00
H'FFFE
1
0
1
Serial/timer
control register
STCR
R/W
H'00
H'FFC3
—
—
—
Name
Notes: 1.
2.
3.
4.
5.
6.
322
—
Bit 3 is a read-only bit.
The user-defined bits (bits 7 to 4, 2) are read/write accessible from the slave
processor.
Address when accessed from the slave processor.
Pin inputs used in access from the host processor.
The HA 0 input discriminates between writing of commands and data.
Registers in slave addresses H'FFF0 to H'FFFF can only be read or written to when
the HIE bit in the system control register (SYSCR) is set to 1.
15.2
Register Descriptions
15.2.1
System Control Register (SYSCR)
Bit
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
SYSCR is an 8-bit readable/writable register which controls chip operations. Host interface
functions are enabled or disabled by the HIE bit of SYSCR. See section 3.2, System Control
Register, for information on other SYSCR bits. SYSCR is initialized to H'09 by an external reset
and in the hardware standby modes.
Bit 1—Host Interface Enable (HIE): Enables or disables the host interface. When enabled, the
host interface handles host-slave data transfers, operating in slave mode.
Bit 1
HIE
Description
0
The host interface is disabled
1
The host interface is enabled (slave mode)
15.2.2
(Initial value)
Host Interface Control Register (HICR)
Bit
7
6
5
4
3
2
—
—
—
—
—
IBFIE2
Initial value
1
1
1
1
1
0
0
0
Slave Read/Write
—
—
—
—
—
R/W
R/W
R/W
Host Read/Write
—
—
—
—
—
—
—
—
1
0
IBFIE1 FGA20E
HICR is an 8-bit readable/writable register which controls host interface interrupts and the fast
A20 gate function. HICR is initialized to H'F8 by a reset and in the standby modes.
Bits 7 to 3—Reserved: These bits cannot be modified and are always read as 1.
323
Bit 2—Input Buffer Full Interrupt Enable 2 (IBFIE2): Enables or disables the IBF2 interrupt
to the slave CPU.
Bit 2
IBFIE2
Description
0
IDR2 input buffer full interrupt is disabled
1
IDR2 input buffer full interrupt is enabled
(Initial value)
Bit 1— Input Buffer Full Interrupt Enable 1 (IBFIE1): Enables or disables the IBF1 interrupt
to the slave CPU.
Bit 1
IBFIE1
Description
0
IDR1 input buffer full interrupt is disabled
1
IDR1 input buffer full interrupt is enabled
(Initial value)
Bit 0—Fast Gate A20 Enable (FGA20E): Enables or disables the fast A 20 gate function. When
the fast A20 gate is disabled, a regular-speed A20 gate signal can be implemented by using
software to manipulate the P81 output.
Bit 0
FGA20E Description
0
Disables fast A20 gate function
1
Enables fast A20 gate function
15.2.3
(Initial value)
Input Data Register 1 (IDR1)
Bit
7
6
5
4
3
2
1
0
IDR7
IDR6
IDR5
IDR4
IDR3
IDR2
IDR1
IDR0
Initial value
—
—
—
—
—
—
—
—
Slave Read/Write
R
R
R
R
R
R
R
R
Host Read/Write
W
W
W
W
W
W
W
W
IDR1 is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the
host processor. When CS1 is low, information on the host data bus is written into IDR1 at the
rising edge of IOW. The HA0 state is also latched into the C/D bit in STR1 to indicate whether the
written information is a command or data.
The initial values of IDR1 after a reset and in the standby modes are undetermined.
324
15.2.4
Output Data Register 1 (ODR1)
Bit
Initial value
7
6
5
4
3
2
1
0
ODR7
ODR6
ODR5
ODR4
ODR3
ODR2
ODR1
ODR0
—
—
—
—
—
—
—
—
Slave Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Host Read/Write
R
R
R
R
R
R
R
R
ODR1 is an 8-bit readable/writable register to the slave processor, and an 8-bit read-only register
to the host processor. The ODR1 contents are output on the host data bus when HA0 is low, CS1 is
low, and IOR is low.
The initial values of ODR1 after a reset and in standby mode are undetermined.
15.2.5
Status Register 1 (STR1)
Bit
7
6
5
4
3
2
1
0
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
0
0
0
0
0
0
0
0
Slave Read/Write
R/W
R/W
R/W
R/W
R
R/W
R
R
Host Read/Write
R
R
R
R
R
R
R
R
Initial value
STR1 is an 8-bit register that indicates status information during host interface processing. Bits 3,
1, and 0 are read-only bits to both the host and slave processors.
STR1 is initialized to H'00 by a reset and in the standby modes.
Bits 7 to 4 and Bit 2—Defined by User (DBU): The user can use these bits as necessary.
Bit 3—Command/Data (C/D): Receives the HA0 input when the host processor writes to IDR1,
and indicates whether IDR1 contains data or a command.
Bit 3
C/D
Description
0
Contents of IDR1 are data
1
Contents of IDR1 are a command
(Initial value)
325
Bit 1—Input Buffer Full (IBF): Set to 1 when the host processor writes to IDR1. This bit is an
internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads
IDR1.
Bit 1
IBF
Description
0
This bit is cleared when the slave processor reads IDR1
1
This bit is set when the host processor writes to IDR1
(Initial value)
Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR1. Cleared to
0 when the host processor reads ODR1.
Bit 0
OBF
Description
0
This bit is cleared when the host processor reads ODR1
1
This bit is set when the slave processor writes to ODR1
(Initial value)
Table 15-3 shows the conditions for setting and clearing the STR1 flags.
Table 15-3 Set/Clear Timing for STR1 Flags
Flag
Setting Condition
Clearing Condition
C/D
Rising edge of host’s write signal (IOW)
when HA 0 is high
Rising edge of host’s write signal (IOW) when
HA 0 is low
IBF
Rising edge of host’s write signal (IOW)
when writing to IDR1
Falling edge of slave’s internal read signal
(RD) when reading IDR1
OBF
Falling edge of slave’s internal write
signal (WR) when writing to ODR1
Rising edge of host’s read signal (IOR) when
reading ODR1
15.2.6
Input Data Register 2 (IDR2)
Bit
7
6
5
4
3
2
1
0
IDR7
IDR6
IDR5
IDR4
IDR3
IDR2
IDR1
IDR0
Initial value
—
—
—
—
—
—
—
—
Slave Read/Write
R
R
R
R
R
R
R
R
Host Read/Write
W
W
W
W
W
W
W
W
IDR2 is an 8-bit read-only register to the slave processor, and an 8-bit write-only register to the
host processor. When CS2 is low, information on the host data bus is written into IDR2 at the
326
rising edge of IOW. The HA0 state is also latched into the C/D bit in STR2 to indicate whether the
written information is a command or data.
The initial values of IDR2 after a reset and in the standby modes are undetermined.
15.2.7
Output Data Register 2 (ODR2)
Bit
7
6
5
4
3
2
1
0
ODR7
ODR6
ODR5
ODR4
ODR3
ODR2
ODR1
ODR0
—
—
—
—
—
—
—
—
Slave Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Host Read/Write
R
R
R
R
R
R
R
R
Initial value
ODR2 is an 8-bit read/write register to the slave processor, and an 8-bit read-only register to the
host processor. The ODR2 contents are output on the host data bus when HA0 is low, CS2 is low,
and IOR is low.
15.2.8
Status Register 2 (STR2)
Bit
7
6
5
4
3
2
1
0
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
0
0
0
0
0
0
0
0
Slave Read/Write
R/W
R/W
R/W
R/W
R
R/W
R
R
Host Read/Write
R
R
R
R
R
R
R
R
Initial value
STR2 is an 8-bit register that indicates status information during host interface processing. Bits 3,
1, and 0 are read-only bits to both the host and slave processors.
STR2 is initialized to H'00 by a reset and in the standby modes.
Bits 7 to 4 and Bit 2—Defined by User (DBU): The user can use these bits as necessary.
Bit 3—Command/Data (C/D): Receives the HA0 input when the host processor writes to IDR2,
and indicates whether IDR2 contains data or a command.
Bit 3
C/D
Description
0
Contents of IDR2 are data
1
Contents of IDR2 are a command
(Initial value)
327
Bit 1—Input Buffer Full (IBF): Set to 1 when the host processor writes to IDR2. This bit is an
internal interrupt source to the slave processor. IBF is cleared to 0 when the slave processor reads
IDR2.
Bit 1
IBF
Description
0
This bit is cleared when the slave processor reads IDR2
1
This bit is set when the host processor writes to IDR2
(Initial value)
Bit 0—Output Buffer Full (OBF): Set to 1 when the slave processor writes to ODR2. Cleared to
0 when the host processor reads ODR2.
Bit 0
OBF
Description
0
This bit is cleared when the host processor reads ODR2
1
This bit is set when the slave processor writes to ODR2
(Initial value)
Table 15-4 shows the conditions for setting and clearing the STR2 flags.
Table 15-4 Set/Clear Timing for STR2 Flags
Flag
Setting Condition
Clearing Condition
C/D
Rising edge of host’s write signal (IOW)
when HA 0 is high
Rising edge of host’s write signal (IOW)
when HA 0 is low
IBF
Rising edge of host’s write signal (IOW)
when writing to IDR2
Falling edge of slave’s internal read signal
(RD) when reading IDR2
OBF
Falling edge of slave’s internal write
signal (WR) when writing to ODR2
Rising edge of host’s read signal (IOR)
when reading ODR2
328
15.3
Operation
15.3.1
Host Interface Operation
The host interface is activated by setting the HIE bit (bit 1) to 1 in SYSCR, establishing slave
mode. Activation of the host interface (entry to slave mode) appropriates the related I/O lines in
port 3 (data), port 4 or 7 (control) and port 4 (host interrupt requests) for interface use.
For host interface read/write timing diagrams, see section 19.3.8, Host Interface Timing.
15.3.2
Control States
Table 15-5 indicates the slave operations carried out in response to host interface signals from the
host processor.
Table 15-5 Host Interface Operation
CS 2
CS 1
IOR
IOW
HA0
Operation
1
0
0
0
0
Prohibited
1
0
0
0
1
Prohibited
1
0
0
1
0
Data read from output data register 1 (ODR1)
1
0
0
1
1
Status read from status register 1 (STR1)
1
0
1
0
0
Data write to input data register 1 (IDR1)
1
0
1
0
1
Command write to input data register 1 (IDR1)
1
0
1
1
0
Idle state
1
0
1
1
1
Idle state
0
1
0
0
0
Prohibited
0
1
0
0
1
Prohibited
0
1
0
1
0
Data read from output data register 2 (ODR2)
0
1
0
1
1
Status read from status register 2 (STR2)
0
1
1
0
0
Data write to input data register 2 (IDR2)
0
1
1
0
1
Command write to input data register 2 (IDR2)
0
1
1
1
0
Idle state
0
1
1
1
1
Idle state
329
15.3.3
A20 Gate
The A20 gate signal can mask address A20 to emulate an addressing mode used by personal
computers with an 8086*-family CPU. In slave mode, a regular-speed A20 gate signal can be
output under software control, or a fast A20 gate signal can be output under hardware control. Fast
A20 gate output is enabled by setting the FGA20E bit (bit 0) to 1 in HICR (H'FFF0).
Note: * Intel microprocessor.
Regular A20 Gate Operation: Output of the A20 gate signal can be controlled by an H'D1
command followed by data. When the slave processor receives data, it normally uses an interrupt
routine activated by the IBF1 interrupt to read IDR1. If the data follows an H'D1 command,
software copies bit 1 of the data and outputs it at the gate A20 pin (P4 7 /GA20).
Fast A20 Gate Operation: When the FGA20E bit is set to 1, P47/GA20 is used for output of a fast
A20 gate signal. Bit P47DDR must be set to 1 to assign this pin for output. The initial output from
this pin will be a logic 1, which is the initial DR value. Afterward, the host processor can
manipulate the output from this pin by sending commands and data. This function is available
only when register IDR1 is accessed using CS1. Slave logic decodes the commands input from the
host processor. When an H'D1 host command is detected, bit 1 of the data following the host
command is output from the GA20 output pin. This operation does not depend on software or
interrupts, and is faster than the regular processing using interrupts. Table 15-6 lists the conditions
that set and clear GA20 (P47). Figure 15-2 describes the GA 20 output in flowchart form. Table 157 indicates the GA20 output signal values.
Table 15-6 GA20 (P47) Set/Clear Timing
Pin Name
Setting Condition
GA20 (P4 7)
Rising edge of the host’s write signal Rising edge of the host’s write signal (IOW)
(IOW) when bit 1 of the written data when bit 1 of the written data is 0 and the
data follows an H'D1 host command
is 1 and the data follows an H'D1
host command
330
Clearing Condition
Start
Host write
No
H'D1 command
received?
Yes
Wait for next byte
Host write
No
Data byte?
Yes
Write bit 1 of data byte
to DR bit of P47/GA20
Figure 15-2 GA 20 Output
331
Table 15-7 Fast A20 Gate Output Signal
HA0 Data/Command
Internal CPU GA20
Interrupt Flag (P47) Remarks
1
H'D1 command
0
Q
0
“1” data*1
0
1
1
H'FF command
0
Q (1)
1
H'D1 command
0
Q
0
0
0
Q (0)
data*2
0
“0”
1
H'FF command
1
H'D1 command
0
Q
0
“1” data*1
0
1
1/0
Command other than H'FF 1
and H'D1
Q (1)
1
H'D1 command
0
Q
0
0
data*2
0
“0”
1/0
Command other than H'FF 1
and H'D1
Q (0)
1
H'D1 command
0
Q
1
Command other than H'D1 1
Q
1
H'D1 command
0
Q
1
H'D1 command
0
Q
1
H'D1 command
0
Q
0
Any data
0
1/0
1
H'D1 command
0
Q (1/0)
Notes: 1.
2.
332
Arbitrary data with bit 1 set to 1.
Arbitrary data with bit 1 cleared to 0.
Turn-on sequence
Turn-off sequence
Short turn-on sequence
Short turn-off sequence
Cancelled sequence
Retriggered sequence
Consecutively executed sequences
15.4
Interrupts
15.4.1
IBF1, IBF2
The host interface can request two interrupts to the slave CPU: IBF1 and IBF2. They are input
buffer full interrupts for input data registers IDR1 and IDR2 respectively. Each interrupt is
enabled when the corresponding enable bit is set (table 15-8).
Table 15-8 Input Buffer Full Interrupts
Interrupt
Description
IBF1
Requested when IBFIE1 is set to 1 and IDR1 is full
IBF2
Requested when IBFIE2 is set to 1 and IDR2 is full
15.4.2
HIRQ 11, HIRQ1, and HIRQ12
In slave mode (when HIE = 1 in SYSCR), three bits in the port 4 data register (P4DR) can be used
as host interrupt request latches.
These three P4DR bits are cleared to 0 by the host processor’s read signal (IOR). If CS1 and HA0
are low, when IOR goes low and the host reads ODR1, HIRQ1 and HIRQ12 are cleared to 0. If
CS2 and HA0 are low, when IOR goes low and the host reads ODR2, HIRQ11 is cleared to 0. To
generate a host interrupt request, normally on-chip software writes 1 to the corresponding bit. In
processing the interrupt, the host’s interrupt-handling routine reads the output data register (ODR1
or ODR2), and this clears the host interrupt latch to 0.
Table 15-9 indicates how these bits are set and cleared. Figure 15-3 shows the processing in
flowchart form.
Table 15-9 Host Interrupt Set/Clear Conditions
Host Interrupt
Signal
Setting Condition
Clearing Condition
HIRQ11 (P4 3)
Slave CPU reads 0 from P4DR bit 3,
then writes 1
Slave CPU writes 0 in P4DR bit 3, or
host reads output data register 2
HIRQ1 (P4 4)
Slave CPU reads 0 from P4DR bit 4,
then writes 1
Slave CPU writes 0 in P4DR bit 4, or
host reads output data register 1
HIRQ12 (P4 5)
Slave CPU reads 0 from P4DR bit 5,
then writes 1
Slave CPU writes 0 in P4DR bit 5,
orhost reads output data register 1
333
Slave CPU
Master CPU
Write to ODR
Write 1 to P4DR
No
HIRQ output high
Interrupt initiation
HIRQ output low
ODR read
P4DR = 0?
Yes
No
All bytes
transferred?
Yes
Hardware operations
Software operations
Figure 15-3 HIRQ Output Flowchart
15.5
Application Note
The host interface provides buffering of asynchronous data from the host and slave processors, but
an interface protocol must be followed to implement necessary functions and avoid data
contention. For example, if the host and slave processors try to access the same input or output
data register simultaneously, the data will be corrupted. Interrupts can be used to design a simple
and effective protocol.
334
Section 16 RAM
16.1
Overview
The H8/3217 and H8/3216 have 2 kbytes of on-chip static RAM, the H8/3214 has 1 kbyte, and the
H8/3212 and H8/3202 have 512 bytes. The on-chip RAM is connected to the CPU by a 16-bit data
bus. Both byte and word access to the on-chip RAM are performed in two states, enabling rapid
data transfer and instruction execution.
The on-chip RAM occupies the following addresses in the chip’s address space.
H8/3217, H8/3216: H'F780 to H'FF7F
H8/3214:
H'FB80 to H'FF7F
H8/3212, H8/3202: H'FD80 to H'FF7F
The RAME bit in the system control register (SYSCR) can enable or disable the on-chip RAM,
permitting these addresses to be allocated to external memory instead, if so desired.
16.2
Block Diagram
Figure 16-1 is a block diagram of the on-chip RAM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
H'F780
H'F781
H'F782
H'F783
On-chip RAM
H'FF7E
Even addresses
H'FF7F
Odd addresses
Figure 16-1 Block Diagram of On-Chip RAM (H8/3217)
335
16.3
RAM Enable Bit (RAME)
The on-chip RAM is enabled or disabled by the RAME (RAM Enable) bit in the system control
register (SYSCR). Table 16-1 lists information about the system control register.
Table 16-1 System Control Register
Name
Abbreviation
R/W
Initial value
Address
System control register
SYSCR
R/W
H'09
H'FFC4
Bit
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
The only bit in the system control register that concerns the on-chip RAM is the RAME bit. See
section 3.2, System Control Register for the other bits.
Bit 0—RAM Enable (RAME): This bit enables or disables the on-chip RAM.
The RAME bit is initialized to 1 on the rising edge of the RES signal, so a reset enables the onchip RAM. The RAME bit is not initialized in the software standby mode.
Bit 7
RAME
Description
0
On-chip RAM is disabled
1
On-chip RAM is enabled
336
(Initial value)
16.4
Operation
16.4.1
Expanded Modes (Modes 1 and 2)
If the RAME bit is set to 1, accesses to the following addresses are directed to the on-chip RAM.
H8/3217, H8/3216: H'F780 to H'FF7F
H8/3214:
H'FB80 to H'FF7F
H8/3212, H8/3202: H'FD80 to H'FF7F
If the RAME bit is cleared to 0, accesses to these addresses are directed to the external data bus.
16.4.2
Single-Chip Mode (Mode 3)
If the RAME bit is set to 1, accesses to the following addresses are directed to the on-chip RAM.
H8/3217, H8/3216: H'F780 to H'FF7F
H8/3214:
H'FB80 to H'FF7F
H8/3212, H8/3202: H'FD80 to H'FF7F
If the RAME bit is cleared to 0, the on-chip RAM data cannot be accessed. Attempted write access
has no effect. Attempted read access always results in H'FF data being read.
337
338
Section 17 ROM
17.1
Overview
The H8/3217 has 60 kbytes of high-speed, on-chip ROM, the H8/3216 has 48 kbytes, the H8/3214
has 32 kbytes, and the H8/3212 and H8/3202 have 16 kbytes. The on-chip ROM is connected to
the CPU via a 16-bit data bus. Both byte data and word data are accessed in two states, enabling
rapid data transfer and instruction fetching.
The H8/3217 and H8/3214 are available in two versions: one with electrically programmable
ROM (PROM); the other with masked ROM. The PROM version has a PROM mode in which the
chip can be programmed with a standard PROM writer.
The on-chip ROM is enabled or disabled depending on the MCU operating mode, which is
determined by the inputs at the mode pins (MD1 and MD 0) when the chip comes out of the reset
state. See table 17-1.
The H8/3217 has 61,312 bytes of ROM (addresses H'0000 to H'EF7F) enabled in mode 2, and
63,360 bytes (addresses H'0000 to H'F77F) in mode 3. See section 3, MCU Operating Modes and
Address Space, for details.
Table 17-1 On-Chip ROM Usage in Each MCU Mode
Mode Pins
Mode
MD1
MD0
On-Chip ROM
Mode 1 (expanded mode)
0
1
Disabled (external addresses)
Mode 2 (expanded mode)
1
0
Enabled
Mode 3 (single-chip mode)
1
1
Enabled
339
17.1.1
Block Diagram
Figure 17-1 is a block diagram of the on-chip ROM.
Internal data bus (upper 8 bits)
Internal data bus (lower 8 bits)
H'0000
H'0001
H'0002
H'0003
On-chip ROM
H'F77E
H'F77F
Even addresses
Odd addresses
Figure 17-1 Block Diagram of On-Chip ROM (H8/3217, Single-Chip Mode)
17.2
PROM Mode (H8/3217 and H8/3214)
17.2.1
PROM Mode Setup
In the PROM mode of the PROM version of the H8/3217 and H8/3214, the usual microcomputer
functions are halted to allow the on-chip PROM to be programmed. The programming method is
the same as for the HN27C101. However, page programming is not supported.
To select the PROM mode, apply the signal inputs listed in table 17-2.
340
Table 17-2 Selection of PROM Mode
Pin
Input
Mode pin MD1
Low
Mode pin MD 0
Low
STBY pin
Low
Pins P70 and P71
High
17.2.2
Socket Adapter Pin Assignments and Memory Map
The H8/3217 and H8/3214 can be programmed with a general-purpose PROM writer. Since the
microcontroller package has 64 or 80 pins, a socket adapter is necessary. Table 17-3 lists
recommended socket adapters. Figure 17-2 shows the socket adapter pin assignments by giving
the correspondence between microcontroller pins and HN27C101 pin functions.
The H8/3217 has 60 kbytes of PROM, and the H8/3214 has 32 kbytes. Figures 17-3 and 17-4
show memory maps of the H8/3217 and H8/3214 in PROM mode. H'FF data should be specified
for unused address areas.
When programming with a PROM writer, specify an address range of H'0000 to H'F77F for the
H8/3217, or H'0000 to H'7FFF for the H8/3214. Specify H'FF data for addresses equal to or
greater than H'F780 for the H8/3217, or H'8000 for the H8/3214. If these areas are programmed by
mistake, it may become impossible to write or verify PROM data. The same applies if page
programming is attempted. Be particularly careful with microcontrollers in plastic packages, in
which the PROM cannot be reprogrammed.
Table 17-3 Recommended Socket Adapters
Type
Package
Recommended Socket Adapter
H8/3217
64-pin windowed shrink DIP (DC-64S)
HS3217ESSS1H
H8/3214
64-pin shrink DIP (DP-64S)
64-pin QFP (FP-64A)
HS3217ESHS1H
80-pin TQFP (TFP-80C)
HS3217ESNS1H
341
H8/3217, H8/3214
EPROM Socket
Pin
64
8
RES
VPP
1
5
13
NMI
EA9
26
12
9
17
P40
EO0
13
13
10
18
P41
EO1
14
14
11
19
P42
EO2
15
16
12
20
P43
EO3
17
17
13
21
P44
EO4
18
18
14
22
P45
EO5
19
19
15
23
P46
EO6
20
20
16
24
P47
EO7
21
60
48
56
P10
EA0
12
59
47
55
P11
EA1
11
58
46
54
P12
EA2
10
57
45
53
P13
EA3
9
55
44
52
P14
EA4
8
54
43
51
P15
EA5
7
53
42
50
P16
EA6
6
52
41
49
P17
EA7
5
48
39
47
P20
EA8
27
47
38
46
P21
OE
24
46
37
45
P22
EA10
23
44
36
44
P23
EA11
25
43
35
43
P24
EA12
4
42
34
42
P25
EA13
28
41
33
41
P26
EA14
29
40
32
40
P27
CE
22
21
17
25
P50
EA15
3
22
18
26
P51
EA16
2
23
19
27
P52
PGM
31
29
23
31
P70
VCC
32
30
24
32
P71
VCC
VSS
16
FP-64A
80
5
7
6
14
39
31
39
VCC
4
4
12
MD0
3
3
11
MD1
8
7
15
STBY
9
8
16
VSS
51
40
48
VSS
6, 10, 11, 15,
24, 28, 33, 37,
45, 49, 50, 56,
65, 70, 71, 76
—
—
VSS
Note: All pins not listed in this figure should be left open.
Pin
Legend
VPP:
EO7 to EO0:
EA16 to EA0:
OE:
CE:
PGM:
Program voltage (12.5 V)
Data input/output
Address input
Output enable
Chip enable
Program enable
Figure 17-2 Socket Adapter Pin Assignments
342
HN27C101
(32 pins)
DC-64S,
DP-64S
TFP-80C
Address in MCU mode
Address in PROM mode
H'0000
H'0000
On-chip
PROM
H'F77F
H'F77F
1 output*
H'1FFFF
Note: * If this address area is read in PROM mode, the output data is H'FF.
Figure 17-3 H8/3217 Memory Map in PROM Mode
Address in MCU mode
Address in PROM mode
H'0000
H'0000
On-chip
PROM
H'7FFF
H'7FFF
1 output*
H'1FFFF
Note: * If this address area is read in PROM mode, the output data is H'FF.
Figure 17-4 H8/3214 Memory Map in PROM Mode
343
17.3
Programming
17.3.1
Selection of Sub-Modes in PROM Mode
The write, verify, and other sub-modes of the PROM mode are selected as shown in table 17-4.
Table 17-4 Selection of Sub-Modes in PROM Mode
Pins
Sub-Mode
CE
OE
PGM
VPP
VCC
E07 to E00
EA 16 to EA0
Write
Low
High
Low
VPP
VCC
Data input
Address input
Verify
Low
Low
High
VPP
VCC
Data output
Address input
Programming
inhibited
Low
Low
Low
VPP
VCC
High-impedance
Address input
Low
High
High
High
Low
Low
High
High
High
The H8/3217 or H8/3214 PROM has the same standard read/write specifications as the
HN27C101 EPROM. Page programming is not supported, however, so do not select page
programming mode. PROM writers that provide only page programming cannot be used. When
selecting a PROM writer, check that it supports the byte-at-a-time high-speed programming mode.
Be sure to set the address range to H'0000 to H'F77F for the H8/3217, and to H'0000 to H'7FFF for
the H8/3214.
17.3.2
Programming and Verification
An efficient, high-speed programming procedure can be used to write and verify PROM data. This
procedure writes data quickly without subjecting the chip to voltage stress and without sacrificing
data reliability. It leaves the data H'FF written in unused addresses.
Figures 17-5 show the basic high-speed programming flowchart.
Tables 17-5 and 17-6 list the electrical characteristics of the chip in the PROM mode. Figure 17-6
shows a write/verify timing chart.
344
Start
Set program/verify mode
VCC = 6.0 V ±0.25 V,
VPP = 12.5 V ±0.3 V
Address = 0
n=0
n+1→n
Program tPW = 0.2 ms ±5%
No
Yes
n < 25?
No
Address + 1 → address
Verify OK?
Yes
Program tOPW = 0.2n ms
Last address?
No
Yes
Set read mode
VCC = 5.0 V ±0.25 V,
VPP = VCC
Error
No
All address
read?
Yes
End
Figure 17-5 High-Speed Programming Flowchart
345
Table 17-5 DC Characteristics (When VCC = 6.0 V ±0.25 V, VPP = 12.5 V ±0.3 V, VSS = 0 V,
Ta = 25˚C ±5˚C)
Item
Symbol
Min
Typ
Max
Unit
Measurement
Conditions
Input high
voltage
EO7–EO0,
EA16–EA0,
OE, CE,
PGM
VIH
2.4
—
VCC + 0.3
V
Input low
voltage
EO7–EO0,
EA16–EA0,
OE, CE,
PGM
VIL
– 0.3
—
0.8
V
Output high
voltage
EO7–EO0
VOH
2.4
—
—
V
I OH = –200 µA
Output low
voltage
EO7–EO0
VOL
—
—
0.45
V
I OL = 1.6 mA
Input leakage
current
EO7–EO0,
EA16–EA0,
OE, CE,
PGM
|ILI|
—
—
2
µA
Vin = 5.25V/0.5V
VCC current
I CC
—
—
40
mA
VPP current
I PP
—
—
40
mA
346
Table 17-6 AC Characteristics (When VCC = 6.0V ±0.25 V, VPP = 12.5 V ±0.3 V,
Ta = 25˚C ±5˚C)
Item
Symbol
Min
Typ
Max
Unit
Measurement
Conditions
Address setup time
t AS
2
—
—
µs
See figure 17-6*
OE setup time
t OES
2
—
—
µs
Data setup time
t DS
2
—
—
µs
Address hold time
t AH
0
—
—
µs
Data hold time
t DH
2
—
—
µs
Data output disable time
t DF
—
—
130
ns
VPP setup time
t VPS
2
—
—
µs
Program pulse width
t PW
0.19
0.20
0.21
ms
OE pulse width for
overwrite-programming
t OPW
0.19
—
5.25
ms
VCC setup time
t VCS
2
—
—
µs
CE setup time
t CES
2
—
—
µs
Data output delay time
t OE
0
—
150
ns
Note: * Input pulse level: 0.8 V to 2.2 V
Input rise/fall time ≤ 20 ns
Timing reference levels: input—1.0 V, 2.0 V; output—0.8 V, 2.0 V
347
Write
Verify
Address
tAH
tAS
Data
Input data
tDS
VPP
VCC
Output data
tDH
tDF
VPP
VCC
tVPS
VCC + 1
VCC
tVCS
CE
tCES
PGM
tPW
OE
tOES
tOE
tOPW
Figure 17-6 PROM Write/Verify Timing
348
17.3.3
Notes on Writing
(1) Write with the specified voltages and timing. The programming voltage (VPP) is 12.5 V.
Caution: Applied voltages in excess of the specified values can permanently destroy the chip. Be
particularly careful about the PROM writer’s overshoot characteristics.
If the PROM writer is set to Hitachi HN27C101 specifications, VPP will be 12.5 V.
(2) Before writing data, check that the socket adapter and chip are correctly mounted in the
PROM writer. Overcurrent damage to the chip can result if the index marks on the PROM writer,
socket adapter, and chip are not correctly aligned.
(3) Don’t touch the socket adapter or chip while writing. Touching either of these can cause
contact faults and write errors.
(4) Page programming is not supported. Do not select a fast programming mode.
(5) The PROM size is 60 kbytes in the H8/3217 and 32 kbytes in the H8/3214. Be sure to set
an address space of H'0000 to H'F77F for the H8/3217, or H'0000 to H'7FFF for the H8/3214.
H'FF data should be specified for unused address areas (H'F780 to H'1FFFF in the H8/3217,
H'8000 to H'1FFFF in the H8/3214).
349
17.3.4
Reliability of Written Data
An effective way to assure the data holding characteristics of the programmed chips is to bake
them at 150˚C, then screen them for data errors. This procedure quickly eliminates chips with
PROM memory cells prone to early failure.
Figure 17-7 shows the recommended screening procedure.
Write and verify program
Bake with power off
125° to 150°C, 24 Hr to 48 Hr
Read and check program
VCC = 4.5 V and 5.5 V
Install
Figure 17-7 Recommended Screening Procedure
If a series of write errors occurs while the same PROM writer is in use, stop programming and
check the PROM writer and socket adapter for defects, using a microcomputer chip with a
windowed package and on-chip EPROM.
Please inform Hitachi of any abnormal conditions noted during programming or in screening of
program data after high-temperature baking.
350
17.3.5
Erasing of Data
The windowed package enables data to be erased by illuminating the window with ultraviolet
light. Table 17-7 lists the erasing conditions.
Table 17-7 Erasing Conditions
Item
Value
Ultraviolet wavelength
253.7 nm
Minimum illumination
15W·s/cm2
The conditions in table 17-7 can be satisfied by placing a 12000-µW/cm2 ultraviolet lamp 2 or 3
centimeters directly above the chip and leaving it on for about 20 minutes.
351
17.4
Handling of Windowed Packages
(1) Glass Erasing Window: Rubbing the glass erasing window of a windowed package with a
plastic material or touching it with an electrically charged object can create a static charge on the
window surface which may cause the chip to malfunction.
If the erasing window becomes charged, the charge can be neutralized by a short exposure to
ultraviolet light. This returns the chip to its normal condition, but it also reduces the charge stored
in the floating gates of the PROM, so it is recommended that the chip be reprogrammed afterward.
Accumulation of static charge on the window surface can be prevented by the following
precautions:
• When handling the package, ground yourself. Don’t wear gloves. Avoid other possible sources
of static charge.
• Avoid friction between the glass window and plastic or other materials that tend to accumulate
static charge.
• Be careful when using cooling sprays, since they may have a slight ion content.
• Cover the window with an ultraviolet-shield label, preferably a label including a conductive
material. Besides protecting the PROM contents from ultraviolet light, the label protects the
chip by distributing static charge uniformly.
(2) Handling after Programming: Fluorescent light and sunlight contain small amounts of
ultraviolet, so prolonged exposure to these types of light can cause programmed data to invert. In
addition, exposure to any type of intense light can induce photoelectric effects that may lead to
chip malfunction. It is recommended that after programming the chip, you cover the erasing
window with a light-proof label (such as an ultraviolet-shield label).
352
Section 18 Power-Down State
[Key-sense interrupt function incorporated in all models except the H8/3212]
Note that the H8/3212 does not have an IRQ6 interrupt function controlled by the KEYIN0 to
KEYIN7 input signals and the KMIMR register.
18.1
Overview
The H8/3217 Series has a power-down state that greatly reduces power consumption by stopping
some or all of the chip functions. The power-down state includes three modes:
1.
Sleep mode
2.
Software standby mode
3.
Hardware standby mode
Table 18-1 lists the conditions for entering and leaving the power-down modes. It also indicates
the status of the CPU, on-chip supporting modules, etc., in each power-down mode.
Table 18-1 Power-Down State
Mode
Entering
Procedure
Clock
CPU
CPU
Reg’s.
Sup.
Mod.*
RAM
I/O
Ports
Exiting
Methods
Sleep
mode
Execute
SLEEP
instruction
Run
Halt
Held
Run
Held
Held
• Interrupt
• RES
• STBY
Software
standby
mode
Set SSBY bit
in SYSCR to
1, then
execute
SLEEP
instruction
Halt
Halt
Held
Halt and
initialized
Held
Held
• NMI
• IRQ0–IRQ2
• KEYIN0–
KEYIN7
• STBY
• RES
Hardware Set STBY pin
standby
to low level
mode
Halt
Halt
Not
held
Halt and
initialized
Held
High
impedance
state
• STBY high,
then RES
low → high
Notes: 1. SYSCR: System control register
2. SSBY: Software standby bit
* On-chip supporting modules.
353
18.1.1
System Control Register (SYSCR)
Bits 7 to 4 of the system control register (SYSCR) concern the power-down state. Specifically,
they concern the software standby mode.
Table 18-2 lists the attributes of the system control register.
Table 18-2 System Control Register
Name
Abbreviation
R/W
Initial Value
Address
System control register
SYSCR
R/W
H'09
H'FFC4
Bit
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
Bit 7—Software Standby (SSBY): This bit enables or disables the transition to the software
standby mode.
On recovery from the software standby mode by an external interrupt SSBY remains set to 1. To
clear this bit, software must write a 0.
Bit 7
SSBY
Description
0
The SLEEP instruction causes a transition to the sleep mode
1
The SLEEP instruction causes a transition to the software standby mode
(Initial value)
Bits 6 to 4—Standby Timer Select 2 to 0 (STS2 to STS0): These bits select the clock settling
time when the chip recovers from the software standby mode by means of an external interrupt.
During the selected time, the clock oscillator runs but clock pulses are not supplied to the CPU or
the on-chip supporting modules. Refer to table 18-3 to select an appropriate settling time for the
operating frequency.
354
Bit 6
STS2
Bit 5
STS1
Bit 4
STS0
Description
0
0
0
Settling time = 8192 states
0
0
1
Settling time = 16384 states
0
1
0
Settling time = 32768 states
0
1
1
Settling time = 65536 states
1
0
—
Settling time = 131072 states
1
1
—
Use prohibited
18.2
Sleep Mode
18.2.1
Transition to Sleep Mode
(Initial value)
When the SSBY bit in the system control register is cleared to 0, execution of the SLEEP
instruction causes a transition from the program execution state to the sleep mode. After executing
the SLEEP instruction, the CPU halts, but the contents of its internal registers remain unchanged.
The on-chip supporting modules continue to operate normally.
18.2.2
Exit from Sleep Mode
The chip wakes up from the sleep mode when it receives an internal or external interrupt request,
or a low input at the RES or STBY pin.
(1) Wake-Up by Interrupt: An interrupt releases the sleep mode and starts the CPU’s interrupthandling sequence.
If an interrupt from an on-chip supporting module is disabled by the corresponding enable/disable
bit in the module’s control register, the interrupt cannot be requested, so it cannot wake the chip
up. Similarly, the CPU cannot be awoken by an interrupt other than NMI if the I (interrupt mask)
bit in CCR (the condition code register) is set when the SLEEP instruction is executed.
(2) Wake-Up by RES pin: When the RES pin goes low, the chip exits from the sleep mode to the
reset state.
(3) Wake-Up by STBY pin: When the STBY pin goes low, the chip exits from the sleep mode to
the hardware standby mode.
355
18.3
Software Standby Mode
18.3.1
Transition to Software Standby Mode
To enter software standby mode, set the standby bit (SSBY) in the system control register
(SYSCR) to 1, then execute the SLEEP instruction.
In software standby mode, the system clock stops and chip functions halt, including both CPU
functions and the functions of the on-chip supporting modules. Power consumption is reduced to
an extremely low level. The on-chip supporting modules and their registers are reset to their initial
states, but as long as a minimum necessary voltage supply is maintained, the contents of the CPU
registers and on-chip RAM remain unchanged.
18.3.2
Exit from Software Standby Mode
The chip can be brought out of the software standby mode by an input at one of the following
pins: NMI, IRQ0, to IRQ2, KEYIN0 to KEYIN7, RES, or STBY.
(1) Recovery by External Interrupt: When an NMI, IRQ0, IRQ1, IRQ2 or key-sense interrupt
(IRQ 6) request signal is received, the clock oscillator begins operating. After the waiting time set
in the system control register (bits STS2 to STS0), clock pulses are supplied to the CPU and onchip supporting modules. The CPU executes the interrupt-handling sequence for the requested
interrupt, then returns to the instruction after the SLEEP instruction.
See Section 18.1.1, System Control Register, for information about the STS bits.
(2) Recovery by RES Pin: When the RES pin goes low, the clock oscillator starts. Next, when
the RES pin goes high, the CPU begins executing the reset sequence.
The RES pin must be held low long enough for the clock to stabilize.
(3) Recovery by STBY Pin: When the STBY pin goes low, the chip exits from the software
standby mode to the hardware standby mode.
18.3.3
Clock Settling Time for Exit from Software Standby Mode
Set bits STS2 to STS0 in SYSCR as follows:
• Crystal oscillator
Set STS2 to STS0 for a settling time of at least 8 ms. Table 18-3 lists the settling times selected
by these bits at several clock frequencies.
356
• External clock
The STS bits can be set to any value. Normally, the minimum time (STS2 = STS1 = STS0 = 0)
is recommended.
Table 18-3 Times Set by Standby Timer Select Bits (Unit: ms)
Settling
Time
STS2 STS1 STS0 (States) 16
12
10
8
6
4
2
1
0.5
0
0
0
8.192
0.51
0.65
0.8
1.0
1.3
2.0
4.1
8.2
16.4
0
0
1
16,384
1.0
1.3
1.6
2.0
2.7
4.1
8.2
16.4
32.8
0
1
0
32,768
2.0
2.7
3.3
4.1
5.5
8.2
16.4
32.8
65.5
0
1
1
65,536
4.1
5.5
6.6
8.2
10.9
16.4
32.8
65.5
131.1
1
0
0
131.072 8.2
10.9
13.1
16.4
21.8
32.8
65.5
131.1 262.1
Notes: 1.
2.
System Clock Frequency (MHz)
All times are in milliseconds.
Recommended values are printed in boldface.
357
18.3.4
Sample Application of Software Standby Mode
In this example the chip enters the software standby mode when NMI goes low and exits when
NMI goes high, as shown in figure 18-1.
The NMI edge bit (NMIEG) in the system control register is originally cleared to 0, selecting the
falling edge. When NMI goes low, the NMI interrupt handling routine sets NMIEG to 1 (selecting
the rising edge), sets SSBY to 1, then executes the SLEEP instruction. The chip enters the
software standby mode. It recovers from the software standby mode on the next rising edge of
NMI.
Clock
oscillator
ø
NMI
NMIEG
SSBY
NMI interrupt
handler
NMIEG = 1
SSBY = 1
Software standby
mode (powerdown state)
Settling time
NMI interrupt
handler
SLEEP
Figure 18-1 Software Standby Mode NMI Timing (Example)
18.3.5
Note on Current Dissipation
The I/O ports remain in their current states in software standby mode. If a port is in the high output
state, it continues to dissipate power in proportion to the output current.
358
18.4
Hardware Standby Mode
18.4.1
Transition to Hardware Standby Mode
Regardless of its current state, the chip enters the hardware standby mode whenever the STBY pin
goes low.
The hardware standby mode reduces power consumption drastically by halting the CPU, stopping
all the functions of the on-chip supporting modules, and placing I/O ports in the high-impedance
state. The registers of the on-chip supporting modules are reset to their initial values. Only the onchip RAM is held unchanged, provided the minimum necessary voltage supply is maintained.
Notes: 1. The RAME bit in the system control register should be cleared to 0 before the STBY
pin goes low, to disable the on-chip RAM during the hardware standby mode.
2. Do not change the inputs at the mode pins (MD1, MD0) during hardware standby
mode. Be particularly careful not to let both mode pins go low in hardware standby
mode, since that places the chip in PROM mode and increases current drain.
18.4.2
Recovery from Hardware Standby Mode
Recovery from the hardware standby mode requires inputs at both the STBY and RES pins.
When the STBY pin goes high the clock oscillator begins running. The RES pin should be low at
this time and should be held low long enough for the clock to stabilize. When the RES pin changes
from low to high, the reset sequence is executed and the chip returns to the program execution
state.
359
18.4.3
Timing Relationships
Figure 18-2 shows the timing relationships in the hardware standby mode.
In the sequence shown, first RES goes low, then STBY goes low, at which point the chip enters
the hardware standby mode. To recover, first STBY goes high, then after the clock settling time,
RES goes high.
Clock pulse
generator
RES
STBY
Clock settling
time
Restart
Figure 18-2 Hardware Standby Mode Timing
360
Section 19 Electrical Specifications
19.1
Absolute Maximum Ratings
Table 19-1 lists the absolute maximum ratings.
Table 19-1 Absolute Maximum Ratings
Item
Symbol
Rating
Unit
Supply voltage
VCC
–0.3 to +7.0
V
Programming voltage
VPP
–0.3 to +13.5
V
Input voltage
Vin
–0.3 to VCC + 0.3
V
Operating temperature
Topr
Regular specifications: –20 to +75
°C
Wide-range specifications: –40 to +85
°C
–55 to +125
°C
Storage temperature
Tstg
Note: Exceeding the absolute maximum ratings shown in table 19-1 can permanently damage the
chip.
19.2
Electrical Characteristics
19.2.1
DC Characteristics
Tables 19-2, 19-3, and 19-4 list the DC characteristics of the 5 V, 4 V, and 3 V versions,
respectively. Table 19-5 gives the allowable current output values of the 5 V and 4 V versions, and
table 19-6 gives the allowable current output values of the 3 V version. Bus drive characteristics
common to the 5 V, 4 V, and 3 V versions are listed in table 19-7.
361
Table 19-2 DC Characteristics (5 V Version)
— Preliminary —
Conditions: VCC = 5.0 V ±10%, VSS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Symbol
Min
Typ
Max
Test
Unit Conditions
VT–
1.0
—
—
V
VT+
—
—
VCC × 0.7
VT+ – VT–
0.4
—
—
VIH
VCC – 0.7
—
VCC + 0.3
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
VCC × 0.7
—
VCC + 0.3
All input pins other
than (1) and (2)
above
2.0
—
VCC + 0.3
–0.3
—
0.5
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
–0.3
—
1.0
All input pins other
than (1) and (3)
above
–0.3
—
0.8
VCC – 0.5
—
—
3.5
—
—
Item
P77,
P75 to P7 0*3,
FTCI, FTI,
TMRI0,
TMRI1,
TMCI0,
TMCI1,
VSYNCI,
HSYNCI,
CSYNCI,
FBACKI,
KEYIN7 to
KEYIN0
(1)
Input high RES, STBY,
voltage
MD1, MD0,
EXTAL, NMI
(2)
Schmitt
trigger
input
voltage
Input low
voltage
Output
high
voltage
362
RES, STBY,
MD1, MD0
(3)
All output pins *4
VIL
VOH
V
V
V
I OH = –200 µA
I OH = –1.0 mA
Table 19-2 DC Characteristics (5 V Version) (cont)
— Preliminary —
Conditions: VCC = 5.0 V ±10%, VSS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Item
Symbol
Min
Typ
Max
Test
Unit Conditions
Output low All output pins *4
voltage
P17 to P1 0,
P27 to P2 0,
P37 to P3 0
VOL
—
—
0.4
V
—
—
1.0
RES
| Iin |
—
—
10.0
—
—
1.0
Input
leakage
current
STBY, NMI,
MD1, MD0
I OL = 1.6 mA
I OL = 10.0 mA
µA
Vin = 0.5 V to
VCC – 0.5 V
Leakage Ports 1 to 7
current in
three-state
(off state)
| ITSI |
—
—
1.0
µA
Vin = 0.5 V to
VCC – 0.5 V
Input pull- Ports 1 to 3
up MOS
P73 to P7 0,
current
P63 to P6 0
–I p
30
—
250
µA
Vin = 0 V
60
—
500
—
—
60
pF
NMI
—
—
50
Vin = 0 V,
f = 1 MHz,
Ta = 25°C
P73 to P7 0
—
—
20
All input pins other
than (4)
—
—
15
—
27
45
mA
f = 12 MHz
—
36
60
f = 16 MHz
—
18
30
f = 12 MHz
—
24
40
f = 16 MHz
—
0.01
5.0
—
—
20.0
2.0
—
—
RES
Input
capacitance
Current
dissipation *1
(4) Cin
Normal operation
I CC
Sleep mode
Standby
modes *2
RAM standby voltage
Notes: 1.
2.
3.
4.
VRAM
µA
Ta ≤ 50°C
50°C < Ta
V
Value when V IH min = VCC – 0.5 V, VIL max = 0.5 V, all output pins are unloaded, and
input MOS pull-ups are off.
Value when V RAM ≤ VCC < 4.5 V, VIH min = VCC × 0.9 and VIL max = 0.3 V.
P77 and P75 to P7 0 do not include SCL 0, SDA 0, SCL 1, SDA1, HA 0, IOW, CS 1, and
WAIT.
When IICS = ICE = 0. The output low level when the bus drive function is selected
with P7 3, P72, SDA 1, SCL 1, SDA 0, and SCL0 is determined separately.
363
Table 19-3 DC Characteristics (4 V Version)
— Preliminary —
Conditions: VCC = 4. 0 V to 5.5 V, V SS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Symbol
Min
Typ
Max
Test
Unit Conditions
VT–
1.0
—
—
V
VT+
—
—
VCC × 0.7
VT+ – VT–
0.4
—
—
VT–
0.8
—
—
VT+
—
—
VCC × 0.7
VT+ – VT–
0.3
—
—
VIH
VCC – 0.7
—
VCC + 0.3
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
VCC × 0.7
—
VCC + 0.3
All input pins other
than (1) and (2)
above
2.0
—
VCC + 0.3
–0.3
—
0.5
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
–0.3
—
1.0
VCC = 4.5 V to
5.5 V
–0.3
—
0.8
VCC = 4.0 V to
4.5 V
All input pins other
than (1) and (3)
above
–0.3
—
0.8
VCC = 4.5 V to
5.5 V
–0.3
—
0.6
VCC = 4.0 V to
4.5 V
Item
Schmitt
trigger
input
voltage
P77,
(1)
P75 to P7 0*3,
FTCI, FTI,
TMRI0,
TMRI1,
TMCI0,
TMCI1,
VSYNCI,
HSYNCI,
CSYNCI,
FBACKI,
KEYIN7 to
KEYIN0
Input high RES, STBY,
voltage
MD1, MD0,
EXTAL, NMI
Input low
voltage
364
RES, STBY,
MD1, MD0
(2)
(3)
VIL
VCC = 4.5 V to
5.5 V
VCC = 4.0 V to
4.5 V
V
V
Table 19-3 DC Characteristics (4 V Version) (cont)
— Preliminary —
Conditions: VCC = 4. 0 V to 5.5 V, V SS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Item
Output
high
voltage
All output pins *4
Symbol
Min
Typ
Max
Test
Unit Conditions
VOH
VCC – 0.5
—
—
V
3.5
—
—
I OH = –1.0 mA,
VCC = 4.5 V to
5.5 V
2.8
—
—
I OH = –1.0 mA,
VCC = 4.0 V to
4.5 V
—
—
0.4
—
—
1.0
—
—
10.0
—
—
1.0
Output low All output pins *4
voltage
P17 to P1 0,
P27 to P2 0,
P37 to P3 0
VOL
RES
| Iin |
Input
leakage
current
STBY, NMI,
MD1, MD0
V
I OH = –200 µA
I OL = 1.6 mA
I OL = 10.0 mA
µA
Vin = 0.5 V to
VCC – 0.5 V
Leakage Ports 1 to 7
current in
three-state
(off state)
| ITSI |
—
—
1.0
µA
Vin = 0.5 V to
VCC – 0.5 V
Input pull- Ports 1 to 3
up MOS
P73 to P7 0,
current
P63 to P6 0
–I p
30
—
250
µA
60
—
500
Vin = 0 V,
VCC = 4.5 V to
5.5 V
Ports 1 to 3
20
—
200
P73 to P7 0,
P63 to P6 0
40
—
400
—
—
60
NMI
—
—
50
P73 to P7 0
—
—
20
All input pins
other than (4)
—
—
15
Input
capacitance
RES
(4) Cin
Vin = 0 V,
VCC = 4.0 V to
4.5 V
pF
Vin = 0 V,
f = 1 MHz,
Ta = 25°C
365
Table 19-3 DC Characteristics (4 V Version) (cont)
— Preliminary —
Conditions: VCC = 4. 0 V to 5.5 V, V SS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Item
Normal operation
Current
dissipation *1
Symbol
Min
Typ
Max
Test
Unit Conditions
I CC
—
27
45
mA
—
36
60
f = 16 MHz,
VCC = 4.5 V to
5.5 V
—
18
30
f = 12 MHz
—
24
40
f = 16 MHz,
VCC = 4.5 V to
5.5 V
—
0.01
5.0
—
—
20.0
2.0
—
—
Sleep mode
Standby modes *2
RAM standby voltage
Notes: 1.
2.
3.
4.
366
VRAM
µA
f = 12 MHz
Ta ≤ 50°C
50°C < Ta
V
Value when V IH min = VCC – 0.5 V, VIL max = 0.5 V, all output pins are unloaded, and
input MOS pull-ups are off.
Value when V RAM ≤ VCC < 4.0 V, VIH min = VCC × 0.9 and V IL max = 0.3 V.
P77 and P75 to P7 0 do not include SCL 0, SDA 0, SCL 1, SDA1, HA 0, IOW, CS 1, and
WAIT.
When IICS = ICE = 0. The output low level when the bus drive function is selected
with P7 3, P72, SDA 1, SCL 1, SDA 0, and SCL0 is determined separately.
Table 19-4 DC Characteristics (3 V Version)
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Max
Test
Unit Conditions
VCC × 0.15 —
—
V
VT+
—
—
VCC × 0.7
VT+ – VT–
0.2
—
—
VIH
VCC × 0.9
—
VCC + 0.3
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
VCC × 0.7
—
VCC + 0.3
All input pins other
than (1) and (2)
above
VCC × 0.7
—
VCC + 0.3
–0.3
—
VCC × 0.1
SCL 0, SCL 1,
SDA 0, SDA 1,
P73, P72
(when bus
drive function
is selected)
–0.3
—
VCC × 0.15
All input pins other
than (1) and (3)
above
–0.3
—
VCC × 0.15
VCC – 0.5
—
—
VCC – 1.0
—
—
Item
Schmitt
trigger
input
voltage
P77,
(1)
P75 to P7 0*3,
FTCI, FTI,
TMRI0,
TMRI1,
TMCI0,
TMCI1,
VSYNCI,
HSYNCI,
CSYNCI,
FBACKI
KEYIN7 to
KEYIN0
Input high RES, STBY,
voltage
MD1, MD0,
EXTAL, NMI
Input low
voltage
Output
high
voltage
RES, STBY,
MD1, MD0
(2)
(3)
All output pins *4
Symbol
Min
VT–
VIL
VOH
Typ
V
V
V
I OH = –200 µA
I OH = –1.0 mA
367
Table 19-4 DC Characteristics (3 V Version) (cont)
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Item
Symbol
Min
Typ
Max
Test
Unit Conditions
Output low All output pins *4
voltage
P17 to P1 0,
P27 to P2 0,
P37 to P3 0
VOL
—
—
0.4
V
—
—
0.4
RES
| Iin |
—
—
10.0
—
—
1.0
Input
leakage
current
STBY, NMI,
MD1, MD0
I OL = 0.8 mA
I OL = 1.6 mA
µA
Vin = 0.5 V to
VCC – 0.5 V
Leakage Ports 1 to 7
current in
three-state
(off state)
| ITSI |
—
—
1.0
µA
Vin = 0.5 V to
VCC – 0.5 V
Input pull- Ports 1 to 3
up MOS
P73 to P7 0,
current
P63 to P6 0
–I p
3
—
120
µA
30
—
250
Vin = 0 V,
VCC = 2.7 V to
4.0 V
—
—
60
pF
NMI
—
—
50
Vin = 0 V,
f = 1 MHz,
Ta = 25°C
P73 to P7 0
—
—
20
All input pins other
than (4)
—
—
15
Input
capacitance
368
RES
(4) Cin
Table 19-4 DC Characteristics (3 V Version) (cont)
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Item
Normal operation
Current
dissipation *1
Symbol
Min
Typ
Max
Test
Unit Conditions
I CC
—
7
—
mA
—
12
22
f = 10 MHz,
VCC = 2.7 V to
3.6 V
—
25
—
f = 10 MHz,
VCC = 4.0 V to
5.5 V
—
5
—
f = 6 MHz,
VCC = 2.7 V to
3.6 V
—
9
16
f = 10 MHz,
VCC = 2.7 V to
3.6 V
—
18
—
f = 10 MHz,
VCC = 4.0 V to
5.5 V
—
0.01
5.0
—
—
20.0
2.0
—
—
Sleep mode
Standby modes *2
RAM standby voltage
Notes: 1.
2.
3.
4.
VRAM
µA
f = 6 MHz,
VCC = 2.7 V to
3.6 V
Ta ≤ 50°C
50°C < Ta
V
Value when V IH min = VCC – 0.5 V, VIL max = 0.5 V, all output pins are unloaded, and
input MOS pull-ups are off.
Value when V RAM ≤ VCC < 2.7 V, VIH min = VCC × 0.9 and VIL max = 0.3 V.
P77 and P75 to P7 0 do not include SCL 0, SDA 0, SCL 1, SDA1, HA 0, IOW, CS 1, and
WAIT.
When IICS = ICE = 0. The output low level when the bus drive function is selected
with P7 3, P72, SDA 1, SCL 1, SDA 0, and SCL0 is determined separately.
369
Table 19-5 Allowable Output Current Values
(5 V and 4 V Versions)
— Preliminary —
Conditions: VCC = 4.0 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C (regular specifications),
Ta = –40°C to +85°C (wide-range specifications)
Item
Allowable output low
current (per pin)
Allowable output low
current (total)
Symbol
Min
Typ
Max
Unit
I OL
—
—
20
mA
Ports 1, 2 and 3
—
—
10
Other output pins
—
—
2
—
—
80
—
—
120
SCL 0, SCL 1, SDA 0,
SDA 1, P72, P73
(when bus drive
function is selected)
Ports 1, 2 and 3
total
ΣIOL
Total of all output
mA
Allowable output high
current (per pin)
All output pins
–I OH
—
—
2
mA
Allowable output high
current (total)
Total of all output
Σ–IOH
—
—
40
mA
Table 19-6 Allowable Output Current Values (3 V Version)
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Item
Allowable output low
current (per pin)
Allowable output low
current (total)
Symbol
Min
Typ
Max
Unit
I OL
—
—
10
mA
Ports 1, 2 and 3
—
—
2
Other output pins
—
—
1
—
—
40
—
—
60
SCL 0, SCL 1, SDA 0,
SDA 1, P72, P73
(when bus drive
function is selected)
Ports 1, 2 and 3
total
ΣIOL
Total of all output
mA
Allowable output high
current (per pin)
All output pins
–I OH
—
—
2
mA
Allowable output high
current (total)
Total of all output
Σ–IOH
—
—
30
mA
370
Note: To avoid degrading the reliability of the chip, be careful not to exceed the output current
values in tables 19-5 and 19-6. In particular, when driving a Darlington transistor or LED
direrctly, be sure to insert a current-limiting resistor in the output path. See figures 19-1
and 19-2.
H8/3217 Series
2 kΩ
Port
Darlington
transistor
Figure 19-1 Example of Circuit for Driving a Darlington Transistor (5 V Version)
H8/3217 Series
VCC
600 Ω
Ports 1, 2 or 3
LED
Figure 19-2 Example of Circuit for Driving an LED (5 V Version)
371
Table 19-7 Bus Drive Characteristics
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Item
Symbol
Output low
voltage
19.2.2
SCL 0, SCL 1, VOL
SDA 0, SDA 1,
P72, P73
(when bus
drive function
is selected)
Min
Typ
Max
Unit
Test Conditions
—
—
0.5
V
VCC = 4.5 V to 5.5 V,
I OL = 16 mA
—
—
0.5
VCC = 2.7 V to 5.5 V,
I OL = 8 mA
AC Characteristics
The AC characteristics are listed in five tables. Bus timing parameters are given in table 19-8,
control signal timing parameters in table 19-9, timing parameters of the on-chip supporting
modules in table 19-10, I2C bus interface timing parameters in table 19-11, and External Clock
Output Settling Delay Time in table 19-12.
372
Table 19-8 Bus Timing
— Preliminary —
Condition A: VCC = 4.5 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition B: VCC = 4.0 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition C: VCC = 2.7 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C
Condition C
Condition B
Condition A
12 MHz
16 MHz
10 MHz
Max
Unit
Test
Conditions
500
ns
Fig. 19-4
Item
Symbol
Min
Max
Min
Max
Min
Clock cycle time
tcyc
100
500
83.3
500
62.5
Clock pulse width low
tCL
30
—
30
—
20
—
Clock pulse width high
tCH
30
—
30
—
20
—
Clock rise time
tCr
—
20
—
10
—
10
Clock fall time
tCf
—
20
—
10
—
10
Address delay time
tAD
—
50
—
35
—
30
Address hold time
tAH
20
—
15
—
10
—
Address strobe delay time
tASD
—
50
—
35
—
30
Write strobe delay time
tWSD
—
50
—
35
—
30
Strobe delay time
tSD
—
50
—
35
—
30
Write strobe pulse width*
tWSW
110
—
90
—
60
—
Address setup time 1*
tAS1
15
—
10
—
10
—
Address setup time 2*
tAS2
65
—
50
—
40
—
Read data setup time
tRDS
35
—
20
—
20
—
Read data hold time*
tRDH
0
—
0
—
0
—
Read data access time*
tACC
—
170
—
160
—
110
Write data delay time
tWDD
—
75
—
60
—
60
Write data setup time
tWDS
5
—
5
—
5
—
Write data hold time
tWDH
20
—
20
—
20
—
Wait setup time
tWTS
40
—
35
—
30
—
Wait hold time
tWTH
10
—
10
—
10
—
Fig. 19-5
Note: * Values at maximum operating frequency
373
Table 19-9
Control Signal Timing
— Preliminary —
Condition A: VCC = 4.5 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition B: VCC = 4.0 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition C: VCC = 2.7 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C
Condition C
Condition B
Condition A
12 MHz
16 MHz
10 MHz
Max
Unit
Test
Conditions
—
ns
Fig. 19-6
10
—
tcyc
—
150
—
ns
Fig. 19-7
10
—
10
—
—
200
—
200
—
20
—
20
—
20
—
ms
Fig. 19-8
8
—
8
—
8
—
Item
Symbol
Min
Max
Min
Max
Min
RES setup time
tRESS
300
—
200
—
200
RES pulse width
tRESW
10
—
10
—
NMI setup time
(NMI, IRQ0 to IRQ2, IRQ6)
tNMIS
300
—
150
NMI hold time
(NMI, IRQ0 to IRQ2, IRQ6)
tNMIH
10
—
Interrupt pulse width for
recovery from software
standby mode
(NMI, IRQ0 to IRQ2, IRQ6)
tNMIW
300
Crystal oscillator settling
time (reset)
tOSC1
Crystal oscillator settling
time (software standby)
tOSC2
Measurement Conditions for AC Characteristics
5V
RL
C=
90 pF: P1, P2, P3, P46, P6, P7
30 pF: P4 (except P46), P5
RL = 2.4 kΩ
RH = 12 kΩ
LSI output pin
C
RH
Input/output timing measurement levels
Low: 0.8 V
High: 2.0 V
Figure 19-3 Test Conditions for AC Characteristics
374
Fig. 19-9
Table 19-10 Timing Conditions of On-Chip Supporting Modules
— Preliminary —
Condition A: VCC = 4.5 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition B: VCC = 4.0 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition C: VCC = 2.7 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C
Condition C
Condition B
Condition A
12 MHz
16 MHz
10 MHz
Item
FRT
TMR
Max
Unit
Test
Conditions
100
ns
Fig. 19-10
Symbol
Min
Max
Min
Max
Min
Timer output delay
time
tFTOD
—
150
—
100
—
Timer input setup
time
tFTIS
80
—
50
—
50
—
Timer clock input
setup time
tFTCS
80
—
50
—
50
—
Timer clock pulse
width
tFTCWH
tFTCWL
1.5
—
1.5
—
1.5
—
tcyc
Timer output delay
time
tTMOD
—
150
—
100
—
100
ns
Timer reset input
setup time
tTMRS
80
—
50
—
50
—
Fig. 19-14
Timer clock input
setup time
tTMCS
80
—
50
—
50
—
Fig. 19-13
Timer clock pulse
width (single edge)
tTMCWH
tTMCWL
1.5
—
1.5
—
1.5
—
2.5
—
2.5
—
2.5
—
—
150
—
100
—
100
ns
Fig. 19-15
4
—
4
—
4
—
tcyc
Fig. 19-16
Timer clock pulse
width (both edges)
tPWOD
PWM
Timer output delay
time
SCI
Input clock (Async) tScyc
cycle
(Sync)
6
—
6
—
6
—
Transmit data
delay time (Sync)
tTXD
—
200
—
100
—
100
Receive data setup
time (Sync)
tRXS
150
—
100
—
100
—
Receive data hold
time (Sync)
tRXH
150
—
100
—
100
—
Input clock pulse
width
tSCKW
0.4
0.6
0.4
0.6
0.4
0.6
Fig. 19-11
Fig. 19-12
tcyc
ns
tScyc
Fig. 19-17
375
Table 19-10 Timing Conditions of On-Chip Supporting Modules (cont) — Preliminary —
Condition A: VCC = 4.5 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition B: VCC = 4.0 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range
specifications)
Condition C: VCC = 2.7 V to 5.5 V, VSS = 0 V, ø = 2.0 MHz to maximum operating frequency,
Ta = –20°C to +75°C
Condition C
Condition B
Condition A
12 MHz
16 MHz
10 MHz
Max
Unit
Test
Conditions
100
ns
Fig. 19-18
ns
Fig. 19-19
ns
Fig. 19-20
Item
Symbol
Min
Max
Min
Max
Min
PORT Output data delay
time
tPWD
—
150
—
100
—
Input data setup
time
tPRS
80
—
50
—
50
—
Input data hold
time
tPRH
80
—
50
—
50
—
CS/HA0 setup time
tHAR
10
—
10
—
10
—
CS/HA0 hold time
tHRA
10
—
10
—
10
—
IOR pulse width
tHRPW
220
—
120
—
120
—
HDB delay time
tHRD
—
200
—
100
—
100
HDB hold time
tHRF
0
40
0
25
0
25
HIRQ delay time
tHIRQ
—
200
—
120
—
120
HIF
read
cycle
HIF
write
cycle
376
CS/HA0 setup time
tHAW
10
—
10
—
10
—
CS/HA0 hold time
tHWA
10
—
10
—
10
—
IOW pulse width
tHWPW
100
—
60
—
60
—
HDB setup time
tHDW
50
—
30
—
30
—
HDB hold time
tHWD
25
—
15
—
15
—
GA 20 delay time
tHGA
—
180
—
90
—
90
Table 19-11 I2C Bus Timing
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –20°C to +75°C
Item
Symbol
Min
Typ
Max
Unit
SCL clock
cycle time
t SCL
12t cyc
—
—
ns
SCL clock
high pulse
width
t SCLH
3t cyc
—
—
ns
SCL clock low
pulse width
t SCLL
5t cyc
—
—
ns
SCL, SDA
rise time
t Sr
—
—
1000
ns
20 + 0.1Cb
—
300
—
—
300
20 + 0.1Cb
—
300
SCL, SDA fall
time
t Sf
Test Conditions
Note
Fig. 19-21
Normal mode
100 kbits/s (max)
High-speed mode
400 kbits/s (max)
ns
Normal mode
100 kbits/s (max)
High-speed mode
400 kbits/s (max)
SDA bus free
time
t BUF
7t cyc – 300
—
—
ns
SCL start
condition hold
time
t STAH
3t cyc
—
—
ns
SCL resend
start condition
setup time
t STAS
3t cyc
—
—
ns
SDA stop
condition
setup time
t STOS
3t cyc
—
—
ns
SDA data
setup time
t SDAS
1t cyc + 10
—
—
ns
SDA data
hold time
t SDAH
0
—
—
ns
SDA load
capacitance
Cb
—
—
400
pF
377
Table 19-12 External Clock Output Settling Delay Time
— Preliminary —
Conditions: VCC = 2.7 V to 5.5 V, VSS = 0 V, Ta = –40°C to +85°C
Item
Symbol
Min
Max
Unit
Notes
External clock output
settling delay time
t DEXT *
500
—
µs
Figure 19-22
Note: * tDEXT includes a 10 t cyc RES pulse width (t RESW).
19.3
MCU Operational Timing
This section provides the following timing charts:
19.3.1
19.3.2
19.3.3
19.3.4
19.3.5
19.3.6
19.3.7
19.3.8
19.3.9
19.3.10
378
Bus Timing
Control Signal Timing
16-Bit Free-Running Timer Timing
8-Bit Timer Timing
Pulse Width Modulation Timer Timing
Serial Communication Interface Timing
I/O Port Timing
Host Interface Timing
I2C Bus Interface Timing (Option)
External Clock Ouptput Timing
Figures 19-4 and 19-5
Figures 19-6 to 19-9
Figures 19-10 and 19-11
Figures 19-12 to 19-14
Figure 19-15
Figures 19-16 and 19-17
Figure 19-18
Figure 19-19 and 19-20
Figure 19-21
Figure 19-22
19.3.1
Bus Timing
(1) Basic Bus Cycle (without Wait States) in Expanded Modes
T1
tcyc
tCH
T2
T3
tCL
ø
tAD
tCf
tCr
A15 to A0
tASD
tAS1
tSD
tAH
AS, RD
tACC
D7 to D0
(read)
tWSD
tWSW
tAS2
tRDH
tRDS
tSD
tAH
WR
tWDD
tWDS
tWDH
D7 to D0
(write)
Figure 19-4 Basic Bus Cycle (without Wait States) in Expanded Modes
379
(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes
T1
T2
T3
T4
ø
A15 to A0
AS, RD
D7 to D0
(read)
WR
D7 to D0
(write)
tWTS
tWTH
tWTS
tWTH
WAIT
Figure 19-5 Basic Bus Cycle (with 1 Wait State) in Expanded Modes
380
19.3.2
Control Signal Timing
(1) Reset Input Timing
ø
tRESS
tRESS
RES
tRESW
Figure 19-6 Reset Input Timing
(2) Interrupt Input Timing
ø
tNMIS tNMIH
NMI, IRQE
tNMIS
IRQL
Note: i = 0 to 2, 6; IRQE: IRQi when edge-sensed; IRQL: IRQi when level-sensed
tNMIW
NMI, IRQi
Figure 19-7 Interrupt Input Timing
381
(3) Clock Settling Timing
ø
VCC
STBY
tOSC1
tOSC1
RES
Figure 19-8 Clock Settling Timing
(4) Clock Settling Timing for Recovery from Software Standby Mode
ø
NMI
IRQi
(i = 0 to 2, 6)
tOSC2
Figure 19-9 Clock Settling Timing for Recovery from Software Standby Mode
382
19.3.3
16-Bit Free-Running Timer Timing
(1) Free-Running Timer Input/Output Timing
ø
Free-running
counter
Compare-match
tFTOD
FTOA, FTOB
tFTIS
FTI
Figure 19-10 Free-Running Timer Input/Output Timing
(2) External Clock Input Timing for Free-Running Timer
ø
tFTCS
FTCI
tFTCWL
tFTCWH
Figure 19-11 External Clock Input Timing for Free-Running Timer
383
19.3.4
8-Bit Timer Timing
(1) 8-Bit Timer Output Timing
ø
Timer
counter
Compare-match
tTMOD
TMO1, TMO0
TMOx
Figure 19-12 8-Bit Timer Output Timing
(2) 8-Bit Timer Clock Input Timing
ø
tTMCS
TMCI1,
TMCI0,
FBACKI
tTMCS
tTMCWL
tTMCWH
Figure 19-13 8-Bit Timer Clock Input Timing
384
(3) 8-Bit Timer Reset Input Timing
ø
tTMRS
TMRI1, TMRI0
FBACKI
Timer counter
N
H'00
Figure 19-14 8-Bit Timer Reset Input Timing
19.3.5
Pulse Width Modulation Timer Output Timing
ø
Timer
counter
Compare-match
tPWOD
PW0 to PW15
Figure 19-15 Pulse Width Modulation Timer Output Timing
385
19.3.6
Serial Communication Interface Timing
(1) SCI Input/Output Timing
tScyc
Serial clock
SCK1, SCK0
tTXD
Transmit data
TxD1, TxD0
tRXS tRXH
Receive data
RxD1, RxD0
Figure 19-16 SCI Input/Output Timing (Synchronous Mode)
(2) SCI Input Clock Timing
tSCKW
SCK1, SCK0
tScyc
Figure 19-17 SCI Input Clock Timing
386
19.3.7
I/O Port Timing
T1
T2
T3
ø
tPRS
tPRH
Port 1 to port 7
(input)
tPWD
Port 1 to port 7*
(output)
Note: * Except P46
Figure 19-18 I/O Port Input/Output Timing
387
19.3.8
Host Interface Timing
(1) Host Interface Read Timing
CS/HA0
HA0
tHAR
tHRPW
tHRA
IOR
tHRF
tHRD
HDB7 to HDB0
Effective data
tHIRQ
HIRQi*
(i = 1, 11, 12)
Note: * Rising edge timing is the same as in port 4 output timing. Refer to figure 19-18.
Figure 19-19 Host Interface Read Timing
(2) Host Interface Write Timing
CS/HA0
HA0
tHAW
tHWPW
tHWA
IOW
tHDW
tHWD
HDB7 to HDB0
tHGA
GA20
Figure 19-20 Host Interface Write Timing
388
19.3.9
I2C Bus Interface (Option) Timing
VIH
SDA
VIL
tBUF
tSTAH
tSCLH
tSTAS
tSP tSTOS
SCL
P*
S*
tSf
Sr*
tSCLL
tSDAS
tSr
tSCL
tSDAH
Note: * Conditions S, P, and Sr are defined as follows:
S: Start condition
P: Stop condition
Sr: Resend start condition
Figure 19-21 I 2C Bus Interface Input/Output Timing
389
19.3.10 External Clock Output Timing
VCC
2.7 V
STBY
VIH
EXTAL
ø (internal and
external)
RES
tDEXT*
Note: * tDEXT includes a 10 tcyc RES pulse width (tRESW).
Figure 19-22 External Clock Output Settling Delay Timing
390
Appendix A CPU Instruction Set
A.1
Instruction Set List
Operation Notation
Rd8/16
General register (destination) (8 or 16 bits)
Rs8/16
General register (source) (8 or 16 bits)
Rn8/16
General register (8 or 16 bits)
CCR
Condition code register
N
N (negative) flag in CCR
Z
Z (zero) flag in CCR
V
V (overflow) flag in CCR
C
C (carry) flag in CCR
PC
Program counter
SP
Stack pointer
#xx:3/8/16
Immediate data (3, 8, or 16 bits)
d:8/16
Displacement (8 or 16 bits)
@aa:8/16
Absolute address (8 or 16 bits)
+
Addition
–
Subtraction
×
Multiplication
÷
Division
∧
AND logical
∨
OR logical
⊕
Exclusive OR logical
→
Move
—
Not
Condition Code Notation
↕
Modified according to the instruction result
*
Undetermined (unpredictable)
0
Always cleared to 0
—
Not affected by the instruction result
391
Table A-1 Instruction Set
MOV.B #xx:8, Rd
B #xx:8 → Rd8
MOV.B Rs, Rd
B Rs8 → Rd8
MOV.B @Rs, Rd
B @Rs16 → Rd8
MOV.B @(d:16, Rs), Rd
B @(d:16, Rs16)→ Rd8
MOV.B @Rs+, Rd
B @Rs16 → Rd8
Rs16+1 → Rs16
MOV.B @aa:8, Rd
B @aa:8 → Rd8
MOV.B @aa:16, Rd
B @aa:16 → Rd8
MOV.B Rs, @Rd
B Rs8 → @Rd16
I H N Z V C
No. of States*
Condition Code
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
Rn
@Rn
@(d:16, Rn)
Operation
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
— — ↕
↕
0 — 2
— — ↕
↕
0 — 2
— — ↕
↕
0 — 4
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
2
— — ↕
↕
0 — 4
4
— — ↕
↕
0 — 6
— — ↕
↕
0 — 4
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
2
2
2
4
2
2
MOV.B Rs, @(d:16, Rd)
B Rs8 → @(d:16, Rd16)
MOV.B Rs, @–Rd
B Rd16–1 → Rd16
Rs8 → @Rd16
MOV.B Rs, @aa:8
B Rs8 → @aa:8
2
— — ↕
↕
0 — 4
MOV.B Rs, @aa:16
B Rs8 → @aa:16
4
— — ↕
↕
0 — 6
MOV.W #xx:16, Rd
W #xx:16 → Rd
— — ↕
↕
0 — 4
MOV.W Rs, Rd
W Rs16 → Rd16
— — ↕
↕
0 — 2
MOV.W @Rs, Rd
W @Rs16 → Rd16
— — ↕
↕
0 — 4
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
— — ↕
↕
0 — 4
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
— — ↕
↕
0 — 6
4
2
4
2
2
MOV.W @(d:16, Rs), Rd W @(d:16, Rs16) → Rd16
MOV.W @Rs+, Rd
W @Rs16 → Rd16
Rs16+2 → Rs16
MOV.W @aa:16, Rd
W @aa:16 → Rd16
MOV.W Rs, @Rd
W Rs16 → @Rd16
MOV.W Rs, @(d:16, Rd) W Rs16 → @(d:16, Rd16)
MOV.W Rs, @–Rd
W Rd16–2 → Rd16
Rs16 → @Rd16
MOV.W Rs, @aa:16
W Rs16 → @aa:16
POP Rd
W @SP → Rd16
SP+2 → SP
392
4
2
4
2
4
2
4
2
Table A-1 Instruction Set (cont)
PUSH Rs
W SP–2 → SP
Rs16 → @SP
MOVFPE @aa:16, Rd
B Not supported
MOVTPE Rs, @aa:16
B Not supported
ADD.B #xx:8, Rd
B Rd8+#xx:8 → Rd8
ADD.B Rs, Rd
B Rd8+Rs8 → Rd8
ADD.W Rs, Rd
W Rd16+Rs16 → Rd16
ADDX.B #xx:8, Rd
B Rd8+#xx:8+C → Rd8
ADDX.B Rs, Rd
B Rd8+Rs8+C → Rd8
ADDS.W #1, Rd
I H N Z V C
No. of States*
Condition Code
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
@Rn
@(d:16, Rn)
#xx:8/16
Operation
Rn
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
— — ↕
↕
0 — 6
— ↕
↕
↕
↕
↕
2
2
— ↕
↕
↕
↕
↕
2
2
— (1) ↕
↕
↕
↕
2
— ↕
↕ (2) ↕
↕
2
2
— ↕
↕ (2) ↕
↕
2
W Rd16+1 → Rd16
2
— — — — — — 2
ADDS.W #2, Rd
W Rd16+2 → Rd16
2
— — — — — — 2
INC.B Rd
B Rd8+1 → Rd8
2
— — ↕
↕
↕ — 2
DAA.B Rd
B Rd8 decimal adjust →Rd8
2
— *
↕
↕
* (3) 2
SUB.B Rs, Rd
B Rd8–Rs8 → Rd8
2
— ↕
↕
↕
↕
↕
2
SUB.W Rs, Rd
W Rd16–Rs16 → Rd16
2
— (1) ↕
↕
↕
↕
2
SUBX.B #xx:8, Rd
B Rd8–#xx:8–C → Rd8
— ↕
↕ (2) ↕
↕
2
SUBX.B Rs, Rd
B Rd8–Rs8–C → Rd8
2
— ↕
↕ (2) ↕
↕
2
SUBS.W #1, Rd
W Rd16–1 → Rd16
2
— — — — — — 2
SUBS.W #2, Rd
W Rd16–2 → Rd16
2
— — — — — — 2
DEC.B Rd
B Rd8–1 → Rd8
2
— — ↕
↕
↕ — 2
DAS.B Rd
B Rd8 decimal adjust →Rd8
2
— *
↕
↕
* — 2
NEG.B Rd
B 0–Rd → Rd
2
— ↕
↕
↕
↕
↕
2
CMP.B #xx:8, Rd
B Rd8–#xx:8
— ↕
↕
↕
↕
↕
2
CMP.B Rs, Rd
B Rd8–Rs8
2
— ↕
↕
↕
↕
↕
2
CMP.W Rs, Rd
W Rd16–Rs16
2
— (1) ↕
↕
↕
↕
2
MULXU.B Rs, Rd
B Rd8 × Rs8 → Rd16
2
— — — — — — 14
2
2
2
2
2
393
Table A-1 Instruction Set (cont)
DIVXU.B Rs, Rd
B Rd16÷Rs8 → Rd16
(RdH: remainder,
RdL: quotient)
AND.B #xx:8, Rd
B Rd8∧#xx:8 → Rd8
AND.B Rs, Rd
B Rd8∧Rs8 → Rd8
OR.B #xx:8, Rd
B Rd8∨#xx:8 → Rd8
OR.B Rs, Rd
B Rd8∨Rs8 → Rd8
XOR.B #xx:8, Rd
B Rd8⊕#xx:8 → Rd8
XOR.B Rs, Rd
B Rd8⊕Rs8 → Rd8
NOT.B Rd
B Rd → Rd
SHAL.B Rd
B
SHLL.B Rd
B
B
No. of States*
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
Rn
0 — 2
— — ↕
↕
0 — 2
2
— — ↕
↕
0 — 2
2
— — ↕
↕
0 — 2
2
— — ↕
↕
↕
↕
2
2
— — ↕
↕
0 ↕
2
0
2
— — ↕
↕
0 ↕
2
C
2
— — 0 ↕
0 ↕
2
2
— — ↕
↕
0 ↕
2
2
— — ↕
↕
0 ↕
2
2
— — ↕
↕
0 ↕
2
2
— — ↕
↕
0 ↕
2
b0
b0
C
b0
C
b0
C
b0
B
C
b7
394
0 — 2
↕
b0
0
b7
ROTR.B Rd
↕
— — ↕
2
B
B
— — ↕
2
C
b7
ROTL.B Rd
0 — 2
2
b7
ROTXR.B Rd
↕
b0
b7
ROTXL.B Rd
— — ↕
C
b7
SHLR.B Rd
— — (6) (7) — — 14
0 — 2
2
B
B
I H N Z V C
↕
0
b7
Condition Code
— — ↕
2
C
b7
SHAR.B Rd
2
@Rn
@(d:16, Rn)
Operation
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
b0
Table A-1 Instruction Set (cont)
BSET #xx:3, Rd
B (#xx:3 of Rd8) ← 1
BSET #xx:3, @Rd
B (#xx:3 of @Rd16) ← 1
BSET #xx:3, @aa:8
B (#xx:3 of @aa:8) ← 1
BSET Rn, Rd
B (Rn8 of Rd8) ← 1
BSET Rn, @Rd
B (Rn8 of @Rd16) ← 1
BSET Rn, @aa:8
B (Rn8 of @aa:8) ← 1
BCLR #xx:3, Rd
B (#xx:3 of Rd8) ← 0
BCLR #xx:3, @Rd
B (#xx:3 of @Rd16) ← 0
BCLR #xx:3, @aa:8
B (#xx:3 of @aa:8) ← 0
BCLR Rn, Rd
B (Rn8 of Rd8) ← 0
BCLR Rn, @Rd
B (Rn8 of @Rd16) ← 0
BCLR Rn, @aa:8
B (Rn8 of @aa:8) ← 0
BNOT #xx:3, Rd
B (#xx:3 of Rd8) ←
(#xx:3 of Rd8)
BNOT #xx:3, @Rd
B (#xx:3 of @Rd16) ←
(#xx:3 of @Rd16)
BNOT #xx:3, @aa:8
B (#xx:3 of @aa:8) ←
(#xx:3 of @aa:8)
BNOT Rn, Rd
B (Rn8 of Rd8) ←
(Rn8 of Rd8)
BNOT Rn, @Rd
B (Rn8 of @Rd16) ←
(Rn8 of @Rd16)
BNOT Rn, @aa:8
B (Rn8 of @aa:8) ←
(Rn8 of @aa:8)
BTST #xx:3, Rd
B (#xx:3 of Rd8) → Z
BTST #xx:3, @Rd
B (#xx:3 of @Rd16) → Z
BTST #xx:3, @aa:8
B (#xx:3 of @aa:8) → Z
BTST Rn, Rd
B (Rn8 of Rd8) → Z
2
No. of States*
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
— — — — — — 8
— — — ↕ — — 2
2
— — — ↕ — — 6
4
4
2
Condition Code
I H N Z V C
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
@Rn
@(d:16, Rn)
#xx:8/16
Operation
Rn
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
— — — ↕ — — 6
— — — ↕ — — 2
395
Table A-1 Instruction Set (cont)
BTST Rn, @Rd
B (Rn8 of @Rd16) → Z
BTST Rn, @aa:8
B (Rn8 of @aa:8) → Z
BLD #xx:3, Rd
B (#xx:3 of Rd8) → C
BLD #xx:3, @Rd
B (#xx:3 of @Rd16) → C
BLD #xx:3, @aa:8
B (#xx:3 of @aa:8) → C
BILD #xx:3, Rd
B (#xx:3 of Rd8) → C
BILD #xx:3, @Rd
B (#xx:3 of @Rd16) → C
BILD #xx:3, @aa:8
B (#xx:3 of @aa:8) → C
BST #xx:3, Rd
B C → (#xx:3 of Rd8)
BST #xx:3, @Rd
B C → (#xx:3 of @Rd16)
BST #xx:3, @aa:8
B C → (#xx:3 of @aa:8)
BIST #xx:3, Rd
B C → (#xx:3 of Rd8)
BIST #xx:3, @Rd
B C → (#xx:3 of @Rd16)
BIST #xx:3, @aa:8
B C → (#xx:3 of @aa:8)
BAND #xx:3, Rd
B C∧(#xx:3 of Rd8) → C
BAND #xx:3, @Rd
B C∧(#xx:3 of @Rd16) → C
BAND #xx:3, @aa:8
B C∧(#xx:3 of @aa:8) → C
BIAND #xx:3, Rd
B C∧(#xx:3 of Rd8) → C
BIAND #xx:3, @Rd
B C∧(#xx:3 of @Rd16) → C
BIAND #xx:3, @aa:8
B C∧(#xx:3 of @aa:8) → C
BOR #xx:3, Rd
B C∨(#xx:3 of Rd8) → C
BOR #xx:3, @Rd
B C∨(#xx:3 of @Rd16) → C
BOR #xx:3, @aa:8
B C∨(#xx:3 of @aa:8) → C
BIOR #xx:3, Rd
B C∨(#xx:3 of Rd8) → C
BIOR #xx:3, @Rd
B C∨(#xx:3 of @Rd16) → C
BIOR #xx:3, @aa:8
B C∨(#xx:3 of @aa:8) → C
396
I H N Z V C
No. of States*
Condition Code
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
Rn
@Rn
@(d:16, Rn)
Operation
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
— — — ↕ — — 6
4
4
2
4
4
2
4
4
2
— — — ↕ — — 6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — — 2
4
— — — — — — 8
4
2
— — — — — — 8
— — — — — — 2
4
— — — — — — 8
4
2
4
4
2
4
4
2
4
4
2
4
4
— — — — — — 8
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
Table A-1 Instruction Set (cont)
I H N Z V C
No. of States*
Condition Code
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
— — — — — ↕
2
— — — — — ↕
6
— — — — — ↕
6
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
@Rn
@(d:16, Rn)
#xx:8/16
Branching
Condition
Addressing Mode/
Instruction Length (Bytes)
Rn
Mnemonic
Operand Size
Operation
BXOR #xx:3, Rd
B C⊕(#xx:3 of Rd8) → C
BXOR #xx:3, @Rd
B C⊕(#xx:3 of @Rd16) → C
BXOR #xx:3, @aa:8
B C⊕(#xx:3 of @aa:8) → C
BIXOR #xx:3, Rd
B C⊕(#xx:3 of Rd8) → C
BIXOR #xx:3, @Rd
B C⊕(#xx:3 of @Rd16) → C
BIXOR #xx:3, @aa:8
B C⊕(#xx:3 of @aa:8) → C
BRA d:8 (BT d:8)
— PC ← PC+d:8
2
— — — — — — 4
BRN d:8 (BF d:8)
— PC ← PC+2
2
— — — — — — 4
BHI d:8
— If
condition
— is true
then
— PC ←
PC+d:8
—
else next;
C∨Z=0
2
— — — — — — 4
C∨Z=1
2
— — — — — — 4
C=0
2
— — — — — — 4
C=1
2
— — — — — — 4
BNE d:8
—
Z=0
2
— — — — — — 4
BEQ d:8
—
Z=1
2
— — — — — — 4
BVC d:8
—
V=0
2
— — — — — — 4
BVS d:8
—
V=1
2
— — — — — — 4
BPL d:8
—
N=0
2
— — — — — — 4
BMI d:8
—
N=1
2
— — — — — — 4
BGE d:8
—
N⊕V = 0
2
— — — — — — 4
BLT d:8
—
N⊕V = 1
2
— — — — — — 4
BGT d:8
—
Z ∨ (N⊕V) = 0
2
— — — — — — 4
BLE d:8
—
Z ∨ (N⊕V) = 1
2
— — — — — — 4
JMP @Rn
— PC ← Rn16
JMP @aa:16
— PC ← aa:16
JMP @@aa:8
— PC ← @aa:8
BLS d:8
BCC d:8 (BHS d:8)
BCS d:8 (BLO d:8)
2
4
4
2
4
4
2
— — — — — — 4
4
— — — — — — 6
2
— — — — — — 8
397
Table A-1 Instruction Set (cont)
I H N Z V C
No. of States*
Condition Code
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
Rn
@Rn
@(d:16, Rn)
Operation
#xx:8/16
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
BSR d:8
— SP–2 → SP
PC → @SP
PC ← PC+d:8
JSR @Rn
— SP–2 → SP
PC → @SP
PC ← Rn16
JSR @aa:16
— SP–2 → SP
PC → @SP
PC ← aa:16
JSR @@aa:8
— SP–2 → SP
PC → @SP
PC ← @aa:8
RTS
— PC ← @SP
SP+2 → SP
2 — — — — — — 8
RTE
— CCR ← @SP
SP+2 → SP
PC ← @SP
SP+2 → SP
2 ↕
SLEEP
— Transition to power-down
state
2 — — — — — — 2
LDC #xx:8, CCR
B #xx:8 → CCR
LDC Rs, CCR
B Rs8 → CCR
STC CCR, Rd
B CCR → Rd8
ANDC #xx:8, CCR
B CCR∧#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕
2
ORC #xx:8, CCR
B CCR∨#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕
2
XORC #xx:8, CCR
B CCR⊕#xx:8 → CCR
2
↕
↕
↕
↕
↕
↕
2
NOP
— PC ← PC+2
398
2
— — — — — — 6
2
— — — — — — 6
4
— — — — — — 8
2
— — — — — — 8
↕
↕
↕
↕
↕ 10
↕
↕
↕
↕
↕
↕
2
2
↕
↕
↕
↕
↕
↕
2
2
— — — — — — 2
2
2 — — — — — — 2
Table A-1 Instruction Set (cont)
EEPMOV
— if R4L≠0
Repeat @R5 → @R6
R5+1 → R5
R6+1 → R6
R4L–1 → R4L
Until R4L=0
else next;
I H N Z V C
No. of States*
Condition Code
@@aa
—
@–Rn/@Rn+
@aa:8/16
@(d:8, PC)
@Rn
@(d:16, Rn)
#xx:8/16
Operation
Rn
Mnemonic
Operand Size
Addressing Mode/
Instruction Length (Bytes)
4 — — — — — — (4)
Notes: The number of states is the number of states required for execution when the instruction
and its operands are located in on-chip memory.
(1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.
(2) If the result is zero, the previous value of the flag is retained: otherwise the flag is
cleared to 0.
(3) Set to 1 if decimal adjustment produces a carry; otherwise cleared to 0.
(4) The number of states required for execution is 4n + 8 (n = value of R4L).
(5) These instructions are not supported by the H8/3217 Series.
(6) Set to 1 if the divisor is negative: otherwise cleared to 0.
(7) Cleared to 0 if the divisor is not zero; set to 1 if the divisor is zero.
399
A.2
Operation Code Map
Table A-2 is a map of the operation codes contained in the first byte of the instruction code (bits
15 to 8 of the first instruction word).
Some pairs of instructions have identical first bytes. These instructions are differentiated by the
first bit of the second byte (bit 7 of the first instruction word).
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 0.
Instruction when first bit of byte 2 (bit 7 of first instruction word) is 1.
400
SLEEP
8
BVC
OR
XOR
AND
MOV
C
D
E
F
SUB
ADD
BVS
9
MOV
JMP
BPL
DEC
INC
A
Notes: 1. The PUSH and POP instructions are identical in machine language to MOV instructions.
2. The BT, BF, BHS, and BLO instructions are identical in machine language to BRA, BRN, BCC, and BCS, respectively.
SUBX
BILD
B
BIAND
BAND
BIST
BLD
BST
BEQ
CMP
BIXOR
BXOR
RTE
BNE
MOV
NEG
NOT
LDC
7
A
BIOR
BOR
BSR
BCS*2
AND
ANDC
XORC
XOR
6
5
ADDX
BTS
RTS
BCC*2
OR
ORC
4
9
BCLR
BLS
ROTR
ROTXR
LDC
3
ADD
BNOT
BHI
ROTL
ROTXL
STC
2
8
7
BSET
DIVXU
MULXU
5
6
BRN*2
SHAR
BRA*2
SHAL
SHLR
NOP
SHLL
1
0
4
3
2
1
0
Low
C
BGE
EEPMOV
MOV*1
BMI
SUBS
ADDS
B
JSR
BGT
SUBX
CMP
BLT
ADDX
E
MOV
D
Bit manipulation instructions
;
High
BLE
DAS
DAA
F
Table A-2
Operation Code Map
401
A.3
Number of States Required for Execution
The tables below can be used to calculate the number of states required for instruction execution.
Table A-3 indicates the number of states required for each cycle (instruction fetch, branch address
read, stack operation, byte data access, word data access, internal operation). Table A-4 indicates
the number of cycles of each type occurring in each instruction. The total number of states
required for execution of an instruction can be calculated from these two tables as follows:
Execution states = I × S I + J × S J + K × S K + L × S L + M × S M + N × S N
Examples: Mode 1 (on-chip ROM disabled), stack located in external memory, 1 wait state
inserted in external memory access.
1.
BSET #0, @FFC7
From table A-4: I = L = 2, J = K = M = N= 0
From table A-3: SI = 8, SL = 3
Number of states required for execution: 2 × 8 + 2 × 3 =22
2.
JSR @@30
From table A-4: I = 2, J = K = 1, L = M = N = 0
From table A-3: SI = SJ = SK = 8
Number of states required for execution: 2 × 8 + 1 × 8 + 1 × 8 = 32
Table A-3
Number of States Taken by Each Cycle in Instruction Execution
Access location
Execution Status
(Instruction Cycle)
On-Chip Memory
On-Chip Reg. Field
External Memory
2
6
6 + 2m
Instruction fetch
SI
Branch address read
SJ
Stack operation
SK
Byte data access
SL
3
3+m
Word data access
SM
6
6 + 2m
Internal operation
SN
1
1
1
Note: m: Number of wait states inserted in access to external device.
402
Table A-4
Number of Cycles in Each Instruction
Branch
Address
Read
J
Byte
Stack
Data
Operation Access
K
L
Instruction Mnemonic
Instruction
Fetch
I
ADD
ADD.B #xx:8, Rd
1
ADD.B Rs, Rd
1
ADD.W Rs, Rd
1
ADDS
ADDS.W #1/2, Rd
1
ADDX
ADDX.B #xx:8, Rd
ADDX.B Rs, Rd
1
AND.B #xx:8, Rd
1
AND.B Rs, Rd
1
ANDC
ANDC #xx:8, CCR
1
BAND
BAND #xx:3, Rd
1
BAND #xx:3, @Rd
2
1
BAND #xx:3, @aa:8
2
1
BRA d:8 (BT d:8)
2
BRN d:8 (BF d:8)
2
BHI d:8
2
BLS d:8
2
BCC d:8 (BHS d:8)
2
BCS d:8 (BLO d:8)
2
BNE d:8
2
BEQ d:8
2
BVC d:8
2
BVS d:8
2
BPL d:8
2
BMI d:8
2
BGE d:8
2
BLT d:8
2
BGT d:8
2
BLE d:8
2
AND
Bcc
Word
Data
Access
M
Internal
Operation
N
1
403
Table A-4
Number of Cycles in Each Instruction (cont)
Branch
Address
Read
J
Byte
Stack
Data
Operation Access
K
L
Instruction Mnemonic
Instruction
Fetch
I
BCLR
BCLR #xx:3, Rd
1
BCLR #xx:3, @Rd
2
2
BCLR #xx:3, @aa:8
2
2
BCLR Rn, Rd
1
BCLR Rn, @Rd
2
2
BCLR Rn, @aa:8
2
2
BIAND #xx:3, Rd
1
BIAND #xx:3, @Rd
2
1
BIAND #xx:3, @aa:8
2
1
BILD #xx:3, Rd
1
BILD #xx:3, @Rd
2
1
BILD #xx:3, @aa:8
2
1
BIOR #xx:3, Rd
1
BIOR #xx:3, @Rd
2
1
BIOR #xx:3, @aa:8
2
1
BIST #xx:3, Rd
1
BIST #xx:3, @Rd
2
2
BIST #xx:3, @aa:8
2
2
BIXOR #xx:3, Rd
1
BIXOR #xx:3, @Rd
2
1
BIXOR #xx:3, @aa:8
2
1
BLD #xx:3, Rd
1
BLD #xx:3, @Rd
2
1
BLD #xx:3, @aa:8
2
1
BNOT #xx:3, Rd
1
BNOT #xx:3, @Rd
2
2
BNOT #xx:3, @aa:8
2
2
BNOT Rn, Rd
1
BNOT Rn, @Rd
2
2
BNOT Rn, @aa:8
2
2
BIAND
BILD
BIOR
BIST
BIXOR
BLD
BNOT
404
Word
Data
Access
M
Internal
Operation
N
Table A-4
Number of Cycles in Each Instruction (cont)
Branch
Address
Read
J
Byte
Stack
Data
Operation Access
K
L
Instruction Mnemonic
Instruction
Fetch
I
BOR
BOR #xx:3, Rd
1
BOR #xx:3, @Rd
2
1
BOR #xx:3, @aa:8
2
1
BSET #xx:3, Rd
1
BSET #xx:3, @Rd
2
2
BSET #xx:3, @aa:8
2
2
BSET Rn, Rd
1
BSET Rn, @Rd
2
2
BSET Rn, @aa:8
2
2
BSR
BSR d:8
2
BST
BST #xx:3, Rd
1
BST #xx:3, @Rd
2
2
BST #xx:3, @aa:8
2
2
BTST #xx:3, Rd
1
BTST #xx:3, @Rd
2
1
BTST #xx:3, @aa:8
2
1
BTST Rn, Rd
1
BTST Rn, @Rd
2
1
BTST Rn, @aa:8
2
1
BXOR #xx:3, Rd
1
BXOR #xx:3, @Rd
2
1
BXOR #xx:3, @aa:8
2
1
CMP.B #xx:8, Rd
1
CMP.B Rs, Rd
1
CMP.W Rs, Rd
1
DAA
DAA.B Rd
1
DAS
DAS.B Rd
1
DEC
DEC.B Rd
1
DIVXU
DIVXU.B Rs, Rd
1
EEPMOV
EEPMOV
2
INC
INC.B Rd
1
BSET
BTST
BXOR
CMP
Word
Data
Access
M
Internal
Operation
N
1
12
2n + 2*
1
405
Table A-4
Number of Cycles in Each Instruction (cont)
Branch
Address
Read
J
Byte
Stack
Data
Operation Access
K
L
Word
Data
Access
M
Instruction Mnemonic
Instruction
Fetch
I
JMP
JMP @Rn
2
JMP @aa:16
2
JMP @@aa:8
2
JSR @Rn
2
1
JSR @aa:16
2
1
JSR @@aa:8
2
LDC #xx:8, CCR
1
LDC Rs, CCR
1
MOV.B #xx:8, Rd
1
MOV.B Rs, Rd
1
MOV.B @Rs, Rd
1
1
MOV.B @(d:16,Rs), Rd
2
1
MOV.B @Rs+, Rd
1
1
MOV.B @aa:8, Rd
1
1
MOV.B @aa:16, Rd
2
1
MOV.B Rs, @Rd
1
1
MOV.B Rs, @(d:16, Rd)
2
1
MOV.B Rs, @–Rd
1
1
MOV.B Rs, @aa:8
1
1
MOV.B Rs, @aa:16
2
1
MOV.W #xx:16, Rd
2
MOV.W Rs, Rd
1
MOV.W @Rs, Rd
1
1
MOV.W @(d:16, Rs), Rd 2
1
MOV.W @Rs+, Rd
1
1
MOV.W @aa:16, Rd
2
1
MOV.W Rs, @Rd
1
1
MOV.W Rs, @(d:16, Rd) 2
1
MOV.W Rs, @–Rd
1
1
MOV.W Rs, @aa:16
2
1
MOVFPE @aa:16, Rd
Not
supported
JSR
LDC
MOV
MOVFPE
406
Internal
Operation
N
2
1
1
2
2
1
2
2
2
2
Table A-4
Number of Cycles in Each Instruction (cont)
Instruction Mnemonic
Instruction
Fetch
I
Branch
Address
Read
J
Byte
Stack
Data
Operation Access
K
L
Word
Data
Access
M
Internal
Operation
N
MOVTPE
MOVTPE Rs, @aa:16
Not
supported
MULXU
MULXU.B Rs, Rd
1
NEG
NEG.B Rd
1
NOP
NOP
1
NOT
NOT.B Rd
1
OR
OR.B #xx:8, Rd
1
OR.B Rs, Rd
1
ORC #xx:8, CCR
1
ROTL
ROTL.B Rd
1
ROTR
ROTR.B Rd
1
ROTXL
ROTXL.B Rd
1
ROTXR
ROTXR.B Rd
1
RTE
RTE
2
2
2
RTS
RTS
2
1
2
SHAL
SHAL.B Rd
1
SHAR
SHAR.B Rd
1
SHLL
SHLL.B Rd
1
SHLR
SHLR.B Rd
1
SLEEP
SLEEP
1
STC
STC CCR, Rd
1
SUB
SUB.B Rs, Rd
1
SUB.W Rs, Rd
1
SUBS
SUBS.W #1/2, Rd
1
SUBX
SUBX.B #xx:8, Rd
1
SUBX.B Rs, Rd
1
XOR.B #xx:8, Rd
1
XOR.B Rs, Rd
1
XORC #xx:8, CCR
1
ORC
XOR
XORC
12
Note: All values left blank are zero.
* n: Initial value in R4L. Source and destination are accessed n + 1 times each.
407
Appendix B Register Field
B.1
Register Addresses and Bit Names
B.1.1
I/O Registers in Maximum Specification (Except H8/3212 and H8/3202)
Address
(Last
Register
Byte)
Name
Bit 7
Bit Names
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'80
Module
Name
External
memory
(in expanded
modes)
H'81
H'82
H'83
H'84
H'85
H'86
H'87
H'88
H'89
H'8A
H'8B
H'8C
H'8D
H'8E
H'8F
H'90
TCR
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
H'91
TCSR
ICF
OCFB
OCFA
OVF
OLVLB
OLVLA
IEDG
CCLRA
H'92
FRCH
H'93
FRCL
H'94
OCRAH
H'95
OCRAL
H'96
OCRBH
H'97
OCRBL
H'98
ICRH
H'99
ICRL
408
FRT
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'9A
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
TMRX
H'9B
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'9C
TCORA
H'9D
TCORB
H'9E
TCNT
H'9F
TCONR
SMOD1 SMOD0 CLMOD INVV
SCON1
SCON0
INVI
INVO
Timer
connection
H'A0
ICCR
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
IIC0
H'A1
ICSR
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
H'A2
ICDR
H'A3
ICMR/
SAR
MLS/
SVA6
WAIT/
SVA5
—/
SVA4
—/
SVA3
—/
SVA2
BC2/
SVA1
BC1/
SVA0
BC0/
FS
H'A4
ICCR
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
H'A5
ICSR
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
H'A6
ICDR
H'A7
ICMR/
SAR
MLS/
SVA6
WAIT/
SVA5
—/
SVA4
—/
SVA3
—/
SVA2
BC2/
SVA1
BC1/
SVA0
BC0/
FS
H'A8
SEDGR
VEDG
HEDG
CEDG
FEDG
—
—
—
—
Timer
connection
H'AA
TCSR/
TCNT
OVF
WT/IT
TME
—
RST/
NMI
CKS2
CKS1
CKS0
WDT
H'AB
TCNT
H'AC
P1PCR
P17PCR P16PCR P15PCR P14PCR P13PCR P12PCR P11PCR P10PCR Port 1
H'AD
P2PCR
P27PCR P26PCR P25PCR P24PCR P23PCR P22PCR P21PCR P20PCR Port 2
H'AE
P3PCR
P37PCR P36PCR P35PCR P34PCR P33PCR P32PCR P31PCR P30PCR Port 3
H'B0
P1DDR
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR Port 1
H'B1
P2DDR
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR Port 2
HB2
P1DR
P17
P16
P15
P14
P13
P12
P11
P10
Port 1
H'B3
P2DR
P27
P26
P25
P24
P23
P22
P21
P20
Port 2
H'B4
P3DDR
P37DDR P36DDR P35DDR P34DDR P33DDR P32DDR P31DDR P30DDR Port 3
H'B5
P4DDR
P47DDR P46DDR P45DDR P44DDR P43DDR P42DDR P41DDR P40DDR Port 4
H'B6
P3DR
P37
P36
P35
P34
P33
P32
P31
P30
Port 3
H'B7
P4DR
P47
P46
P45
P44
P43
P42
P41
P40
Port 4
Bit Names
IIC1
H'A9
H'AF
409
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
H'B8
P5DDR
—
—
P55DDR P54DDR P53DDR P52DDR P51DDR P50DDR Port 5
H'B9
P6DDR
—
P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DDR Port 6
H'BA
P5DR
—
—
P53
P52
P51
P50
Port 5
H'BB
P6DR
—/P73
P66/P72 P65/P71 P64/P70 P63
P62
P61
P60
Port 6
H'BC
P7DDR
P77DDR P76DDR P75DDR P74DDR P73DDR P72DDR P71DDR P70DDR Port 7
H'BD
—
—
—
—
—
—
—
—
—
—
H'BE
P7DR
P77
P76
P75
P74
P73
P72
P71
P70
Port 7
H'BF
—
—
—
—
—
—
—
—
—
—
H'C2
WSCR
—
—
CLKDBL —
WMS1
WMS0
WC1
WC0
H'C3
STCR
IICS
IICX1
IICX0
SYNCE
PWCKE PWCKS ICKS1
ICKS0
H'C4
SYSCR
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
H'C5
MDCR
—
—
—
—
—
—
MDS1
MDS0
H'C6
ISCR
—
IRQ6SC —
—
—
IRQ2SC IRQ1SC IRQ0SC
H'C7
IER
—
IRQ6E
—
—
—
IRQ2E
IRQ1E
IRQ0E
H'C8
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'C9
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'CA
TCORA
H'CB
TCORB
H'CC
TCNT
H'CD
PWOERB OE15
OE14
OE13
OE12
OE11
OE10
OE9
OE8
H'CE
PWDPRB OS15
OS14
OS13
OS12
OS11
OS10
OS9
OS8
H'CF
PWDPRA OS7
OS6
OS5
OS4
OS3
OS2
OS1
OS0
H'D0
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'D1
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'D2
TCORA
H'D3
TCORB
H'D4
TCNT
H'D5
PWOERA OE7
OE6
OE5
OE4
OE3
OE2
OE1
OE0
Bit Names
P55
Bit 4
P54
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'C0
H'C1
H'D6
H'D7
410
TMR0
PWM
TMR1
PWM
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'D8
SMR
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
SCI0
H'D9
BRR
H'DA
SCR
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
H'DB
TDR
H'DC
SSR
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
H'DD
RDR
H'DE
SCMR
—
—
—
—
SDIR
SINV
—
SMIF
H'DF
—
—
—
—
—
—
—
—
—
H'E0
SMR
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
H'E1
BRR
H'E2
SCR
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
H'E3
TDR
H'E4
SSR
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
H'E5
RDR
H'E6
—
—
—
—
—
—
—
—
—
H'E7
—
—
—
—
—
—
—
—
—
Bit Names
SCI1
H'E8
H'E9
H'EA
H'EB
H'EC
H'ED
H'EE
H'EF
411
Address
(Last
Register
Byte)
Name
Bit 7
H'F0
H'F1
H'F2
H'F3
Bit Names
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
/—
/—
/—
/—
/IBFIE2
/IBFIE1
PWM
/FGA 20 E and HIF
PWDR0
/HICR
/—
PWDR1
/KMIMR
/KMIMR7 /KMIMR6 /KMIMR5 /KMIMR4 /KMIMR3 /KMIMR2 /KMIMR1 /KMIMR0
PWDR2
/KMPCR
/KM7PCR /KM6PCR /KM5PCR /KM4PCR /KM3PCR /KM2PCR /KM1PCR /KM0PCR
PWDR3
/—
/—
/—
/—
/—
/—
/—
/—
/—
H'F4
PWDR4
/IDR1
H'F5
PWDR5
/ODR1
H'F6
PWDR6
/STR1
/DBU
/DBU
/DBU
/DBU
/C/D
/DBU
/IBF
/OBF
H'F7
PWDR7
/—
/—
/—
/—
/—
/—
/—
/—
/—
H'F8
PWDR8
/—
/—
/—
/—
/—
/—
/—
/—
/—
PWDR9
/—
/—
/—
/—
/—
/—
/—
/—
/—
PWDR10
/—
/—
/—
/—
/—
/—
/—
/—
/—
PWDR11
/—
/—
/—
/—
/—
/—
/—
/—
/—
/DBU
/DBU
/DBU
/C/D
/DBU
/IBF
/OBF
/—
/—
/—
/—
/—
/—
/—
H'F9
H'FA
H'FB
H'FC
PWDR12
/IDR2
H'FD
PWDR13
/ODR2
H'FE
PWDR14
/STR2
/DBU
H'FF
PWDR15
/—
/—
Notes: FRT:
Free-running timer
TMR0: 8-bit timer channel 0
TMR1: 8-bit timer channel 1
SCI0: Serial communication interface 0
SCI1: Serial communication interface 1
PWM: Pulse width modulation timer
HIF: Host interface
412
Module
Name
Bit 6
B.1.2 H8/3212 I/O Registers
Address
(Last
Register
Byte)
Name
Bit 7
Bit Names
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'80
Module
Name
External
memory
(in expanded
modes)
H'81
H'82
H'83
H'84
H'85
H'86
H'87
H'88
H'89
H'8A
H'8B
H'8C
H'8D
H'8E
H'8F
H'90
TCR
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
H'91
TCSR
ICF
OCFB
OCFA
OVF
OLVLB
OLVLA
IEDG
CCLRA
H'92
FRCH
H'93
FRCL
H'94
OCRAH
H'95
OCRAL
H'96
OCRBH
H'97
OCRBL
H'98
ICRH
H'99
ICRL
FRT
413
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'9A
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
TMRX
H'9B
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'9C
TCORA
H'9D
TCORB
H'9E
TCNT
H'9F
TCONR
SMOD1 SMOD0 CLMOD INVV
SCON1
SCON0
INVI
INVO
Timer
connection
H'A0
ICCR
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
IIC0
H'A1
ICSR
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
H'A2
ICDR
H'A3
ICMR/
SAR
MLS/
SVA6
WAIT/
SVA5
—/
SVA4
—/
SVA3
—/
SVA2
BC2/
SVA1
BC1/
SVA0
BC0/
FS
H'A4
ICCR
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
H'A5
ICSR
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
H'A6
ICDR
H'A7
ICMR/
SAR
MLS/
SVA6
WAIT/
SVA5
—/
SVA4
—/
SVA3
—/
SVA2
BC2/
SVA1
BC1/
SVA0
BC0/
FS
H'A8
SEDGR
VEDG
HEDG
CEDG
FEDG
—
—
—
—
Timer
connection
H'AA
TCSR/
TCNT
OVF
WT/IT
TME
—
RST/
NMI
CKS2
CKS1
CKS0
WDT
H'AB
TCNT
H'AC
P1PCR
P17PCR P16PCR P15PCR P14PCR P13PCR P12PCR P11PCR P10PCR Port 1
H'AD
P2PCR
P27PCR P26PCR P25PCR P24PCR P23PCR P22PCR P21PCR P20PCR Port 2
H'AE
P3PCR
P37PCR P36PCR P35PCR P34PCR P33PCR P32PCR P31PCR P30PCR Port 3
H'B0
P1DDR
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR Port 1
H'B1
P2DDR
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR Port 2
HB2
P1DR
P17
P16
P15
P14
P13
P12
P11
P10
Port 1
H'B3
P2DR
P27
P26
P25
P24
P23
P22
P21
P20
Port 2
H'B4
P3DDR
P37DDR P36DDR P35DDR P34DDR P33DDR P32DDR P31DDR P30DDR Port 3
H'B5
P4DDR
P47DDR P46DDR P45DDR P44DDR P43DDR P42DDR P41DDR P40DDR Port 4
H'B6
P3DR
P37
P36
P35
P34
P33
P32
P31
P30
Port 3
H'B7
P4DR
P47
P46
P45
P44
P43
P42
P41
P40
Port 4
Bit Names
IIC1
H'A9
H'AF
414
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
H'B8
P5DDR
—
—
P55DDR P54DDR P53DDR P52DDR P51DDR P50DDR Port 5
H'B9
P6DDR
—
P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DDR Port 6
H'BA
P5DR
—
—
P55
P54
P53
P52
P51
P50
Port 5
H'BB
P6DR
—
P66
P65
P64
P63
P62
P61
P60
Port 6
H'BC
P7DDR
P77DDR P76DDR P75DDR P74DDR P73DDR P72DDR P71DDR P70DDR Port 7
H'BD
—
—
—
—
—
—
—
—
—
—
H'BE
P7DR
P77
P76
P75
P74
P73
P72
P71
P70
Port 7
H'BF
—
—
—
—
—
—
—
—
—
—
H'C2
WSCR
—
—
CLKDBL —
WMS1
WMS0
WC1
WC0
H'C3
STCR
IICS
IICX1
IICX0
SYNCE
PWCKE PWCKS ICKS1
ICKS0
H'C4
SYSCR
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
H'C5
MDCR
—
—
—
—
—
—
MDS1
MDS0
H'C6
ISCR
—
IRQ6SC —
—
—
IRQ2SC IRQ1SC IRQ0SC
H'C7
IER
—
IRQ6E
—
—
—
IRQ2E
IRQ1E
IRQ0E
H'C8
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'C9
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'CA
TCORA
H'CB
TCORB
H'CC
TCNT
H'CD
PWOERB OE15
OE14
OE13
OE12
OE11
OE10
OE9
OE8
H'CE
PWDPRB OS15
OS14
OS13
OS12
OS11
OS10
OS9
OS8
H'CF
PWDPRA OS7
OS6
OS5
OS4
OS3
OS2
OS1
OS0
H'D0
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'D1
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'D2
TCORA
H'D3
TCORB
H'D4
TCNT
H'D5
PWOERA OE7
OE6
OE5
OE4
OE3
OE2
OE1
OE0
Bit Names
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'C0
H'C1
TMR0
PWM
TMR1
PWM
H'D6
H'D7
415
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'D8
SMR
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
SCI0
H'D9
BRR
H'DA
SCR
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
H'DB
TDR
H'DC
SSR
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
H'DD
RDR
H'DE
SCMR
—
—
—
—
SDIR
SINV
—
SMIF
H'DF
—
—
—
—
—
—
—
—
—
H'E0
H'E1
H'E2
H'E3
H'E4
H'E5
H'E6
H'E7
H'E8
H'E9
H'EA
H'EB
H'EC
H'ED
H'EE
H'EF
416
Bit Names
Address
(Last
Register
Byte)
Name
Bit 7
H'F0
PWDR0
H'F1
PWDR1
H'F2
PWDR2
H'F3
PWDR3
H'F4
PWDR4
H'F5
PWDR5
H'F6
PWDR6
H'F7
PWDR7
H'F8
PWDR8
H'F9
PWDR9
H'FA
PWDR10
H'FB
PWDR11
H'FC
PWDR12
H'FD
PWDR13
H'FE
PWDR14
H'FF
PWDR15
Notes: FRT:
TMR0:
TMR1:
SCI0:
SCI1:
PWM:
Bit Names
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
PWM
Free-running timer
8-bit timer channel 0
8-bit timer channel 1
Serial communication interface 0
Serial communication interface 1
Pulse width modulation timer
417
B.1.3 H8/3202 I/O Registers
Address
(Last
Register
Byte)
Name
Bit 7
Bit Names
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'80
Module
Name
External
memory
(in expanded
modes)
H'81
H'82
H'83
H'84
H'85
H'86
H'87
H'88
H'89
H'8A
H'8B
H'8C
H'8D
H'8E
H'8F
H'90
TCR
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
H'91
TCSR
ICF
OCFB
OCFA
OVF
OLVLB
OLVLA
IEDG
CCLRA
H'92
FRCH
H'93
FRCL
H'94
OCRAH
H'95
OCRAL
H'96
OCRBH
H'97
OCRBL
H'98
ICRH
H'99
ICRL
418
FRT
Address
(Last
Register
Byte)
Name
Bit 7
Bit Names
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
I2C
H'9A
H'9B
H'9C
H'9D
H'9E
H'9F
H'A0
ICCR
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
H'A1
ICSR
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
H'A2
ICDR
H'A3
ICMR/
SAR
MLS/
SVA6
WAIT/
SVA5
—/
SVA4
—/
SVA3
—/
SVA2
BC2/
SVA1
BC1/
SVA0
BC0/
FS
H'AA
TCSR
OVF
WT/IT
TME
—
RST/
NMI
CKS2
CKS1
CKS0
H'AB
TCNT
H'AC
P1PCR
P17PCR P16PCR P15PCR P14PCR P13PCR P12PCR P11PCR P10PCR Port 1
H'AD
P2PCR
P27PCR P26PCR P25PCR P24PCR P23PCR P22PCR P21PCR P20PCR Port 2
H'AE
P3PCR
P37PCR P36PCR P35PCR P34PCR P33PCR P32PCR P31PCR P30PCR Port 3
H'B0
P1DDR
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR Port 1
H'B1
P2DDR
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR Port 2
HB2
P1DR
P17
P16
P15
P14
P13
P12
P11
P10
Port 1
H'B3
P2DR
P27
P26
P25
P24
P23
P22
P21
P20
Port 2
H'B4
P3DDR
P37DDR P36DDR P35DDR P34DDR P33DDR P32DDR P31DDR P30DDR Port 3
H'B5
P4DDR
P47DDR P46DDR P45DDR P44DDR P43DDR P42DDR P41DDR P40DDR Port 4
H'B6
P3DR
P37
P36
P35
P34
P33
P32
P31
P30
Port 3
H'B7
P4DR
P47
P46
P45
P44
P43
P42
P41
P40
Port 4
H'A4
H'A5
H'A6
H'A7
H'A8
H'A9
WDT
H'AF
419
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
H'B8
P5DDR
—
—
P55DDR P54DDR P53DDR P52DDR P51DDR P50DDR Port 5
H'B9
P6DDR
—
P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DDR Port 6
H'BA
P5DR
—
—
P53
P52
P51
P50
Port 5
H'BB
P6DR
—/P73
P66/P72 P65/P71 P64/P70 P63
P62
P61
P60
Port 6
H'BC
P7DDR
P77DDR P76DDR P75DDR P74DDR P73DDR P72DDR P71DDR P70DDR Port 7
H'BD
—
—
—
—
—
—
—
—
—
—
H'BE
P7DR
P77
P76
P75
P74
P73
P72
P71
P70
Port 7
H'BF
—
—
—
—
—
—
—
—
—
—
H'C2
WSCR
—
—
CLKDBL —
WMS1
WMS0
WC1
WC0
H'C3
STCR
IICS
IICX1
IICX0
SYNCE
PWCKE PWCKS ICKS1
ICKS0
H'C4
SYSCR
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
H'C5
MDCR
—
—
—
—
—
—
MDS1
MDS0
H'C6
ISCR
—
IRQ6SC —
—
—
IRQ2SC IRQ1SC IRQ0SC
H'C7
IER
—
IRQ6E
—
—
—
IRQ2E
IRQ1E
IRQ0E
H'C8
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'C9
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'CA
TCORA
H'CB
TCORB
H'CC
TCNT
Bit Names
P55
Bit 4
P54
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'C0
H'C1
TMR0
H'CD
H'CE
H'CF
H'D0
TCR
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
H'D1
TCSR
CMFB
CMFA
OVF
PWME
OS3
OS2
OS1
OS0
H'D2
TCORA
H'D3
TCORB
H'D4
TCNT
H'D5
H'D6
H'D7
420
TMR1
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Module
Name
H'D8
SMR
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
SCI0
H'D9
BRR
H'DA
SCR
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
H'DB
TDR
H'DC
SSR
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
H'DD
RDR
H'DE
SCMR
—
—
—
—
SDIR
SINV
—
SMIF
H'DF
—
—
—
—
—
—
—
—
—
H'E0
SMR
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
H'E1
BRR
H'E2
SCR
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
H'E3
TDR
H'E4
SSR
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
H'E5
RDR
H'E6
—
—
—
—
—
—
—
—
—
H'E7
—
—
—
—
—
—
—
—
—
Bit Names
SCI1
H'E8
H'E9
H'EA
H'EB
H'EC
H'ED
H'EE
H'EF
421
Address
(Last
Register
Byte)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'F0
HICR
—
—
—
—
—
IBFIE2
IBFIE1
FGA20E HIF
H'F1
KMIMR
KMIMR7 KMIMR6 KMIMR5 KMIMR4 KMIMR3 KMIMR2 KMIMR1 KMIMR0
H'F2
KMPCR
KM7PCR KM6PCR KM5PCR KM4PCR KM3PCR KM2PCR KM1PCR KM0PCR
H'F3
—
—
—
—
—
—
—
—
—
H'F4
IDR1
H'F5
ODR1
H'F6
STR1
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
H'F7
—
—
—
—
—
—
—
—
—
H'F8
—
—
—
—
—
—
—
—
—
H'F9
—
—
—
—
—
—
—
—
—
H'FA
—
—
—
—
—
—
—
—
—
H'FB
—
—
—
—
—
—
—
—
—
H'FC
IDR2
H'FD
ODR2
H'FE
STR2
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
H'FF
—
—
—
—
—
—
—
—
—
Bit Names
Notes: FRT:
Free-running timer
TMR0: 8-bit timer channel 0
TMR1: 8-bit timer channel 1
SCI0: Serial communication interface 0
SCI1: Serial communication interface 1
HIF: Host interface
422
Module
Name
B.2
Register Descriptions
Register name
Address onto
which register
is mapped
Abbreviation
of register
name
TCR—Timer Control Register
Bit No.
Initial
value
Bit
H'90
Applicable
Products
H8/3217, 3216, 3214
H8/3212, H8/3202
Name of on-chip
supporting
module
FRT
7
6
5
4
3
2
1
0
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit names
(abbreviations).
Bits marked “—”
are reserved.
Type of access permitted
R Read only
W Write only
R/W Read or write
Clock Select
0 0 Internal clock source: øP/2
0 1 Internal clock source: øP/8
1 0 Internal clock source: øP/32
1 1 External clock source: counted on rising edge
Output Enable A
0 Output compare A output is disabled
1 Output compare A output is enabled
Full name
of bit
Output Enable B
0 Output compare B output is disabled
1 Output compare B output is enabled
Timer Overflow Interrupt Enable
Description
of bit function
0 Timer overflow interrupt request (FOVI) is disabled
1 Timer overflow interrupt request (FOVI) is enabled
423
TCR—Timer Control Register
Bit
H'90
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
7
6
5
4
3
2
1
0
ICIE
OCIEB
OCIEA
OVIE
OEB
OEA
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock Select
0 0 Internal clock source: øP/2
0 1 Internal clock source: øP/8
1 0 Internal clock source: øP/32
1 1 External clock source: counted on rising edge
Output Enable A
0 Output compare A output is disabled
1 Output compare A output is enabled
Output Enable B
0 Output compare B output is disabled
1 Output compare B output is enabled
Timer Overflow Interrupt Enable
0 Timer overflow interrupt request (FOVI) is disabled
1 Timer overflow interrupt request (FOVI) is enabled
Output Compare Interrupt Enable A
0 Output compare interrupt request A (OCIA) is disabled
1 Output compare interrupt request A (OCIA) is enabled
Output Compare Interrupt Enable B
0 Output compare interrupt request B (OCIB) is disabled
1 Output compare interrupt request B (OCIB) is enabled
Input Capture Interrupt Enable
0 Input capture interrupt request (ICI) is disabled
1 Input capture interrupt request (ICI) is enabled
424
TCSR—Timer Control/Status
Register
Bit
H'91
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
7
6
5
4
3
2
1
0
ICF
OCFB
OCFA
OVF
OLVLB
OLVLA
IEDG
CCLRA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/(W) *
R/W
R/W
R/W
R/W
R/(W) *
R/(W) *
R/(W) *
Counter Clear A
0 The FRC is not cleared
1 The FRC is cleared at compare-match A
Input Edge Select
0 FRC contents are transferred to ICR on the falling edge of FTI
1 FRC contents are transferred to ICR on the rising edge of FTI
Output Level A
0 A 0 logic level is output for compare-match A
1 A 1 logic level is output for compare-match A
Output Level B
0 A 0 logic level is output for compare-match B
1 A 1 logic level is output for compare-match B
Timer Overflow
0 To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 when FRC changes from H'FFFF to H'0000
Output Compare Flag A
0 To clear OCFA, the CPU must read OCFA after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 when FRC = OCRA
Output Compare Flag B
0 To clear OCFB, the CPU must read OCFB after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 when FRC = OCRB
Input Capture Flag
0 To clear ICF, the CPU must read ICF after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 when an FTI input signal causes the FRC value to be copied to the ICR
Note: * Software can write a 0 in bits 7 to 4 to clear the flags, but cannot write a 1 in these bits.
425
FRC (H and L)—Free-Running
Counter
H'92, H'93
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Count value
OCRA (H and L)—Output
Compare Register A
H'94, H'95
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
OCRA is constantly compared with the FRC value, and
the OCFA bit is set to 1 when OCRA = FRC
OCRB (H and L)—Output
Compare Register B
H'96, H'97
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
OCRB is constantly compared with the FRC value, and
the OCFB bit is set to 1 when OCRB = FRC
426
ICR (H and L)—Input Capture
Register
H'98, H'99
H8/3217, 3216, 3214
H8/3212, H8/3202
FRT
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Contains FRC count captured on FTI input
427
TCR—Timer Control Register
Bit
H'9A
H8/3217, 3216, 3214,
H8/3212
TMRX
7
6
5
4
3
2
1
0
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock Select 2 to 0
Together with the ICKS0 and ICKS1 bits in STCR, these bits select the clock input to TCNT
TCR
Channel Bit 2 Bit 1 Bit 0
CKS2 CKS1 CKS0
0
0
0
X
0
0
1
0
1
0
0
1
1
1
0
0
1
0
1
1
1
0
1
1
1
Description
No clock source (timer stopped)
ø internal clock source
øP/2 internal clock source, counted on the falling edge
øP/512 internal clock source, counted on the falling edge
No clock source (timer stopped)
External clock source, counted on the rising edge
External clock source, counted on the falling edge
External clock source, counted on both the rising and
falling edges
Counter Clear 1 and 0
0
0
1
1
0
1
0
1
Not cleared
(Initial value)
Cleared on compare-match A
Cleared on compare-match B
Cleared on rising edge of external reset input signal
Timer Overflow Interrupt Enable
0 The timer overflow interrupt request (OVI) is disabled
1 The timer overflow interrupt request (OVI) is enabled
(Initial value)
Compare-Match Interrupt Enable A
0 Compare-match interrupt request A (CMIA) is disabled
1 Compare-match interrupt request A (CMIA) is enabled
(Initial value)
Compare-Match Interrupt Enable B
0 Compare-match interrupt request B (CMIB) is disabled
1 Compare-match interrupt request B (CMIB) is enabled
428
(Initial value)
TCSR—Timer Control/Status
Register
Bit
H'9B
H8/3217, 3216, 3214,
H8/3212
TMRX
7
6
5
4
3
2
1
0
CMFB
CMFA
OVF
PWME
OS3*1
OS2*1
OS1*1
OS0*1
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/(W)*2
R/(W)*2
R/(W)*2
R/W
R/W
R/W
R/W
R/W
Output Select 1 and 0
0 0 No change when compare-match A occurs
(Initial value)
0 1 Output changes to 0 when compare-match A occurs
1 0 Output changes to 1 when compare-match A occurs
1 1 Output inverts (toggles) when compare-match A occurs
Output Select 3 and 2
0 0
No change when compare-match B occurs
0 1
Output changes to 0 when compare-match B occurs
1 0
Output changes to 1 when compare-match B occurs
1 1
Output inverts (toggles) when compare-match B occurs
(Initial value)
PWM Mode Enable
0 Normal timer mode
(Initial value)
1 PWM mode
Timer Overflow Flag
0 To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit
(Initial value)
1 This bit is set to 1 when TCNT changes from H'FF to H'00
Compare-Match Flag A
0 To clear CMFA, the CPU must read CMFA after it has been set to 1, then write a 0 in this bit
(Initial value)
1 This bit is set to 1 when TCNT = TCORA
Compare-Match Flag B
0 To clear CMFB, the CPU must read CMFB after it has been set to 1, then write a 0 in this bit
(Initial value)
1 This bit is set to 1 when TCNT = TCORB
Notes: *1. When all four output select bits (bits OS3 to OS0) are cleared to 0, the timer output signal is
disabled.
*2. Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.
429
TCORA—Time Constant
Registers A
H'9C
H8/3217, 3216, 3214,
H8/3212
TMRX
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The CMFA bit is set to 1 when TCORA = TCNT
TCORB—Time Constant
Registers B
H'9D
H8/3217, 3216, 3214,
H8/3212
TMRX
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The CMFB bit is set to 1 when TCORB = TCNT
TCNT—Timer Counter
H'9E
H8/3217, 3216, 3214,
H8/3212
TMRX
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Count value
430
TCONR—Timer Connection
Register
Bit
7
H'9F
6
H8/3217, 3216, 3214
H8/3212
5
4
SMOD1 SMOD2 CLMOD
3
INVV
Timer
Connection
1
0
INVI
INVO
2
SCON1 SCON0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Output Synchronization Signal Inversion
0 IV and IHO signals are used directly as VSYNCO and
HSYNCO outputs
(Initial value)
1 IV and IHO signals are inverted to create VSYNCO and
HSYNCO outputs
Input Synchronization Signal Inversion
0 HSYNCI and CSYNCI pin states are used directly
as HSYNCI and CSYNCI inputs
(Initial value)
1 HSYNCI and CSYNCI pin states are inverted to
create HSYNCI and CSYNCI inputs
Synchronization Signal Connection 1 and 0
0 0 Normal connection
(Initial value)
FTI input
TMCI1 input
TMRI1 input
0 1 Vertical synchronization
period measurement mode
IV signal
IHI signal
IV signal
1 0 Horizontal synchronization
period measurement mode
IHI signal
IHI signal
IV signal
1 1 TMR1 frequency division
measurement mode
TMO1 signal IHI signal
IV signal
Input Synchronization Signal Inversion
0 The VSYNCI pin state is used directly as VSYNCI input
(Initial value)
1 The VSYNCI pin state is inverted to create VSYNCI input
Clamp Waveform Mode Select
Synchronization Mode Select 1 and 0
Mode
IHI Signal
IHO Signal
IV Signal
0 0 No signal (normal connection)
(Initial value)
0 1 S-on-G mode
FBACKI input
IHI signal
VSYNCI input
CSYNCI input
CL1 signal
PDC signal
1 0 Composite mode
1 1 Separate mode
HSYNCI input
CL1 signal
PDC signal
HSYNCI input
IHI signal
VSYNCI input
431
ICCR—I2C Bus Control
Register
Bit
H'A0
H8/3217, 3216, 3214
H8/3212, H8/3202
IIC0
7
6
5
4
3
2
1
0
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Transfer Clock Select
These bits are used in combination with the ICCX bit in STCR to select the serial clock frequency
(STCR) Bit 2 Bit 1 Bit 0
Clock
IICX0 CKS2 CKS1 CKS0
øP = 4 MHz
143 kHz
0
0
0
0
øP/28
100 kHz
1
øP/40
0
0
83.3 kHz
øP/48
0
0
1
62.5 kHz
øP/64
1
0
1
50.0 kHz
øP/80
0
1
0
øP/100 40.0 kHz
1
1
0
øP/112 35.7 kHz
0
1
1
øP/128 31.3 kHz
1
1
1
71.4 kHz
1
øP/56
0
0
0
50.0 kHz
øP/80
1
0
0
41.7 kHz
øP/96
0
0
1
øP/128 31.3 kHz
1
0
1
øP/160 25.0 kHz
0
1
0
øP/200 20.0 kHz
1
1
0
øP/224 17.9 kHz
0
1
1
øP/256 15.6 kHz
1
1
1
Transfer Rate*
øP = 5 MHz øP = 8 MHz øP = 10 MHz
179 kHz
286 kHz
357 kHz
125 kHz
200 kHz
250 kHz
104 kHz
167 kHz
208 kHz
78.1 kHz 125 kHz
156 kHz
62.5 kHz 100 kHz
125 kHz
50.0 kHz 80.0 kHz 100 kHz
44.6 kHz 71.4 kHz 89.3 kHz
39.1 kHz 62.5 kHz 78.1 kHz
89.3 kHz 143 kHz
179 kHz
62.5 kHz 100 kHz
125 kHz
52.1 kHz 83.3 kHz 104 kHz
39.1 kHz 62.5 kHz 78.1 kHz
31.3 kHz 50.0 kHz 62.5 kHz
25.0 kHz 40.0 kHz 50.0 kHz
22.3 kHz 35.7 kHz 44.6 kHz
19.5 kHz 31.3 kHz 39.1 kHz
øP = 16 MHz
571 kHz
400 kHz
333 kHz
250 kHz
200 kHz
160 kHz
143 kHz
125 kHz
286 kHz
200 kHz
167 kHz
125 kHz
100 kHz
80.0 kHz
71.4 kHz
62.5 kHz
Note: * øP = ø
Acknowledgement Mode Select
0 Acknowledgement mode
(Initial value)
1 Serial mode
Master/Slave Select (MST), Transmit/Receive Select (TRS)
0 0 Slave receive mode
(Initial value)
1 Slave transmit mode
1 0 Master receive mode
1 Master transmit mode
I2C Bus Interface Interrupt Enable
0 Interrupts disabled
(Initial value)
1 Interrupts enabled
I2C Bus Interface Enable
0 Interface module disabled, with SCL and SDA signals in high-impedance state
(Initial value)
1 Interface module enabled for transfer operations (pins SCL and SDA are driving the bus)
432
ICSR—I2C Bus Status Register
Bit
H'A1
H8/3217, 3216, 3214
H8/3212, H8/3202
IIC0
7
6
5
4
3
2
1
0
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
Initial value
0
0
1
1
0
0
0
0
Read/Write
R/W
R/(W)*
W
—
R/(W)*
R/(W)*
R/(W)*
R/W
Acknowledge Bit
0
Receive mode: 0 is output at acknowledge output timing
Transmit mode: indicates that the receiving device has acknowledged the data
1
Receive mode: 1 is output at acknowledge output timing
Transmit mode: indicates that the receiving device has not acknowledged the data
General Call Address Recognition Flag
0 General call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When ADZ is read while ADZ = 1, then 0 is written in ADZ
1
(Initial value)
Slave address or general call address recognized
This bit is set to 1 when the slave address or general call address is detected in slave receive mode
Start Condition/Stop Condition Prohibit
0 Writing 0 issues a start or stop condition,
in combination with BBSY
1
(Initial value)
General call address recognized
This bit is set to 1 when the general call address is detected in slave receive mode
Slave Address Recognition Flag
0 Slave address or general call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AAS is read while AAS = 1, then 0 is written in AAS
1
(Initial value)
Reading always results in 1 (Initial value)
Writing is ignored
Arbitration Lost Flag
(Initial value)
0 Bus arbitration won
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AL is read while AL = 1, then 0 is written in AL
1
Bus arbitration lost
This bit is set to 1 at the following times:
• If the internal SDA signal and bus line disagree at the rise of SCL in
master transmit mode
• If the internal SCL is high at the fall of SCL in master transmit mode
I2C Bus Interface Interrupt Request Flag
Bus Busy
0
Bus is free
(Initial value)
This bit is cleared to 0 when a stop
condition is detected
1
Bus is busy
This bit is set to 1 when a start
condition is detected
0
Waiting for transfer, or transfer in progress
(Initial value)
To clear this bit, the CPU must read IRIC when IRIC = 1, then write 0 in IRIC
1
Interrupt requested
This bit is set to 1 at the following times:
Master mode
• End of data transfer
• When burst arbitration is lost
Slave mode (when FS = 0)
• When the slave address is matched, and whenever a data transfer ends
after that, until a retransmit start condition or a stop condition is detected
Slave mode (when FS = 1)
• End of data transfer
Note: * Software can write a 0 in bits 6, 3, 2, and 1 to clear the flags, but cannot write a 1 in these bits.
433
ICDR—I2C Bus Data Register
Bit
H'A2
H8/3217, 3216, 3214
H8/3212, H8/3202
IIC0
7
6
5
4
3
2
1
0
ICDR7
ICDR6
ICDR5
ICDR4
ICDR3
ICDR2
ICDR1
ICDR0
Initial value
—
—
—
—
—
—
—
—
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
SAR—Slave Address Register
Bit
H'A3
H8/3217, 3216, 3214
H8/3212, H8/3202
IIC0
7
6
5
4
3
2
1
0
SVA6
SVA5
SVA4
SVA3
SVA2
SVA1
SVA0
FS
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/(W)
R/(W)
R/(W)
R/(W)
R/(W)
R/(W)
R/(W)
R/(W)
Format Select
0 Addressing format, slave addresses recognized
(Initial value)
1 Non-addressing format
Slave Address 6 to 0
Set a unique address in bits SVA6 to SVA0, differing from the address of other
slave devices connected to the I2C bus.
434
ICMR—I 2C Bus Mode Register H'A3
Bit
H8/3217, 3216, 3214
H8/3212, H8/3202
IIC0
7
6
5
4
3
2
1
0
MLS
WAIT
—
—
—
BC2
BC1
BC0
Initial value
0
0
1
1
1
0
0
0
Read/Write
R/W
R/W
—
—
—
R/W
R/W
R/W
Bit Counter 2 to 0
Bit 2
BC2
0
Bit 1 Bit 0
BC1 BC0
0
1
1
0
1
Bits/Frame
Serial Mode
Acknowledgement Mode
0
8
9 (Initial value)
1
1
2
0
2
3
1
3
4
0
4
5
1
5
6
0
6
7
1
7
8
Wait Insertion Bit
0 Data and acknowledge transferred consecutively
(Initial value)
1 Wait inserted between data and acknowledge
MSB-First/LSB-First Select
0 MSB-first
(Initial value)
1 LSB-first
435
ICCR—I2C Bus Control
Register
Bit
H'A4
H8/3217, 3216, 3214
H8/3212
IIC1
7
6
5
4
3
2
1
0
ICE
IEIC
MST
TRS
ACK
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Transfer Clock Select
These bits are used in combination with the ICCX bit in STCR to select the serial clock frequency
(STCR) Bit 2 Bit 1 Bit 0
Clock
IICX0 CKS2 CKS1 CKS0
øP = 4 MHz
143 kHz
0
0
0
0
øP/28
100 kHz
1
øP/40
0
0
83.3 kHz
øP/48
0
0
1
62.5 kHz
øP/64
1
0
1
50.0 kHz
øP/80
0
1
0
øP/100 40.0 kHz
1
1
0
øP/112 35.7 kHz
0
1
1
øP/128 31.3 kHz
1
1
1
71.4 kHz
1
øP/56
0
0
0
50.0 kHz
øP/80
1
0
0
41.7 kHz
øP/96
0
0
1
øP/128 31.3 kHz
1
0
1
øP/160 25.0 kHz
0
1
0
øP/200 20.0 kHz
1
1
0
øP/224 17.9 kHz
0
1
1
øP/256 15.6 kHz
1
1
1
Transfer Rate*
øP = 5 MHz øP = 8 MHz øP = 10 MHz
179 kHz
286 kHz
357 kHz
125 kHz
200 kHz
250 kHz
104 kHz
167 kHz
208 kHz
78.1 kHz 125 kHz
156 kHz
62.5 kHz 100 kHz
125 kHz
50.0 kHz 80.0 kHz 100 kHz
44.6 kHz 71.4 kHz 89.3 kHz
39.1 kHz 62.5 kHz 78.1 kHz
89.3 kHz 143 kHz
179 kHz
62.5 kHz 100 kHz
125 kHz
52.1 kHz 83.3 kHz 104 kHz
39.1 kHz 62.5 kHz 78.1 kHz
31.3 kHz 50.0 kHz 62.5 kHz
25.0 kHz 40.0 kHz 50.0 kHz
22.3 kHz 35.7 kHz 44.6 kHz
19.5 kHz 31.3 kHz 39.1 kHz
øP = 16 MHz
571 kHz
400 kHz
333 kHz
250 kHz
200 kHz
160 kHz
143 kHz
125 kHz
286 kHz
200 kHz
167 kHz
125 kHz
100 kHz
80.0 kHz
71.4 kHz
62.5 kHz
Note: * øP = ø
Acknowledgement Mode Select
0 Acknowledgement mode
(Initial value)
1 Serial mode
Master/Slave Select (MST), Transmit/Receive Select (TRS)
0 0 Slave receive mode
(Initial value)
1 Slave transmit mode
1 0 Master receive mode
1 Master transmit mode
I2C Bus Interface Interrupt Enable
0 Interrupts disabled
(Initial value)
1 Interrupts enabled
I2C Bus Interface Enable
0 Interface module disabled, with SCL and SDA signals in high-impedance state
(Initial value)
1 Interface module enabled for transfer operations (pins SCL and SDA are driving the bus)
436
ICSR—I2C Bus Status Register
Bit
H'A5
H8/3217, 3216, 3214
H8/3212
IIC1
7
6
5
4
3
2
1
0
BBSY
IRIC
SCP
—
AL
AAS
ADZ
ACKB
Initial value
0
0
1
1
0
0
0
0
Read/Write
R/W
R/(W)*
W
—
R/(W)*
R/(W)*
R/(W)*
R/W
Acknowledge Bit
0
Receive mode: 0 is output at acknowledge output timing
Transmit mode: indicates that the receiving device has acknowledged the data
1
Receive mode: 1 is output at acknowledge output timing
Transmit mode: indicates that the receiving device has not acknowledged the data
General Call Address Recognition Flag
0 General call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When ADZ is read while ADZ = 1, then 0 is written in ADZ
1
(Initial value)
Slave address or general call address recognized
This bit is set to 1 when the slave address or general call address is detected in slave receive mode
Start Condition/Stop Condition Prohibit
0 Writing 0 issues a start or stop condition,
in combination with BBSY
1
(Initial value)
General call address recognized
This bit is set to 1 when the general call address is detected in slave receive mode
Slave Address Recognition Flag
0 Slave address or general call address not recognized
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AAS is read while AAS = 1, then 0 is written in AAS
1
(Initial value)
Reading always results in 1 (Initial value)
Writing is ignored
Arbitration Lost
(Initial value)
0 Bus arbitration won
This bit is cleared to 0 at the following times:
• When ICDR data is written (transmit mode) or read (receive mode)
• When AL is read while AL = 1, then 0 is written in AL
1
Bus arbitration lost
This bit is set to 1 at the following times:
• If the internal SDA signal and bus line disagree at the rise of SCL in
master transmit mode
• If the internal SCL is high at the fall of SCL in master transmit mode
I2C Bus Interface Interrupt Request Flag
Bus Busy
0
Bus is free
(Initial value)
This bit is cleared to 0 when a stop
condition is detected
1
Bus is busy
This bit is set to 1 when a start
condition is detected
0
Waiting for transfer, or transfer in progress
(Initial value)
To clear this bit, the CPU must read IRIC when IRIC = 1, then write 0 in IRIC
1
Interrupt requested
This bit is set to 1 at the following times:
Master mode
• End of data transfer
• When burst arbitration is lost
Slave mode (when FS = 0)
• When the slave address is matched, and whenever a data transfer ends
after that, until a retransmit start condition or a stop condition is detected
Slave mode (when FS = 1)
• End of data transfer
Note: * Software can write a 0 in bits 6, 3, 2, and 1 to clear the flags, but cannot write a 1 in these bits.
437
ICDR—I2C Bus Data Register
Bit
H'A6
H8/3217, 3216, 3214
H8/3212
IIC1
7
6
5
4
3
2
1
0
ICDR7
ICDR6
ICDR5
ICDR4
ICDR3
ICDR2
ICDR1
ICDR0
Initial value
—
—
—
—
—
—
—
—
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ICMR—I 2C Bus Mode Register H'A7
Bit
H8/3217, 3216, 3214
H8/3212
IIC1
7
6
5
4
3
2
1
0
MLS
WAIT
—
—
—
BC2
BC1
BC0
Initial value
0
0
1
1
1
0
0
0
Read/Write
R/W
R/W
—
—
—
R/W
R/W
R/W
Bit Counter 2 to 0
Bit 2
BC2
0
Bit 1 Bit 0
BC1 BC0
0
1
1
0
1
Bits/Frame
Serial Mode
Acknowledgement Mode
0
8
9 (Initial value)
1
1
2
0
2
3
1
3
4
0
4
5
1
5
6
0
6
7
1
7
8
Wait Insertion Bit
0 Data and acknowledge transferred consecutively
(Initial value)
1 Wait inserted between data and acknowledge
MSB-First/LSB-First Select
0 MSB-first
1 LSB-first
438
(Initial value)
SAR—Slave Address Register
Bit
H'A7
H8/3217, 3216, 3214
H8/3212
IIC1
7
6
5
4
3
2
1
0
SVA6
SVA5
SVA4
SVA3
SVA2
SVA1
SVA0
FS
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Format Select
0 Addressing format, slave addresses recognized
(Initial value)
1 Non-addressing format
Slave Address 6 to 0
Set a unique address in bits SVA6 to SVA0, differing from the address of other
slave devices connected to the I2C bus.
439
SEDGR—Edge Sense Register
Bit
H'A8
H8/3217, 3216, 3214
H8/3212
Timer
Connection
7
6
5
4
3
2
1
0
VEDG
HEDG
CEDG
FEDG
—
—
—
—
Initial value
0
0
0
0
1
1
1
1
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
—
—
—
—
FBACKI Edge
0 To clear FEDG, the CPU must read FEDG after it has been set to 1,
then write a 0 in this bit
(Initial value)
1 Set to 1 when a rising edge is detected on the P46/ø/FBACKI pin
CSYNCI Edge
0 To clear CEDG, the CPU must read CEDG after it has been set to 1,
then write a 0 in this bit
(Initial value)
1 Set to 1 when a rising edge is detected on the P45/TMRI1/CSYNCI pin
HSYNCI Edge
0 To clear HEDG, the CPU must read HEDG after it has been set to 1,
then write a 0 in this bit
(Initial value)
1 Set to 1 when a rising edge is detected on the P43/TMCI1/HSYNCI pin
VSYNCI Edge
0 To clear VEDG, the CPU must read VEDG after it has been set to 1,
then write a 0 in this bit
(Initial value)
1 Set to 1 when a rising edge is detected on the P63/FTI/VSYNCI pin
Note: * Software can write a 0 in bits 7 to 4 to clear the flags, but cannot write a 1 in these bits.
440
TCSR/TCNT—Timer
Control/Status Register
Bit
H'AA
H8/3217, 3216, 3214
H8/3212, H8/3202
WDT
7
6
5
4
3
2
1
0
OVF
WT/IT
TMB
—
RST/NMI
CKS2
CKS1
CKS0
Initial value
0
0
0
1
0
0
0
0
Read/Write
R/(W)*
R/W
R/W
—
R/W
R/W
R/W
R/W
Clock Select 2 to 0
CKS2 CKS1 CKS0 Clock Source
Overflow Interval (øP = 10 MHz)
51.2 µs (Initial value)
0
0
0
øP/2
0
0
1
øP/32
819.2 µs
0
1
0
øP/64
1.6 ms
0
1
1
øP/128
3.3 ms
1
0
0
øP/256
6.6 ms
1
0
1
øP/512
13.1 ms
1
1
0
øP/2048
52.4 ms
1
1
1
øP/4096
104.9 ms
Reset or NMI Select
0 NMI function enabled
(Initial value)
1 Reset function enabled
Timer Enable
0 TCNT is initialized to H'00 and stopped
(Initial value)
1 TCNT runs and requests a reset or interrupt when it overflows
Timer Mode Select
0 Interval timer mode (OVF request)
(Initial value)
1 Watchdog timer mode (reset or NMI request)
Overflow Flag
0 To clear OVF, the CPU must read OVF after it has been set to 1,
then write a 0 in this bit
(Initial value)
1 Set to 1 when TCNT changes from H'FF to H'00
441
TCNT—Timer Counter
H'AB
H8/3217, 3216, 3214
H8/3212, H8/3202
WDT
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Count value
P1PCR—Port 1 Pull-Up MOS
Control Register
Bit
7
6
H'AC
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
P1
1
0
P17PCR P16PCR P15PCR P14PCR P13PCR P12PCR P11PCR P10PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Port 1 Input Pull-Up Control
0 Input pull-up transistor is off
1 Input pull-up transistor is on
P2PCR—Port 2 Pull-Up MOS
Control Register
Bit
7
6
H'AD
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
P2
1
0
P27PCR P26PCR P25PCR P24PCR P23PCR P22PCR P21PCR P20PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Port 2 Input Pull-Up Control
0 Input pull-up transistor is off
1 Input pull-up transistor is on
442
P3PCR—Port 3 Pull-Up MOS
Control Register
Bit
7
6
H'AE
H8/3217, 3216, 3214
H8/3212, H8/3202
5
4
3
2
P3
1
0
P37PCR P36PCR P35PCR P34PCR P33PCR P32PCR P31PCR P30PCR
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Port 3 Input Pull-Up Control
0 Input pull-up transistor is off
1 Input pull-up transistor is on
P1DDR—Port 1 Data Direction
Register
Bit
6
7
H'B0
H8/3217, 3216, 3214
H8/3212, H8/3202
5
4
3
2
P1
1
0
P17DDR P16DDR P15DDR P14DDR P13DDR P12DDR P11DDR P10DDR
Mode 1
Initial value
1
1
1
1
1
1
1
1
Read/Write
—
—
—
—
—
—
—
—
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Modes 2 and 3
Port 1 Input/Output Control
0 Input port
1 Output port
P1DR—Port 1 Data Register
Bit
H'B2
H8/3217, 3216, 3214
H8/3212, H8/3202
P1
7
6
5
4
3
2
1
0
P17
P16
P15
P14
P13
P12
P11
P10
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
443
P2DDR—Port 2 Data Direction
Register
Bit
6
7
H'B1
H8/3217, 3216, 3214
H8/3212, H8/3202
5
4
3
2
P2
1
0
P27DDR P26DDR P25DDR P24DDR P23DDR P22DDR P21DDR P20DDR
Mode 1
Initial value
1
1
1
1
1
1
1
1
Read/Write
—
—
—
—
—
—
—
—
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Modes 2 and 3
Port 2 Input/Output Control
0 Input port
1 Output port
P2DR—Port 2 Data Register
Bit
H'B3
H8/3217, 3216, 3214
H8/3212, H8/3202
P2
7
6
5
4
3
2
1
0
P27
P26
P25
P24
P23
P22
P21
P20
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
444
P3DDR—Port 3 Data Direction
Register
Bit
7
6
H'B4
H8/3217, 3216, 3214
H8/3212, H8/3202
5
4
3
2
P3
1
0
P37DDR P36DDR P35DDR P34DDR P33DDR P32DDR P31DDR P30DDR
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Port 3 Input/Output Control
0 Input port
1 Output port
P3DR—Port 3 Data Register
Bit
H'B6
H8/3217, 3216, 3214
H8/3212, H8/3202
P3
7
6
5
4
3
2
1
0
P37
P36
P35
P34
P33
P32
P31
P30
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
445
P4DDR—Port 4 Data Direction
Register
Bit
6
7
H'B5
H8/3217, 3216, 3214
H8/3212, H8/3202
5
4
3
2
P4
1
0
P47DDR P46DDR P45DDR P44DDR P43DDR P42DDR P41DDR P40DDR
Modes 1 and 2
Initial value
1
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Port 4 Input/Output Control
0 Input port
1 Output port
P4DR—Port 4 Data Register
Bit
H'B7
H8/3217, 3216, 3214
H8/3212, H8/3202
P4
7
6
5
4
3
2
1
0
P47
P46
P45
P44
P43
P42
P41
P40
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
446
P5DDR—Port 5 Data Direction
Register
Bit
H'B8
H8/3217, 3216, 3214
H8/3212, H8/3202
P5
7
6
—
—
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
W
W
W
W
W
W
5
4
3
2
1
0
P55DDR P54DDR P53DDR P52DDR P51DDR P50DDR
Port 5 Input/Output Control
0 Input port
1 Output port
P5DR—Port 5 Data Register
Bit
H'BA
H8/3217, 3216, 3214
H8/3212, H8/3202
P5
7
6
5
4
3
2
1
0
—
—
P55
P54
P53
P52
P51
P50
Initial value
1
1
0
0
0
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
P6DDR—Port 6 Data Direction
Register
Bit
7
—
6
H'B9
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
P6
1
0
P66DDR P65DDR P64DDR P63DDR P62DDR P61DDR P60DDR
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
W
W
W
W
W
W
W
Port 6 Input/Output Control
0 Input port
1 Output port
447
P6DR—Port 6 Data Register
Bit
7
—/P73
H'BB
6
5
H8/3217, 3216, 3214
H8/3202
4
P66/P72 P65/P71 P64/P70
P6
3
2
1
0
P63
P62
P61
P60
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P6DR—Port 6 Data Register
Bit
H'BB
H8/3212
P6
7
6
5
4
3
2
1
0
—
P66
P65
P64
P63
P62
P61
P60
Initial value
1
0
0
0
0
0
0
0
Read/Write
—
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P7DDR—Port 7 Data Direction
Register
Bit
7
6
H'BC
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
P7
1
0
P77DDR P76DDR P75DDR P74DDR P73DDR P72DDR P71DDR P70DDR
Initial value
0
0
0
0
0
0
0
0
Read/Write
W
W
W
W
W
W
W
W
Port 7 Input/Output Control
0 Input port
1 Output port
P7DR—Port 7 Data Register
Bit
H'BE
H8/3217, 3216, 3214
H8/3212, H8/3202
P7
7
6
5
4
3
2
1
0
P77
P76
P75
P74
P73
P72
P71
P70
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
448
WSCR—Wait State Control
Register
Bit
H'C2
H8/3217, 3216, 3214
H8/3212, H8/3202
System Control
7
6
5
4
3
2
1
0
—
—
CKDBL
—
WMS1
WMS0
WC1
WC0
Initial value
1
1
0
0
1
0
0
0
Read/Write
—
—
R/W
R/W
R/W
R/W
R/W
R/W
Wait Count 1 and 0
0 0 No wait states inserted by wait state controller
(Initial value)
1 1 state inserted
1 0 2 states inserted
1 3 states inserted
Wait Mode Select 1 and 0
0 0 Programmable wait mode
1 No wait states inserted by wait state controller
1 0 Pin wait mode
(Initial value)
1 Pin auto-wait mode
Clock Double
0 The undivided system clock (ø) is supplied as the clock (øp) for supporting modules
(Initial value)
1 The system clock (ø) is divided by two and supplied as the clock (øp) for supporting
modules
449
STCR—Serial Timer Control
Register
Bit
H'C3
H8/3217, 3216, 3214
H8/3212, H8/3202
7
6
5
IICS
IICX1
IICX0
Initial value
1
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R/W
4
3
1
0
ICKS1
ICKS0
0
0
0
R/W
R/W
R/W
2
SYNCE PWCKE PWCKS
Internal Clock Select 1 and 0
See TCSR for details.
PWM Timer Control
0 — Clock input is disabled
(Initial value)
1 0 ø (system clock) is selected
1 1 øP/2 (supporting module clock divided by two) is selected
Timer Connection Output Enable
0 Timer connection output is not performed
The relevant pins have port input/output and timer output functions
1 Timer connection output is performed
The relevant pins function as VSYNCO, HSYNCO, and CLAMPO output pins
(Initial value)
Control of the function of each pin is related to bits SMOD1 and SMOD0 and bit CLMOD in TCONR,
the OEB bit in TCR for the free-running timer (FRT), and bits OS3 to OS0 in TCR for TMR1 and TMRx.
STCR
Bit 4
SYNCE
0
0
1
STCR
Bit 4
SYNCE
0
0
1
1
STCR
Bit 4
SYNCE
0
0
1
1
TCR
Bit 3
OEB
0
1
—
Function of VSYNCO Pin
P62 port input/output
FTOB output
IV signal output
TCR
TCONR
Bit 7
Bit 6
Bits 3 to 0
Function of HSYNCO Pin
SMOD1 SMOD0 OS3 to 0
—
—
All 0
P44 port input/output
—
—
Not all 0 TMO1 output
IHI signal output
0
0
—
1
1
CL1 signal output
—
0
1
1
0
TCONR
TCR
Function of CLAMPO Pin
Bit 5
Bits 3 to 0
CLMOD OS3 to 0
P47 port input/output
—
All 0
—
Not all 0 TMOx output
CL1 signal output
0
—
CL2 signal output
1
—
I2C Transfer Select
See ICCR for details.
I2C Extra Buffer Select
0
1
450
Pins P73 and P72 are normal input/output pins
(Initial value)
Pins P73 and P72 are input/output pins with bus drive capability
(Initial value)
(Initial value)
(Initial value)
SYSCR—System Control
Register
Bit
H'C4
H8/3217, 3216, 3214
H8/3212, H8/3202
System Control
7
6
5
4
3
2
1
0
SSBY
STS2
STS1
STS0
XRST
NMIEG
HIE
RAME
Initial value
0
0
0
0
1
0
0
1
Read/Write
R/W
R/W
R/W
R/W
R
R/W
R/W
R/W
RAM Enable
0 On-chip RAM is disabled
1 On-chip RAM is enabled
Host Interface Enable
0 Host interface is disabled (initial value)
1 Host interface is enabled (slave mode)
NMI Edge
0 Falling edge of NMI is detected
1 Rising edge of NMI is detected
Standby Timer Select 2 to 0
0 0 0 Clock settling time = 8,192 states
0 0 1 Clock settling time = 16,384 states
0 1 0 Clock settling time = 32,768 states
0 1 1 Clock settling time = 65,536 states
1 0 — Clock settling time = 131,072 states
1 1 — Unused
Software Standby
0 SLEEP instruction causes transition to sleep mode
1 SLEEP instruction causes transition to software standby mode
451
MDCR—Mode Control Register H'C5
Bit
H8/3217, 3216, 3214
H8/3212, H8/3202
System Control
7
6
5
4
3
2
1
0
—
—
—
—
—
—
MDS1
MDS0
Initial value
1
1
1
0
0
1
—*
—*
Read/Write
—
—
—
—
—
—
R
R
Mode Select
Mode pin values
Note: * Initialized according to MD1 and MD0 inputs.
ISCR—IRQ Sense Control
Register
Bit
H'C6
H8/3217, 3216, 3214
H8/3212, H8/3202
System Control
7
6
5
4
3
—
IRQ6SC
—
—
—
Initial value
1
0
1
1
1
0
0
0
Read/Write
—
R/W
—
—
—
R/W
R/W
R/W
2
1
0
IRQ2SC IRQ1SC IRQ0SC
IRQ0 Sense Control
Description
IRQOSC
0
The low level of IRQ0 generates an interrupt request
1
The falling edge of IRQ0 generates an interrupt request
IRQ1 Sense Control
Description
IRQ1SC
0
The low level of IRQ1 generates an interrupt request
1
The falling edge of IRQ1 generates an interrupt request
IRQ2 Sense Control
Description
IRQ2SC
0
The low level of IRQ2 generates an interrupt request
1
The falling edge of IRQ2 generates an interrupt request
IRQ6 Sense Control
IRQ6SC
452
Description
0
The low level of KEYIN0 to KEYIN7 generates an interrupt request
1
The falling edge of KEYIN0 to KEYIN7 generates an interrupt request
IER—IRQ Enable Register
Bit
H'C7
H8/3217, 3216, 3214
H8/3212, H8/3202
System Control
7
6
5
4
3
2
1
0
—
IRQ6E
—
—
—
IRQ2E
IRQ1E
IRQ0E
Initial value
1
0
1
1
1
0
0
0
Read/Write
—
R/W
—
—
—
R/W
R/W
R/W
IRQ Enable
IRQ Enable
0 IRQ6 is disabled
0 IRQ0/IRQ1/IRQ2 is disabled
1 IRQ6 is enabled
1 IRQ0/IRQ1/IRQ2 is enabled
453
TCR—Timer Control Register
Bit
H'C8
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR0
7
6
5
4
3
2
1
0
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock Select 2 to 0
Channel
0
1
TCR
STCR
Bit 2 Bit 1 Bit 0 Bit 1 Bit 0
CKS2 CKS1 CKS0 ICKS1 ICKS0
0
0
0
—
—
0
0
1
—
0
0
0
1
—
1
0
1
0
—
0
0
1
0
—
1
0
1
1
—
0
0
1
1
—
1
1
0
0
—
—
1
0
1
—
—
1
1
0
—
—
1
1
1
—
—
0
0
0
—
—
0
0
1
0
—
0
0
1
1
—
0
1
0
0
—
0
1
0
1
—
0
1
1
0
—
0
1
1
1
—
1
0
0
—
—
1
0
1
—
—
1
1
0
—
—
1
1
1
—
—
Description
No clock source (timer stopped)
øP/8 internal clock source, counted on the falling edge
øP/2 internal clock source, counted on the falling edge
øP/64 internal clock source, counted on the falling edge
øP/32 internal clock source, counted on the falling edge
øP/1024 internal clock source, counted on the falling edge
øP/256 internal clock source, counted on the falling edge
No clock source (timer stopped)
External clock source, counted on the rising edge
External clock source, counted on the falling edge
External clock source, counted on both the rising and falling edges
No clock source (timer stopped)
øP/8 internal clock source, counted on the falling edge
øP/2 internal clock source, counted on the falling edge
øP/64 internal clock source, counted on the falling edge
øP/128 internal clock source, counted on the falling edge
øP/1024 internal clock source, counted on the falling edge
øP/2048 internal clock source, counted on the falling edge
No clock source (timer stopped)
External clock source, counted on the rising edge
External clock source, counted on the falling edge
External clock source, counted on both the rising and falling edges
Counter Clear 1 and 0
0
0
1
1
0
1
0
1
Not cleared
Cleared on compare-match A
Cleared on compare-match B
Cleared on rising edge of external reset input signal
Timer Overflow Interrupt Enable
0
1
The timer overflow interrupt request (OVI) is disabled
The timer overflow interrupt request (OVI) is enabled
Compare-Match Interrupt Enable A
0
1
Compare-match interrupt request A (CMIA) is disabled
Compare-match interrupt request A (CMIA) is enabled
Compare-Match Interrupt Enable B
0
1
454
Compare-match interrupt request B (CMIB) is disabled
Compare-match interrupt request B (CMIB) is enabled
TCSR—Timer Control/Status
Register
Bit
Initial value
Read/Write
H'C9
H8/3217, 3216, 3214
H8/3212, H8/3202
7
6
5
4
CMFB
CMFA
OVF
PWME
0
0
0
R/(W) *2
R/(W)*2 R/(W)*2
3
OS3 *1
2
OS2 *1
TMR0
1
OS1*1
0
OS0*1
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
Output Select 1 and 0
0 0 No change when compare-match A occurs
0 1 Output changes to 0 when compare-match A occurs
1 0 Output changes to 1 when compare-match A occurs
1 1 Output inverts (toggles) when compare-match A occurs
Output Select 3 and 2
0 0 No change when compare-match B occurs
0 1 Output changes to 0 when compare-match B occurs
1 0 Output changes to 1 when compare-match B occurs
1 1 Output inverts (toggles) when compare-match B occurs
PWM Mode Enable
0 Normal timer mode
Initial value
1 PWM mode
Timer Overflow Flag
0 To clear OVF, the CPU must read OVF after it has been set to 1,
then write a 0 in this bit
1 This bit is set to 1 when TCNT changes from H'FF to H'00
Compare-Match Flag A
0 To clear CMFA, the CPU must read CMFA after it has been set to 1,
then write a 0 in this bit
1 This bit is set to 1 when TCNT = TCORA
Compare-Match Flag B
0 To clear CMFB, the CPU must read CMFB after it has been set to 1,
then write a 0 in this bit
1 This bit is set to 1 when TCNT = TCORB
Notes: *1. When all four output select bits (bits OS3 to OS0) are cleared to 0, the timer output
signal is disabled.
*2. Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these
bits.
455
TCORA—Time Constant
Register A
H'CA
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR0
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The CMFA bit is set to 1 when TCORA = TCNT
TCORB—Time Constant
Register B
H'CB
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR0
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The CMFB bit is set to 1 when TCORB = TCNT
TCNT—Timer Counter
Bit
7
H'CC
6
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
TMR0
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Count value
456
PWOERB—PWM Output
Enable Register B
Bit
H'CD
H8/3217, 3216, 3214
H8/3212
PWM
7
6
5
4
3
2
1
0
OE15
OE14
OE13
OE12
OE11
OE10
OE9
OE8
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PWM Output Enable 15 to 8
0 When input is set: port input
When output is set: port output or PWM 256/256 output
1 When input is set: port input
When output is set: PWM output (0 to 255/256 output)
PWDPRB—PWM Data Polarity
Register B
Bit
H'CE
H8/3217, 3216, 3214
H8/3212
PWM
7
6
5
4
3
2
1
0
OS15
OS14
OS13
OS12
OS11
OS10
OS9
OS8
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PWM Data Polarity 15 to 8
0 PWM direct output (PWDR value corresponds to high width of output)
(Initial value)
1 PWM inverted output (PWDR value corresponds to low width of output)
457
PWDPRA—PWM Data Polarity H'CF
Register A
Bit
H8/3217, 3216, 3214
H8/3212
PWM
7
6
5
4
3
2
1
0
OS7
OS6
OS5
OS4
OS3
OS2
OS1
OS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PWM Data Polarity 7 to 0
0 PWM direct output (PWDR value corresponds to high width of output)
(Initial value)
1 PWM inverted output (PWDR value corresponds to low width of output)
TCR—Timer Control Register
Bit
H'D0
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR1
7
6
5
4
3
2
1
0
CMIEB
CMIEA
OVIE
CCLR1
CCLR0
CKS2
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for TMR0.
TCSR—Timer Status Control
Register
Bit
7
CMFB
Initial value
Read/Write
0
R/(W) *2
6
H'D1
5
CMFA
OVF
0
0
R/(W) *2 R/(W) *2
H8/3217, 3216, 3214
H8/3212, H8/3202
4
PWME
3
OS3*1
2
OS2 *1
TMR1
1
OS1*1
0
OS0*1
0
0
0
0
0
R/W
R/W
R/W
R/W
R/W
Notes: Bit functions are the same as for TMR0.
*1. When all four output select bits (bits OS3 to OS0) are cleared to 0, the timer output
signal is disabled.
*2. Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these
bits.
458
TCORA—Time Constant
Register A
H'D2
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR1
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for TMR0.
TCORB—Time Constant
Register B
H'D3
H8/3217, 3216, 3214
H8/3212, H8/3202
TMR1
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for TMR0.
TCNT—Timer Counter
Bit
7
H'D4
6
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
TMR1
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for TMR0.
459
PWOERA—PWM Output
Enable Register A
Bit
H'D5
H8/3217, 3216, 3214
H8/3212
PWM
7
6
5
4
3
2
1
0
OE7
OE6
OE5
OE4
OE3
OE2
OE1
OE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
PWM Output Enable 7 to 0
0 When input is set: port input
When output is set: port output or PWM 256/256 output
1 When input is set: port input
When output is set: PWM output (0 to 255/256 output)
460
SMR—Serial Mode Register
Bit
H'D8
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
7
6
5
4
3
2
1
0
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock Select
0 0 ø clock
0 1 øP/4 clock
1 0 øP/16 clock
1 1 øP/64 clock
Multiprocessor Mode
0 Multiprocessor function disabled
1 Multiprocessor format selected
Stop Bit Length
0 One stop bit
1 Two stop bits
Parity Mode
0 Even parity
1 Odd parity
Parity Enable
0 Transmit: No parity bit is added
Receive: Parity is not checked
1 Transmit: A parity bit is added
Receive: Parity is checked
Character Length
0 8 bits per character
1 7 bits per character
Communication Mode
0 Asynchronous communication
1 Synchronous communication
461
BRR—Bit Rate Register
H'D9
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Sets the bit rate
TDR—Transmit Data Register 0 H'DB
Bit
7
6
5
H8/3217, 3216, 3214
H8/3212, H8/3202
4
3
2
SCI0
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Stores transmit data
462
SCR—Serial Control Register
Bit
H'DA
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
7
6
5
4
3
2
1
0
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Clock Enable 0
0 The SCK pin is not used by the SCI
1 The SCK pin is used for serial clock output
Clock Enable 1
0 Internal clock source is selected
1 External clock source is selected
Transmit End Interrupt Enable
0 TSR-empty interrupt request is disabled
1 TSR-empty interrupt request is enabled
Multiprocessor Interrupt Enable
0 Multiprocessor receive interrupt function is disabled
1 Multiprocessor receive interrupt function is enabled
Receive Enable
0 The receive function is disabled
1 The receive function is enabled
Transmit Enable
0 The transmit function is disabled
1 The transmit function is enabled
Receive Interrupt Enable
0 The receive-end interrupt (RXI) and receive-error interrupt (ERI)
requests are disabled
1 The receive-end interrupt (RXI) and receive-error interrupt (ERI)
requests are enabled
Transmit Interrupt Enable
0 The TDR-empty interrupt request (TXI) is disabled
1 The TDR-empty interrupt request (TXI) is enabled
463
SSR—Serial Status Register
Bit
H'DC
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
7
6
5
4
3
2
1
0
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
Initial value
1
0
0
0
0
1
0
0
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R
R
R/W
Multiprocessor Bit Transfer
0 Multiprocessor bit = 0 in transmit data
1 Multiprocessor bit = 1 in transmit data
Multiprocessor Bit
0 Multiprocessor bit = 0 in receive data
1 Multiprocessor bit = 1 in receive data
Transmit End
0 Cleared by reading TDRE = 1, then writing 0 in TDRE
1 Set to 1 when TE = 0, or when TDRE = 1 at the end of
character transmission
Parity Error
0 To clear PER, the CPU must read PER after it has been set to 1,
then write a 0 in this bit
1 This bit is set to 1 when a parity error occurs (the parity of the received
data does not match the parity selected by the O/E bit in SMR)
Framing Error
0 To clear FER, the CPU must read FER after it has been set to 1, then write
a 0 in this bit
1 This bit is set to 1 if a framing error occurs (stop bit = 0)
Overrun Error
0 To clear OER, the CPU must read OER after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 if reception of the next character ends while the receive data register is
still full (RDRF = 1)
Receive Data Register Full
0 To clear RDRF, the CPU must read RDRF after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 when one character is received without error and transferred from RSR to RDR
Transmit Data Register Empty
0 To clear TDRE, the CPU must read TDRE after it has been set to 1, then write a 0 in this bit
1 This bit is set to 1 at the following times:
1. When TDR contents are transferred to TSR
2. When the TE bit in SCR is cleared to 0
Note: * Software can write a 0 in bits 7 to 3 to clear the flags, but cannot write a 1 in these bits.
464
RDR—Receive Data register
H'DD
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Stores receive data
SCMR—Serial Communication
Mode Register
Bit
H'DE
H8/3217, 3216, 3214
H8/3212, H8/3202
SCI0
7
6
5
4
3
2
1
0
—
—
—
—
SDIR
SINV
—
SMIF
Initial value
1
1
1
1
0
0
1
0
Read/Write
—
—
—
—
R/W
R/W
—
R/W
Serial Communication Mode Select
0 Normal SCI mode
(Initial value)
1 Reserved mode
Data Invert
0 TDR contents are transmitted as they are
TDR contents are stored in RDR as they are
(Initial value)
1 TDR contents are inverted before being transmitted
Receive data is stored in RDR in inverted form
Data Transfer Direction
0 TDR contents are transmitted LSB-first
Receive data is stored in RDR LSB-first
(Initial value)
1 TDR contents are transmitted MSB-first
Receive data is stored in RDR MSB-first
465
SMR—Serial Mode Register 1
Bit
H'E0
H8/3217, 3216, 3214
H8/3202
SCI1
7
6
5
4
3
2
1
0
C/A
CHR
PE
O/E
STOP
MP
CKS1
CKS0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for SCI0.
BRR—Bit Rate Register
Bit
7
H'E1
6
5
H8/3217, 3216, 3214
H8/3202
4
3
2
SCI1
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for SCI0.
SCR—Serial Control Register
Bit
H'E2
H8/3217, 3216, 3214
H8/3202
SCI1
7
6
5
4
3
2
1
0
TIE
RIE
TE
RE
MPIE
TEIE
CKE1
CKE0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for SCI0.
466
TDR—Transmit Data Register
H'E3
H8/3217, 3216, 3214
H8/3202
SCI1
Bit
7
6
5
4
3
2
1
0
Initial value
1
1
1
1
1
1
1
1
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Note: Bit functions are the same as for SCI0.
SSR—Serial Status Register 1
Bit
H'E4
H8/3217, 3216, 3214
H8/3202
SCI1
7
6
5
4
3
2
1
0
TDRE
RDRF
ORER
FER
PER
TEND
MPB
MPBT
Initial value
0
0
0
0
0
1
0
0
Read/Write
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R/(W)*
R
R
R/W
Note: Bit functions are the same as for SCI0.
RDR—Receive Data register 1
Bit
7
6
H'E5
5
H8/3217, 3216, 3214
H8/3202
4
3
2
SCI1
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R
R
R
R
R
R
R
R
Note: Bit functions are the same as for SCI0.
467
PWDR15 to PWDR0—PWM
Data Registers 15 to 0
H'F0 to H'FF
H8/3217, 3216, 3214
H8/3212
PWM
Bit
7
6
5
4
3
2
1
0
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
HICR—Host Interface Control
Register
Bit
H'F0
H8/3217, 3216, 3214
H8/3202
7
6
5
4
3
2
—
—
—
—
—
IBFIE2
HIF
0
1
IBFIE1 FGA20E
Initial value
0
0
0
0
0
0
0
0
Slave Read/Write
—
—
—
—
—
R/W
R/W
R/W
Host Read/Write
—
—
—
—
—
—
—
—
Fast Gate A20 Enable
0 Disables fast A20 gate function
(Initial value)
1 Enables fast A20 gate function
Input Buffer Full Interrupt Enable 1
0 IDR1 input buffer full interrupt is disabled (Initial value)
1 IDR1 input buffer full interrupt is enabled
Input Buffer Full Interrupt Enable 2
0 IDR2 input buffer full interrupt is disabled (Initial value)
1 IDR2 input buffer full interrupt is enabled
468
IDR1—Input Data Register
Bit
H'F4
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
IDR7
IDR6
IDR5
IDR4
IDR3
IDR2
IDR1
IDR0
Initial value
—
—
—
—
—
—
—
—
Slave Read/Write
R
R
R
R
R
R
R
R
Host Read/Write
W
W
W
W
W
W
W
W
ODR1—Output Data Register
Bit
Initial value
H'F5
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
ODR7
ODR6
ODR5
ODR4
ODR3
ODR2
ODR1
ODR0
—
—
—
—
—
—
—
—
Slave Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Host Read/Write
R
R
R
R
R
R
R
R
469
STR1—Status Register
Bit
H'F6
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
0
0
0
0
0
0
0
0
Slave Read/Write
R/W
R/W
R/W
R/W
R
R/W
R
R
Host Read/Write
R
R
R
R
R
R
R
R
Initial value
Output Buffer Full
0 This bit is cleared when the host processor read ODR1
(Initial value)
1 This bit is set when the slave processor writes to ODR1
Input Buffer Full
0 This bit is cleared when the slave processor reads IDR1 (Initial value)
1 This bit is set when the host processor writes to IDR1
Command/Data
0 Contents of IDR1 are data
(Initial value)
1 Contents of IDR1 are a command
Defined by User
The user can use these bits as necessary
IDR2—Input Data Register
Bit
H'FC
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
IDR7
IDR6
IDR5
IDR4
IDR3
IDR2
IDR1
IDR0
Initial value
—
—
—
—
—
—
—
—
Slave Read/Write
R
R
R
R
R
R
R
R
Host Read/Write
W
W
W
W
W
W
W
W
470
ODR2—Output Data Register
Bit
H'FD
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
ODR7
ODR6
ODR5
ODR4
ODR3
ODR2
ODR1
ODR0
—
—
—
—
—
—
—
—
Slave Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Host Read/Write
R
R
R
R
R
R
R
R
Initial value
STR2—Status Register
Bit
Initial value
H'FE
H8/3217, 3216, 3214
H8/3202
HIF
7
6
5
4
3
2
1
0
DBU
DBU
DBU
DBU
C/D
DBU
IBF
OBF
0
0
0
0
0
0
0
0
Slave Read/Write
R/W
R/W
R/W
R/W
R
R/W
R
R
Host Read/Write
R
R
R
R
R
R
R
R
Output Buffer Full
0 This bit is cleared when the host processor read ODR1
(Initial value)
1 This bit is set when the slave processor writes to ODR1
Input Buffer Full
0 This bit is cleared when the slave processor reads IDR1 (Initial value)
1 This bit is set when the host processor writes to IDR1
Command/Data
0 Contents of IDR1 are data
(Initial value)
1 Contents of IDR1 are a command
Defined by User
The user can use these bits as necessary
471
Appendix C I/O Port Block Diagrams
C.1
Port 1 Block Diagram
RP1P
Hardware standby
WP1P
Mode 1
Reset
S
R
Q
D
P1nDDR
C
*
WP1D
Mode 3
Reset
R
Q
D
P1nDR
C
B A
P1n
Mode 1 or 2
WP1
RP1
WP1P: Write to P1PCR
WP1D: Write to P1DDR
WP1:
Write to port 1
RP1P: Read P1PCR
RP1:
Read port 1
n = 0 to 7
B
PWM module
OEn
OSn
PWn
Note: * Set priority
Figure C-1 Port 1 Block Diagram
472
A
Internal lower address bus
R
Q
D
P1PCR
C
Internal data bus
Reset
C.2
Port 2 Block Diagram
Reset
Hardware standby
WP2P
Mode 1
Reset
S R
Q
D
P2nDDR
C
*
WP2D
Mode 3
Internal data bus
RP2P
Internal address bus
R
Q
D
P2PCR
C
Reset
R
Q
D
P2nDR
C
B A
P2n
Mode 1 or 2
WP2
RP2
WP2P: Write to P2PCR
WP2D: Write to P2DDR
WP2:
Write to port 2
RP2P: Read P2PCR
RP2:
Read port 2
n = 0 to 7
B
A
PWM module
OEn+8
OSn+8
PWn+8
Note: * Set priority
Figure C-2 Port 2 Block Diagram
473
C.3
Port 3 Block Diagram
HIE Mode 3
Reset
Mode 3
R
Q
D
P3nPCR
C
RP3P
WP3P
CS
IOR
Reset
R
Q
D
P3nDDR
External address
write
R
Q
D
P3nDR
C
Modes 1 or 2
WP3
CS
IOW
RP3
External address
read
WP3P: Write to P3PCR
WP3D: Write to P3DDR
WP3:
Write to port 3
RP3P: Read P3PCR
RP3:
Read port 3
n = 0 to 7
Figure C-3 Port 3 Block Diagram
474
Internal data bus
Reset
P3n
Host interface data bus
C
WP3D
C.4
Port 4 Block Diagrams
R
Q
D
P4nDDR
C
WP4D
Reset
Internal data bus
Reset
R
Q
D
P4nDR
C
P4n
WP4
RP4
8-bit timer
Timer connection
Counter clock input
WP4D: Write to P4DDR
WP4: Write to port 4
RP4:
Read port 4
n = 0, 2
Counter reset input
Figure C-4 (a) Port 4 Block Diagram (Pins P40, P42)
475
R
Q
D
P41DDR
C
WP4D
Reset
R
Q
D
P41DR
C
P41
Internal data bus
Reset
8-bit timer module
Timer connection
WP4
Output enable
8-bit timer output or
HSYNCO/CLAMPO
RP4
WP4D: Write to P4DDR
WP4:
Write to port 4
RP4:
Read port 4
Figure C-4 (b) Port 4 Block Diagram (Pin P41)
476
Reset
R
Q
D
P4nDDR
C
HIF
WP4D
Reset
R
Q
D
P4nDR
C
P4n
WP4
Internal data bus
Reset
RESOBF2,
RESOBF1
(reset HIRQ11
and HIRQ12,
respectively)
RP4
8-bit timer
WP4D: Write to P4DDR
WP4: Write to port 4*
RP4:
Read port 4
n = 3, 5
Counter clock input
Counter reset input
Note: * Refer to table 14.4.
Figure C-4 (c) Port 4 Block Diagram (Pins P43, P45)
477
Reset
R
Q
D
P44DDR
C
Reset
WP4D
R
Q
D
P44DR
C
P44
WP4
Internal data bus
HIF
RESOBF1
(reset HIRQ1)
8-bit timer
Timer connection
Output enable
8-bit timer output
or HSYNCO
RP4
WP4D: Write to P4DDR
WP4:
Write to port 4
RP4:
Read port 4
Figure C-4 (d) Port 4 Block Diagram (Pin P44)
478
Hardware standby
Mode 3·HIE
Mode 1, 2
Reset
S R
Q
D
P46DDR
C
Internal data bus
WP4D
P46
RP4
8-bit timer module
timer connection
Counter clock input
WP4D: Write to P4DDR
WP4: Write to port 4
RP4:
Read port 4
Counter reset input
HIF
Input (CS2)
Figure C-4 (e) Port 4 Block Diagram (Pin P46)
479
R
Q
D
P47DDR
C
WP4D
Internal data bus
Reset
HIF
FGA20
Reset
R
Q
D
P47DR
C
P47
WP4
FGA20E
8-bit timer module
timer connection
Output enable
8-bit timer output
or CLAMP0
RP4
WP4D: DDR write
WP4:
Port write
RP4:
Port read
Figure C-4 (f) Port 4 Block Diagram (Pin P47)
480
C.5
Port 5 Block Diagrams
R
Q
D
P5nDDR
C
WP5D
Internal data bus
Reset
Reset
R
Q
D
P5nDR
C
P5n
SCI
WP5
Output enable
Serial transmit
data
RP5
WP5D: Write to P5DDR
WP5:
Write to port 5
RP5:
Read port 5
n = 0, 3
Figure C-5 (a) Port 5 Block Diagram (Pins P50, P53)
481
R
Q
D
P5nDDR
C
Internal data bus
Reset
WP5D
SCI
Input enable
Reset
R
Q
D
P5nDR
C
P5n
WP5
RP5
WP5D: Write to P5DDR
WP5:
Write to port 5
RP5:
Read port 5
n = 1, 4
Figure C-5 (b) Port 5 Block Diagram (Pins P51, P54)
482
Serial receive
data
R
Q
D
P5nDDR
C
Internal data bus
Reset
WP5D
Reset
SCI
Clock input
enable
R
Q
D
P5nDR
C
P5n
WP5
Clock output
enable
Clock output
RP5
Clock input
WP5D: Write to P5DDR
WP5:
Write to port 5
RP5:
Read port 5
n = 2, 5
Figure C-5 (c) Port 5 Block Diagram (Pins P52, P55)
483
C.6
Port 6 Block Diagrams
KMnPCR
R
Q
D
P6nDDR
C
WP6D
Reset
Internal data bus
Reset
R
Q
D
P6nDR
C
P6n
WP6
RP6
Free-running timer
module
Timer connection
Input capture input
Counter clock input
WP6D: Write to P6DDR
WP6: Write to port 6
RP6:
Read port 6
n = 0, 3
Key-sense interrupt input
KMIMRn
Figure C-6 (a) Port 6 Block Diagram (Pins P60, P63)
484
Reset
R
Q
D
P6nDDR
C
WP6D
Internal data bus
KMnPCR
Reset
R
Q
D
P6nDR
C
P6n
Free-running timer
module
Timer connection
WP6
Output enable
Output compare
output or VSYNCO
RP6
Key-sense interrupt input
WP6D: Write to P6DDR
WP6:
Write to port 6
RP6:
Read port 6
n = 1, 2
KMIMRn
Figure C-6 (b) Port 6 Block Diagram (Pins P61, P62)
485
R
Q
D
P6nDDR
C
WP6D
Reset
Internal data bus
Reset
R
Q
D
P6nDR
C
P6n
WP6
RP6
KMIMRn
IRQ0 input
IRQ1 input
IRQ2 input
IRQ enable register
WP6D: Write to P6DDR
WP6:
Write to port 6
RP6:
Read port 6
n = 4 to 6
IRQ0 enable
IRQ1 enable
IRQ2 enable
Figure C-6 (c) Port 6 Block Diagram (Pins P64, P65, P66)
486
C.7
Port 7 Block Diagrams
KMnPCR
R
Q
D
P7nDDR
C
WP7D
Reset
Internal data bus
Reset
R
Q
D
P7nDR
C
P7n
WP7
RP7
WP7D: Write to P7DDR
WP7: Write to port 7
RP7:
Read port 7
n = 0 to 3; m = 4 to 7 (n+4)
P6mDDR
KMIMRm
RP6
Note: See section 12, I2C Bus Interface, for the block diagram when SCL and SDA pin designations
are made and the bus drive function is selected.
Figure C-7 (a) Port 7 Block Diagram (Pins P70, P71, P72, P73)
487
Mode 3·HIE
Mode 1 or 2
Reset
R
Q
D
P7nDDR
C
WP7D
Reset
Mode 3
Internal data bus
Hardware standby
R
Q
D
P7nDR
C
P7n
Mode 1 or 2
WP7
RP7
WP7D: Write to P7DDR
WP7: Write to port 7
RP7:
Read port 7
n = 4, 5, 6
HIF
Input
(CS1, IOW, IOR)
Figure C-7 (b) Port 7 Block Diagram (Pins P74, P75, P76)
488
AS output
WR output
RD output
WAIT input
enable
Reset
R
Q
D
P77DDR
C
WP7D
Reset
Internal data bus
Mode 3·HIE
Mode 1 or 2
R
Q
D
P77DR
C
P77
WP7
RP7
WAIT input
WP7D: Write to P7DDR
WP7: Write to port 7
RP7:
Read port 7
HIF
Input
(HA0)
Figure C-7 (c) Port 7 Block Diagram (Pin P77)
489
Appendix D Pin States
Table D-1
Port States in Each Mode
Pin Name
MCU
Mode
Reset
Hardware
Standby
Software
Standby
Sleep
Mode
Normal
Operation
P17 to P1 0
1
Low
3-state
Low
A7 to A 0
A7 to A 0
2
3-state
Prev. state
(Addr.
output pins:
last address
accessed)
Low if
DDR = 1,
prev. state
if DDR = 0
Prev. state
3
P27 to P2 0
1
Low
A15 to A 8
2
3-state
3-state
Low if
DDR = 1,
prev. state
if DDR = 0
1
D7 to D0
2
3-state
3-state
3
P45 to P4 0
1
I/O port
Prev. state
(Addr.
output pins:
last address
accessed)
Prev. state
3
P37 to P3 0
Low
Addr. output
or input port
A15 to A 8
Addr. output
or input port
I/O port
3-state
3-state
D7 to D0
Prev. state
Prev. state
I/O port
3-state
3-state
Prev. state
(note 3)
Prev. state
I/O port
Clock
output
3-state
High
Clock
output
Clock
output
High if
DDR = 1,
3-state if
DDR = 0
Clock output
if DDR = 1,
3-state if
DDR = 0
Clock output
if DDR = 1,
input port if
DDR = 0
2
3
P46/ø
1
2
P47
3
3-state
1
3-state
3-state
Prev. state
(note 3)
Prev. state
I/O port
3-state
3-state
Prev. state
(note 3)
Prev. state
I/O port
2
3
P55 to P5 0
1
2
3
490
Table D-1
Port States in Each Mode
Pin Name
MCU
Mode
Reset
Hardware
Standby
Software
Standby
Sleep
Mode
Normal
Operation
P66 to P6 0
1
3-state
3-state
Prev. state
(note 3)
Prev. state
I/O port
3-state
3-state
3-state/prev.
state
3-state/prev.
state
WAIT/
I/O port
Prev. state
Prev. state
I/O port
High
High
AS, WR, RD
Prev. state
Prev. state
I/O port
Prev. state
(note 3)
Prev. state
I/O port
2
3
P77/WAIT
1
2
3
P76 to P7 4
1
AS, WR, RD
2
P73 to P7 0
High
3
3-state
1
3-state
2
3-state
3-state
3
Notes: 1.
2.
3.
4.
3-state: High-impedance state
Prev. State: Previous state. Input ports are in the high-impedance state (with the MOS
pull-up on if DDR = 0 and DR = 1). Output ports hold their previous output level.
On-chip supporting modules are initialized, so these pins revert to I/O ports according
to the DDR and DR bits.
I/O port: Direction depends on the data direction (DDR) bit. Note that these pins may
also be used by the on-chip supporting modules.
See section 7, I/O Ports, for further information.
491
Appendix E Timing of Transition to and Recovery from
Hardware Standby Mode
Timing of Transition to Hardware Standby Mode
(1) To retain RAM contents when the RAME bit in SYSCR is set to 1, drive the RES signal low
10 system clock cycles before the STBY signal goes low, as shown below. RES must remain
low until STBY goes low (minimum delay from STBY low to RES high: 0 ns).
STBY
t1 ≥ 10 tcyc
t2 ≥ 0 ns
RES
(2) When the RAME bit in SYSCR is cleared to 0 or when it is not necessary to retain RAM
contents, RES does not have to be driven low as in (1).
Timing of Recovery From Hardware Standby Mode: Drive the RES signal low approximately
100 ns before STBY goes high.
STBY
t ≥ 100 ns
RES
492
tOSC
Appendix F Option List
F.1
HD6433217, HD6433216, HD6433214, HD6433212 Option List
Please check off the appropriate applications and
enter the necessary information.
Date of order
1
Department
ROM Size
Customer
Name
HD6433212: 16-kbyte
ROM code name
HD6433214: 32-kbyte
LSI number
(Hitachi entry)
HD6433216: 48-kbyte
HD6433217: 60-kbyte
2
3
System Oscillator
Ceramic oscillator
f=
MHz
External clock
f=
MHz
Power Supply Voltage/Maximum Operating Frequency
VCC = 4.5 V to 5.5 V (16 MHz max.)
VCC = 4.0 V to 5.5 V (12 MHz max.)
VCC = 2.7 V to 5.5 V (10 MHz max.)
Notes: 1.
2.
Please select the power supply voltage/operating frequency version according to the
power supply voltage used.
Example: For use at VCC = 4.5 V to 5.5 V/f = 10 MHz,
select VCC = 4.5 V to 5.5 V (16 MHz max.).
The power supply voltage and maximum operating frequency of the selected version
should also be entered on the Single-Chip Microcomputer Ordering Specifications
Sheet.
Continued on the following page.
493
Continued from the preceding page.
ROM code name
LSI number
(Hitachi entry)
4
I2C Bus Option
I 2C bus used
I 2C bus not used
The “I2C bus used” option includes all cases where data transfer is performed via the
SCL and SDA pins using the on-chip I2C bus interface function (hardware module).
If the I2C bus interface function (hardware module) is used, various bus interfaces with
different bus specifications and names are also included in “I2C bus used”. The case in
which only one of two channels is used is also included in “I2C bus used”.
2. When “I 2C bus not used” is selected, values cannot be set in registers relating to the
I 2C bus interface (ICCR, ICSR, ICDR, ICMR). These register always read H'FF. With
emulators, and ZTAT and F-ZTAT versions, the “I2C bus used” option is selected. If
the “I 2C bus not used” option is selected, it is essential to ensure that I 2C bus interface
related registers are not accessed.
For the Microcomputer Family item in 1. Basic Specifications in the Single-Chip
Microcomputer Ordering Specifications Sheet, please specify the appropriate item from the
table below according to the combination of items 1 and 4 above. If the “I 2C bus used”
option is selected, please also specify this in Special Specifications (Product Specifications,
Mark Specifications, etc.) in 1. Basic Specifications.
Notes: 1.
494
I2C
I2C bus used
I2C bus not used
16-kbyte
HD6433212W
HD6433212
32-kbyte
HD6433214W
HD6433214
48-kbyte
HD6433216W
HD6433216
60-kbyte
HD6433217W
HD6433217
ROM Size
F.2
HD6433202 Option List
Please check off the appropriate applications and
enter the necessary information.
Date of order
Customer
Department
1
Name
System Oscillator
ROM code name
2
Ceramic oscillator
f=
MHz
External clock
f=
MHz
LSI number
(Hitachi entry)
Power Supply Voltage/Maximum Operating Frequency
VCC = 4.5 V to 5.5 V (16 MHz max.)
VCC = 4.0 V to 5.5 V (12 MHz max.)
VCC = 2.7 V to 5.5 V (10 MHz max.)
Notes: 1.
2.
Please select the power supply voltage/operating frequency version according to the
power supply voltage used.
Example: For use at VCC = 4.5 V to 5.5 V/f = 10 MHz,
select VCC = 4.5 V to 5.5 V (16 MHz max.).
The power supply voltage and maximum operating frequency of the selected version
should also be entered on the Single-Chip Microcomputer Ordering Specifications
Sheet.
Continued on the following page.
495
Continued from the preceding page.
ROM code name
LSI number
(Hitachi entry)
3
I2C Bus Option
I 2C bus used
I 2C bus not used
The “I2C bus used” option includes all cases where data transfer is performed via the
SCL and SDA pins using the on-chip I2C bus interface function (hardware module).
If the I2C bus interface function (hardware module) is used, various bus interfaces with
different bus specifications and names are also included in “I2C bus used”.
2. When “I 2C bus not used” is selected, values cannot be set in registers relating to the
I 2C bus interface (ICCR, ICSR, ICDR, ICMR). These register always read H'FF. With
emulators, and ZTAT and F-ZTAT versions, the “I2C bus used” option is selected. If
the “I 2C bus not used” option is selected, it is essential to ensure that I 2C bus interface
related registers are not accessed.
For the Microcomputer Family item in 1. Basic Specifications in the Single-Chip
Microcomputer Ordering Specifications Sheet, please specify the appropriate item from the
table below according to the combination of items 1 and 4 above. If the “I 2C bus used”
option is selected, please also specify this in Special Specifications (Product Specifications,
Mark Specifications, etc.) in 1. Basic Specifications.
Notes: 1.
ROM Size
16-kbyte
496
I2C
I2C bus used
I2C bus not used
HD6433202W
HD6433202
Appendix G Product Code Lineup
Table G-1
H8/3217 Series Product Code Lineup
Product Type
H8/3217
PROM
version
ZTAT
version
Mask
With
ROM
I2C bus
version* interface
Mask
Without
ROM
I2C bus
version* interface
H8/3216
Mask
With
ROM
I2C bus
version* interface
Mask
Without
ROM
I2C bus
version* interface
Package
(Hitachi
Package
Code)
Product Code
Mark Code
Order Code Name
HD6473217C16
HD6473217C16
HD6473217C16
64-pin
windowed
shrink DIP
(DP-64S)
HD6473217P16
HD6473217P16
HD6473217P16
64-pin
shrink DIP
(DP-64S)
HD6473217F16
HD6473217F16
HD6473217F16
64-pin QFP
(FP-64A)
HD643217TF16
HD643217TF16
HD643217TF16
80-pin TQFP
(TFP-80C)
HD6433217WP
HD6433217W(***)P
HD6433217W(***)P
64-pin
shrink DIP
(DP-64S)
HD6433813WF
HD6433217W(***)F
HD6433217W(***)F
64-pin QFP
(FP-64A)
HD6433813WTF HD6433217W(***)TF HD6433217W(***)X
80-pin TQFP
(TFP-80C)
HD3433217P
HD6433217(***)P
HD6433217(***)P
64-pin
shrink DIP
(DP-64S)
HD3433217F
HD6433217(***)F
HD6433217(***)F
64-pin QFP
(FP-64A)
HD3433217TF
HD6433217(***)TF
HD6433217(***)X
80-pin TQFP
(TFP-80C)
HD6433216WP
HD6433216W(***)P
HD6433216W(***)P
64-pin
shrink DIP
(DP-64S)
HD6433216WF
HD6433216W(***)F
HD6433216W(***)F
64-pin QFP
(FP-64A)
HD6433216WTF HD6433216W(***)TF HD6433216W(***)X
80-pin TQFP
(TFP-80C)
HD3433216P
HD6433216(***)P
HD6433216(***)P
64-pin
shrink DIP
(DP-64S)
HD3433216F
HD6433216(***)F
HD6433216(***)F
64-pin QFP
(FP-64A)
HD3433216TF
HD6433216(***)TF
HD6433216(***)X
80-pin TQFP
(TFP-80C)
497
Table G-1
H8/3217 Series Product Code Lineup (cont)
Product Type
H8/3214
PROM
version
ZTAT
version
Mask
With
ROM
I2C bus
version* interface
Mask
Without
ROM
I2C bus
version* interface
H8/3212
Mask
With
ROM
I2C bus
version* interface
Mask
Without
ROM
I2C bus
version* interface
498
Package
(Hitachi
Package
Code)
Product Code
Mark Code
Order Code Name
HD6473214P16
HD6473214P16
HD6473214P16
64-pin
shrink DIP
(DP-64S)
HD6473214F16
HD6473214F16
HD6473214F16
64-pin QFP
(FP-64A)
HD6473214F16
HD6473214F16
HD6473214F16
80-pin TQFP
(TFP-80C)
HD6433214WP
HD6433214W(***)P
HD6433214W(***)P
64-pin
shrink DIP
(DP-64S)
HD6433214WF
HD6433214W(***)F
HD6433214W(***)F
64-pin QFP
(FP-64A)
HD6433214WTF HD6433214W(***)TF HD6433214W(***)X
80-pin TQFP
(TFP-80C)
HD3433214P
HD6433214(***)P
HD6433214(***)P
64-pin
shrink DIP
(DP-64S)
HD3433214F
HD6433214(***)F
HD6433214(***)F
64-pin QFP
(FP-64A)
HD3433214TF
HD6433214(***)TF
HD6433214(***)X
80-pin TQFP
(TFP-80C)
HD6433212WP
HD6433212W(***)P
HD6433212W(***)P
64-pin
shrink DIP
(DP-64S)
HD6433212WF
HD6433212W(***)F
HD6433212W(***)F
64-pin QFP
(FP-64A)
HD6433212WTF HD6433212W(***)TF HD6433212W(***)X
80-pin TQFP
(TFP-80C)
HD3433212P
HD6433212(***)P
HD6433212(***)P
64-pin
shrink DIP
(DP-64S)
HD3433212F
HD6433212(***)F
HD6433212(***)F
64-pin QFP
(FP-64A)
HD3433212TF
HD6433212(***)TF
HD6433212(***)X
80-pin TQFP
(TFP-80C)
Table G-1
H8/3217 Series Product Code Lineup (cont)
Package
(Hitachi
Package
Code)
Product Type
Product Code
Mark Code
Order Code Name
H8/3202
HD6433202WP
HD6433202W(***)P
HD6433202W(***)P
64-pin
shrink DIP
(DP-64S)
HD6433202WF
HD6433202W(***)F
HD6433202W(***)F
64-pin QFP
(FP-64A)
Mask
With
ROM
I2C bus
version* interface
Mask
Without
ROM
I2C bus
version* interface
Notes: 1.
2.
HD6433202WTF HD6433202W(***)TF HD6433202W(***)X
80-pin TQFP
(TFP-80C)
HD3433202P
HD6433202(***)P
HD6433202(***)P
64-pin
shrink DIP
(DP-64S)
HD3433202F
HD6433202(***)F
HD6433202(***)F
64-pin QFP
(FP-64A)
HD3433202TF
HD6433202(***)TF
HD6433202(***)X
80-pin TQFP
(TFP-80C)
* Under development
(***) in mask versions is the ROM code.
The I2C bus interface is available as an option. Observe the following notes when using this
option.
1.
Please inform your Hitachi sales representative if you intend to use this option.
2.
For mask ROM versions, a W is added to the part number for products in which this optional
function is used.
Examples: HD6433217WF16, HD6433212WP
3.
The product code is identical for ZTAT versions. However, be sure to inform your Hitachi
sales representative if you will be using this option.
499
Appendix H Package Dimensions
Figure H-1 shows the dimensions of the DC-64S package. Figure H-2 shows the dimensions of the
DP-64S package. Figure H-3 shows the dimensions of the FP-64A package. Figure H-4 shows the
dimensions of the TFP-80C package.
Unit: mm
57.30
64
0.9
1.778 ± 0.250
32
0.48 ± 0.10
0.51 Min
1
2.54 Min 5.60 Max
18.92
33
19.05
0.11
0.25 +– 0.05
Figure H-1 Package Dimensions (DC-64S)
500
Unit: mm
33
17.0
18.6 Max
64
57.6
58.50 Max
1.78 ± 0.25
0.48 ± 0.10
2.54 Min 5.08 Max
32
1.0
0.51 Min
1
19.05
+ 0.11
0.25 – 0.05
0° – 15°
Figure H-2 Package Dimensions (DP-64S)
501
Unit: mm
17.2 ± 0.3
14
33
48
32
0.80
17.2 ± 0.3
49
64
17
1
+0.08
–0.05
0.17
0.1
0.1
3.05 Max
+0.20
–0.16
0.15 M
2.70
0.35 ± 0.10
16
Figure H-3 Package Dimensions (FP-64A)
502
1.6
0–5°
0.8 – 0.3
Unit: mm
14.0 ± 0.2
12.0
60
41
40
80
21
0.50
14.0 ± 0.2
61
1
20
1.00
0.50 ± 0.10
0.10
0.17 ± 0.05
1.20 Max
0.10 M
0 – 5°
0.00 Min
0.20 Max
0.20 ± 0.05
Figure H-4 Package Dimensions (TFP-80C)
503