TI INA333SHKJ Micro-power, zerã¸-drift, rail-to-rail out instrumentation amplifier Datasheet

INA333-HT
www.ti.com
SBOS514 – MARCH 2010
Micro-Power, Zerø-Drift, Rail-to-Rail Out
Instrumentation Amplifier
Check for Samples: INA333-HT
FEATURES
1
•
2
•
•
•
•
•
•
•
•
Low Offset Voltage: 25 mV (max at 25°C),
G ≥ 100
Low Drift: 0.2 mV/°C, G ≥ 1000
Low Noise: 55 nV/√Hz, G ≥ 100
High CMRR: 100 dB (min at 25°C), G ≥ 10
Supply Range: +1.8 V to +5.5 V
Input Voltage: (V–) +0.1 V to (V+) –0.1 V
Output Range: (V–) +0.05 V to (V+) –0.05V
Low Quiescent Current: 198 mA
RFI Filtered Inputs
SUPPORTS EXTREME TEMPERATURE
APPLICATIONS
•
•
•
•
•
•
•
•
APPLICATIONS
•
•
Down-Hole Drilling
High Temperature Environments
(1)
Controlled Baseline
One Assembly/Test Site
One Fabrication Site
Available in Extreme (–55°C/210°C)
Temperature Range (1)
Extended Product Life Cycle
Extended Product-Change Notification
Product Traceability
Texas Instruments' high temperature products
utilize highly optimized silicon (die) solutions
with design and process enhancements to
maximize performance over extended
temperatures.
Custom temperature ranges available
DESCRIPTION
The INA333 is a low-power, precision instrumentation amplifier offering excellent accuracy. The versatile 3-op
amp design, small size, and low power make it ideal for a wide range of portable applications.
A single external resistor sets any gain from 1 to 1000. The INA333 is designed to use an industry-standard gain
equation: G = 1 + (100kΩ/RG).
The INA333 provides very low offset voltage (25 mV at 25°C, G ≥ 100), excellent offset voltage drift (0.2 mV/°C,
G ≥ 100), and high common-mode rejection (100 dB at 25°C, G ≥ 10). It operates with power supplies as low as
1.8 V (±0.9V), and quiescent current is only 50 mA—ideal for battery-operated systems. Using autocalibration
techniques to ensure excellent precision over the extended industrial temperature range, the INA333 also offers
exceptionally low noise density (55 nV/√Hz) that extends down to dc.
The INA333 is is specified over the TA = –55°C to +210°C temperature range.
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2010, Texas Instruments Incorporated
SBOS514 – MARCH 2010
www.ti.com
V+
7
VIN-
2
RFI Filtered Inputs
150kW
150kW
A1
RFI Filtered Inputs
1
50kW
6
A3
RG
VOUT
50kW
8
RFI Filtered Inputs
VIN+
150kW
150kW
5
A2
3
REF
RFI Filtered Inputs
INA333
4
V-
G=1+
100kW
RG
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
TA
PACKAGE (2)
ORDERABLE PART NUMBER
KGD
INA333SKGD1
NA
JD
INA333SJD
INA333SJD
HKJ
INA333SHKJ
INA333SHKJ
–55°C to 210°C
(1)
(2)
TOP-SIDE MARKING
For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.
Package drawings, standard packaging quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/packaging.
ABSOLUTE MAXIMUM RATINGS (1)
Supply voltage
Analog input voltage range (2)
INA333
UNIT
+7
V
(V–) – 0.3 to (V+) + 0.3
Output short-circuit (3)
V
Continuous
Operating temperature range, TA
–55 to +210
°C
Storage temperature range, TSTG
–65 to +210
°C
+210
°C
Human body model (HBM)
4000
V
Charged device model (CDM)
1000
V
Machine model (MM)
200
V
Junction temperature, TJ
ESD rating
(1)
(2)
(3)
2
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.3V beyond the supply rails should
be current limited to 10mA or less.
Short-circuit to ground.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
PIN CONFIGURATIONS
JD OR HKJ PACKAGE
MSOP-8
(TOP VIEW)
RG
1
8
RG
VIN-
2
7
V+
VIN+
3
6
VOUT
V-
4
5
REF
INA333
BARE DIE INFORMATION
DIE THICKNESS
BACKSIDE FINISH
BACKSIDE
POTENTIAL
BOND PAD
METALLIZATION COMPOSITION
15 mils.
Silicon with backgrind
V-
Al-Si-Cu (0.5%)
Origin
a
c
b
d
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
3
SBOS514 – MARCH 2010
www.ti.com
Table 1. Bond Pad Coordinates in Microns
DISCRIPTION
PAD NUMBER
a
b
c
d
1680.8
RG
1
250
1604.8
326
VIN-
2
21.2
1300
97.2
1376
VIN+
3
21.2
978.5
97.2
1054.5
NC
4
21.2
748.65
97.2
824.65
V-
5
31.3
300
107.3
376
REF
6
1072.15
21.2
1148.15
97.2
VOUT
7
1299.8
216.2
1375.8
292.2
V+
8
1289.7
700
1365.7
776
RG
9
1071
1604.8
1147
1680.8
RG
RG
VIN-
VIN+
NC
V+
VVOUT
REF
4
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
THERMAL CHARACTERISTICS FOR JD PACKAGE
over operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
qJA
Junction-to-ambient thermal resistance (1)
qJB
Junction-to-board thermal resistance
qJC
Junction-to-case thermal resistance
(1)
(2)
MIN
TYP
MAX
UNIT
High-K board (2), no airflow
64.9
No airflow
83.4
High-K board without underfill
27.9
°C/W
6.49
°C/W
°C/W
The intent of qJA specification is solely for a thermal performance comparison of one package to another in a standardized environment.
This methodolgy is not meant to and will not predict the performance of a package in an application-specific environment.
JED51-7, high effective thermal conductivity test board for leaded surface mount packages.
THERMAL CHARACTERISTICS FOR HKJ PACKAGE
over operating free-air temperature range (unless otherwise noted)
PARAMETER
MIN
TYP
MAX
Junction-to-case thermal resistance (to bottom of case)
qJC
5.7
Junction-to-case thermal resistance (to top of case lid - as if formed dead bug)
13.7
UNIT
°C/W
ELECTRICAL CHARACTERISTICS: VS = +1.8 V to +5.5 V
At TA = +25°C, RL = 10kΩ, VREF = VS/2, and G = 1, unless otherwise noted.
TA = –55°C to +125°C
PARAMETER
TEST CONDITIONS
MIN
TA = +210°C
TYP
MAX
MIN
TYP
MAX
UNIT
±10 ±25/G
±25 ±75/G
±15
mV
±0.1 ±0.5/G (3)
0.2 (4) (5)
mV/°C
±5 ±15/G
2.5 (4)
mV/V
INPUT (1)
Offset voltage,
RTI (2)
VOSI
vs Temperature
vs Power supply
PSR
1.8 V ≤ VS ≤ 5.5 V
±1 ±5/G
Long-term stability
See note
Turn-on time to specified
VOSI
(6)
See Typical characteristics
See Typical characteristics
Impedance
Differential
Common-mode
ZIN
100 || 3
100 || 3
GΩ || pF
ZIN
100 || 3
100 || 3
GΩ || pF
Common-mode
voltage range
VCM
Common-mode
rejection
CMR
VO = 0 V
(V–) + 0.1
(V+) – 0.1
(V–) + 0.1
(V+) – 0.1 V
V
DC to 60 Hz
G=1
VCM = (V–) + 0.1 V to
(V+) – 0.1 V
80
90
dB
G = 10
VCM = (V–) + 0.1 V to
(V+) – 0.1 V
100
110
dB
G = 100
VCM = (V–) + 0.1 V to
(V+) – 0.1 V
100
115
110
dB
G = 1000
VCM = (V–) + 0.1 V to
(V+) – 0.1 V
100
115
113
dB
INPUT BIAS CURRENT
Input bias current
IB
vs Temperature
Input offset current
IOS
vs Temperature
(1)
(2)
(3)
(4)
(5)
(6)
±70
±200
See Typical Characteristic curve
±50
±1260
±2044
pA/°C
See Typical Characteristic curve
pA/°C
±200
See Typical Characteristic curve
pA
See Typical Characteristic curve
pA
Total VOS, Referred-to-input = (VOSI) + (VOSO/G).
RTI = Referred-to-input.
Temperature drift is measured from –55°C to +125°C.
G = 1000
Temperature drift is measured from 125°C to +210°C.
300-hour life test at +150°C demonstrated randomly distributed variation of approximately 1 mV.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
5
SBOS514 – MARCH 2010
www.ti.com
ELECTRICAL CHARACTERISTICS: VS = +1.8 V to +5.5 V (continued)
At TA = +25°C, RL = 10kΩ, VREF = VS/2, and G = 1, unless otherwise noted.
TA = –55°C to +125°C
PARAMETER
TEST CONDITIONS
MIN
TYP
TA = +210°C
MAX
MIN
TYP
MAX
UNIT
INPUT VOLTAGE NOISE
Input voltage noise
eNI
G = 100, RS = 0 Ω
f = 10 Hz
42
63
nV/√Hz
f = 100 Hz
40
70
nV/√Hz
f = 1 kHz
50
55
nV/√Hz
f = 0.1Hz to 10 Hz
2
6
mVPP
Input current noise
iN
f = 10Hz
f = 0.1Hz to 10Hz
100
fA/√Hz
2
pAPP
GAIN
Gain equation
G
1 + (100kΩ/RG)
Range of gain (7)
1
1 + (100kΩ/RG)
1000
100
V/V
1000
V/V
VS = 5.5 V,
(V–) + 100mV ≤ VO ≤
(V+) – 100mV
Gain error
G=1
±0.02
±0.1
G = 10
±0.05
±0.5
%
G = 100
±0.01
±0.5
±1.3
%
G = 1000
±0.43
±1.15
±1.7
%
%
GAIN (continued)
Gain vs Temperature
G=1
±1
±5
ppm/°C
G > 1 (8)
±15
±50
ppm/°C
Gain nonlinearity
VS = 5.5 V,
(V–) + 100mV ≤ VO ≤
(V+) – 100mV
G = 1 to 1000
RL = 10 kΩ
10
10
ppm
OUTPUT
Output voltage swing from
rail (9)
VS = 5.5 V, RL = 10 kΩ
Capacitive load drive
Short-circuit
current
ISC
Continuous to common
See note
(9)
50
185
mV
500
500
pF
–55, +5
–36, +1
mA
FREQUENCY
RESPONSE
Bandwidth, –3dB
Range of gain (7)
G=1
150
G = 10
35
G = 100
3.5
3.1
kHz
G = 1000
350
300
Hz
G=1
0.16
0.25
V/ms
G = 100
0.06
0.04
V/ms
Slew rate
Settling time to
0.01%
kHz
VS = 5 V, VO = 4 V Step
tS
G=1
VSTEP = 4 V
35
32
ms
G = 100
VSTEP = 4 V
240
326
ms
Settling time to
0.001%
(7)
(8)
(9)
6
SR
kHz
tS
Not recommend gain < 100 for 210°C application.
Does not include effects of external resistor RG.
See Typical Characteristics curve, Output Voltage Swing vs Output Current (Figure 31).
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
ELECTRICAL CHARACTERISTICS: VS = +1.8 V to +5.5 V (continued)
At TA = +25°C, RL = 10kΩ, VREF = VS/2, and G = 1, unless otherwise noted.
TA = –55°C to +125°C
PARAMETER
TEST CONDITIONS
MIN
TYP
TA = +210°C
MAX
MIN
TYP
MAX
UNIT
G=1
VSTEP = 4 V
60
55
ms
G = 100
VSTEP = 4 V
500
530
ms
50% overdrive
52
28
ms
Overload recovery
REFERENCE INPUT
RIN
300
Voltage range
300
kΩ
V–
V+
V–
V+
V
+1.8
+5.5
+1.8
+5.5
V
±2.75
±0.9
±2.75
POWER SUPPLY
Voltage range
Single
Dual
±0.9
Quiescent current
IQ
VIN = VS/2
50
75
vs Temperature
V
mA
80
198
345
mA
TEMPERATURE RANGE
Specified temperature
range
–55
+125
–55
+210
°C
Operating temperature
range
–55
+125
–55
+210
°C
1000000
Estimated Life (Hours)
100000
10000
1000
Electromigration Fail Mode
100
10
1
110
130
150
170
190
210
230
Continous TJ (°C)
Notes
1. See datasheet for absolute maximum and minimum recommended operating conditions.
2. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package
interconnect life).
Figure 1. INA333SKGD1 Operating Life Derating Chart
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
7
SBOS514 – MARCH 2010
www.ti.com
TYPICAL CHARACTERISTICS
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
INPUT VOLTAGE OFFSET DRIFT
(–40°C to +125°C)
INPUT OFFSET VOLTAGE
VS = 5.5V
-25.0
-22.5
-20.0
-17.5
-15.0
-12.5
-10.0
-7.5
-5.0
-2.5
0
2.5
5.0
7.5
10.0
12.5
15.0
17.5
20.0
22.5
25.0
-0.10
-0.09
-0.08
-0.07
-0.06
-0.05
-0.04
-0.03
-0.02
-0.01
0
0.01
0.02
0.03
0.04
0.05
0.06
0.07
0.08
0.09
0.10
Population
Population
VS = 5.5V
Input Offset Voltage (mV)
Input Voltage Offset Drift (mV/°C)
Figure 2.
Figure 3.
INPUT VOLTAGE OFFSET DRIFT
(125°C to +210°C)
OUTPUT OFFSET VOLTAGE
VS = 5.5V
-75.0
-67.5
-60.0
-52.5
-45.0
-37.5
-30.0
-22.5
-15.0
-7.5
0
7.5
15.0
22.5
30.0
37.5
45.0
52.5
60.0
67.5
75.0
0.75
0.80
0.65
0.70
0.55
0.60
0.45
0.50
0.35
0.40
0.25
0.30
0.15
0.20
0.05
0.10
0.00
Population
Population
Vs = 5.5V
Gain = 1000
Output Offset Voltage (mV)
Input Voltage Offset Drift (µV/°C)
Figure 4.
8
Figure 5.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
OUTPUT VOLTAGE OFFSET DRIFT
(–40°C to +125°C)
OFFSET VOLTAGE vs COMMON-MODE VOLTAGE
0
VS = 5.5V
VS = 1.8V
-5
VOS (mV)
Population
VS = 5V
-10
-15
-20
-0.50
-0.45
-0.40
-0.35
-0.30
-0.25
-0.20
-0.15
-0.10
-0.05
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
0.50
-25
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
VCM (V)
Output Voltage Offset Drift (mV/°C)
Figure 6.
Figure 7.
0.1Hz TO 10Hz NOISE
0.1Hz TO 10Hz NOISE
Gain = 100
Noise (1mV/div)
Noise (0.5mV/div)
Gain = 1
Time (1s/div)
Time (1s/div)
Figure 8.
Figure 9.
SPECTRAL NOISE DENSITY
NONLINEARITY ERROR
0.012
Output Noise
100
100
Current Noise
Input Noise
10
10
Total Input-Referred Noise =
2
(Input Noise) +
(Output Noise)
2
G
1
1
0.1
1
10
100
Frequency (Hz)
1k
10k
DC Output Nonlinearity Error (%FSR)
1000
Current Noise Density (fA/ÖHz)
Voltage Noise Density (nV/ÖHz)
1000
G = 1000
G = 100
G = 10
G=1
0.008
VS = ±2.75V
0.004
0
-0.004
-0.008
-0.012
0
0.5
1.0
1.5
2.0
2.5
3.0 3.5
4.0
4.5
5.0
5.5
VOUT (V)
Figure 10.
Figure 11.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
9
SBOS514 – MARCH 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
LARGE SIGNAL RESPONSE
LARGE-SIGNAL STEP RESPONSE
Output Voltage (1V/div)
Gain = 100
Output Voltage (1V/div)
Gain = 1
Time (25ms/div)
Time (100ms/div)
Figure 12.
Figure 13.
SMALL-SIGNAL STEP RESPONSE
SMALL-SIGNAL STEP RESPONSE
Output Voltage (50mV/div)
Gain = 100
Output Voltage (50mV/div)
Gain = 1
Time (10ms/div)
Time (100ms/div)
Figure 14.
Figure 15.
SETTLING TIME vs GAIN
STARTUP SETTLING TIME
10000
Gain = 1
Time (ms)
1000
0.001%
100
0.01%
0.1%
10
1
VOUT
VOUT (50mV/div)
Supply (1V/div)
Supply
100
10
1000
Time (50ms/div)
Gain (V/V)
Figure 16.
10
Figure 17.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
GAIN vs FREQUENCY
COMMON-MODE REJECTION RATIO
80
VS = 5.5V
G = 1000
60
G = 100
G = 10
Population
Gain (dB)
40
20
G=1
0
-20
-40
10
100k
10k
1k
100
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
20
30
40
50
60
70
80
90
100
-60
1M
Frequency (Hz)
CMRR (mV/V)
Figure 19.
COMMON-MODE REJECTION RATIO vs TEMPERATURE
COMMON-MODE REJECTION RATIO vs FREQUENCY
160
10
8
6
4
2
0
-2
-4
-6
-8
-10
Vs = ±2.75V
Vs = ±0.9V
140
G = 1000
120
G = 100
CMRR (dB)
CMRR (µV/V)
Figure 18.
G = 1000
G = 100
100
80
60
G=1
40
G = 10
20
-65 -40 -15 10
0
35 60 85 110 135 160 185 210
10
100k
10k
1k
100
Temperature (°C)
Frequency (Hz)
Figure 20.
Figure 21.
TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE
TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE
Common-Mode Voltage (V)
2.0
5
VS = ±2.5V
VREF = 0
Common-Mode Voltage (V)
2.5
1.0
All Gains
0
-1.0
VS = +5V
VREF = 0
4
3
All Gains
2
1
-2.0
2.5
-2.5 -2.0
0
-1.0
0
1.0
2.0
2.5
0
1
2
3
4
5
Output Voltage (V)
Output Voltage (V)
Figure 22.
Figure 23.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
11
SBOS514 – MARCH 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE
0.9
0.5
0.3
0.1
VS = +1.8V
VREF = 0
1.6
Common-Mode Voltage (V)
Common-Mode Voltage (V)
1.8
VS = ±0.9V
VREF = 0
0.7
TYPICAL COMMON-MODE RANGE vs OUTPUT VOLTAGE
All Gains
-0.1
-0.3
-0.5
-0.7
1.4
1.2
1.0
All Gains
0.8
0.6
0.4
0.2
-0.9
-0.9
0
-0.7
-0.5
-0.3
0.1
-0.1
0.3
0.5
0.7
0
0.9
0.5
0.4
0.2
Output Voltage (V)
Figure 24.
POSITIVE POWER-SUPPLY REJECTION RATIO
140
140
G = 1000
-PSRR (dB)
+PSRR (dB)
1.6
1.8
VS = 5V
G = 100
120
120
100
G = 100
80
60
G = 10
G = 1000
100
80
G = 10
60
40
G=1
20
G=1
20
0
0
1
10
100
1k
10k
100k
-20
1M
0.1
100
10
1
Frequency (Hz)
1k
10k
100k
1M
Frequency (Hz)
Figure 26.
Figure 27.
INPUT BIAS CURRENT vs TEMPERATURE
| INPUT BIAS CURRENT | vs COMMON-MODE VOLTAGE
200
+IB
-IB
180
160
140
| IB | (pA)
IB (pA)
1.4
NEGATIVE POWER-SUPPLY REJECTION RATIO
160
1400
1200
1000
800
600
400
200
0
-200
1.2
Figure 25.
160
40
1.0
0.8
Output Voltage (V)
Vs = ±0.9V
120
100
80
60
Vs = ±2.75V
VS = 5V
40
20
VS = 1.8V
0
-65 -40 -15 10 35 60 85 110 135 160 185 210
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
VCM (V)
Temperature (°C)
Figure 28.
12
Figure 29.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
TYPICAL CHARACTERISTICS (continued)
At TA = +25°C, VS = 5V, RL = 10kΩ, VREF = midsupply, and G = 1, unless otherwise noted.
INPUT OFFSET CURRENT vs TEMPERATURE
OUTPUT VOLTAGE SWING vs OUTPUT CURRENT
150
50
VOUT (V)
IOS (pA)
100
Vs = ±2.75V
0
Vs = ±0.9V
-50
(V+)
(V+) - 0.25
(V+) - 0.50
(V+) - 0.75
(V+) - 1.00
(V+) - 1.25
(V+) - 1.50
(V+) - 1.75
VS = ±2.75V
VS = ±0.9V
(V-) + 1.75
(V-) + 1.50
(V-) + 1.25
(V-) + 1.00
(V-) + 0.75
(V-) + 0.50
(V-) + 0.25
(V-)
+125°C
+25°C
-40°C
0
-65 -40 -15 10 35 60 85 110 135 160 185 210
10
30
20
40
50
60
IOUT (mA)
Temperature (°C)
Figure 30.
Figure 31.
QUIESCENT CURRENT vs TEMPERATURE
QUIESCENT CURRENT vs COMMON-MODE VOLTAGE
80
250
70
VS = 5V
60
50
150
Vs = 5V
100
IQ (mA)
IQ (uA)
200
40
VS = 1.8V
30
20
50
10
Vs = 1.8V
0
0
0
-65 -40 -15 10 35 60 85 110 135 160 185 210
1.0
3.0
2.0
4.0
5.0
VCM (V)
Temperature (°C)
Figure 32.
Figure 33.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
13
SBOS514 – MARCH 2010
www.ti.com
APPLICATION INFORMATION
Application information below is provided for
commercial temperature as a reference and not for
high temperature.
It is not recommonded to use gain < 100 for the high
temperature (210°C) application. A filter is needed
between Pin 1 and Pin 9 for gain = 100 and
gain = 1000 in 210°C application. Recommended
resistor value is 3.5 kΩ and capacitor value is 10 nF.
Figure 34 shows the basic connections required for
operation of the INA333. Good layout practice
mandates the use of bypass capacitors placed close
to the device pins as shown.
The output of the INA333 is referred to the output
reference (REF) terminal, which is normally
grounded. This connection must be low-impedance to
assure good common-mode rejection. Although 15 Ω
or less of stray resistance can be tolerated while
maintaining specified CMRR, small stray resistances
of tens of ohms in series with the REF pin can cause
noticeable degradation in CMRR.
14
SETTING THE GAIN
Gain of the INA333 is set by a single external
resistor, RG, connected between pins 1 and 8. The
value of RG is selected according to Equation 1:
G = 1 + (100 kΩ/RG)
(1)
(1)
Table 2 lists several commonly-used gains and
resistor values. The 100 kΩ term in Equation 1
comes from the sum of the two internal feedback
resistors of A1 and A2. These on-chip resistors are
laser trimmed to accurate absolute values. The
accuracy and temperature coefficient of these
resistors are included in the gain accuracy and drift
specifications of the INA333.
The stability and temperature drift of the external gain
setting resistor, RG, also affects gain. The contribution
of RG to gain accuracy and drift can be directly
inferred from the gain Equation 1. Low resistor values
required for high gain can make wiring resistance
important. Sockets add to the wiring resistance and
contribute additional gain error (possibly an unstable
gain error) in gains of approximately 100 or greater.
To ensure stability, avoid parasitic capacitance of
more than a few picofarads at the RG connections.
Careful matching of any parasitics on both RG pins
maintains optimal CMRR over frequency.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
V+
0.1mF
7
VIN-
2
RFI Filter
150kW
150kW
A1
VO = G ´ (VIN+ - VIN-)
RFI Filter
1
50kW
RG
G=1+
6
A3
50kW
+
8
Load VO
RFI Filter
VIN+
100kW
RG
150kW
150kW
A2
3
-
5
Ref
RFI Filter
INA333
4
0.1mF
V-
Also drawn in simplified form:
VINRG
INA333
VO
Ref
VIN+
Figure 34. Basic Connections
Table 2. Commonly-Used Gains and Resistor Values
(1)
DESIRED GAIN
RG (Ω)
1
NC (1)
NEAREST 1% RG (Ω)
NC
2
100k
100k
5
25k
24.9k
10
11.1k
11k
20
5.26k
5.23k
50
2.04k
2.05
100
1.01k
1k
200
502.5
499
500
200.4
200
1000
100.1
100
NC denotes no connection. When using the SPICE model, the simulation will not converge unless a resistor is connected to the RG pins;
use a very large resistor value.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
15
SBOS514 – MARCH 2010
www.ti.com
INTERNAL OFFSET CORRECTION
The INA333 internal op amps use an auto-calibration
technique with a time-continuous 350-kHz op amp in
the signal path. The amplifier is zero-corrected every
8 ms using a proprietary technique. Upon power-up,
the amplifier requires approximately 100 ms to
achieve specified VOS accuracy. This design has no
aliasing or flicker noise.
OFFSET TRIMMING
Most applications require no external offset
adjustment; however, if necessary, adjustments can
be made by applying a voltage to the REF terminal.
Figure 35 shows an optional circuit for trimming the
output offset voltage. The voltage applied to REF
terminal is summed at the output. The op amp buffer
provides low impedance at the REF terminal to
preserve good common-mode rejection.
VIN-
Microphone,
Hydrophone,
etc.
INA333
47kW
47kW
V+
RG
VIN+
Without a bias current path, the inputs will float to a
potential that exceeds the common-mode range of
the INA333, and the input amplifiers will saturate. If
the differential source resistance is low, the bias
current return path can be connected to one input
(see the thermocouple example in Figure 36). With
higher source impedance, using two equal resistors
provides a balanced input with possible advantages
of lower input offset voltage as a result of bias current
and better high-frequency common-mode rejection.
INA333
Thermocouple
VO
INA333
100mA
1/2 REF200
Ref
10kW
OPA333
±10mV
Adjustment Range
100W
10kW
100W
INA333
100mA
1/2 REF200
Center tap provides
bias current return.
V-
Figure 35. Optional Trimming of Output Offset
Voltage
Figure 36. Providing an Input Common-Mode
Current Path
NOISE PERFORMANCE
The auto-calibration technique used by the INA333
results in reduced low frequency noise, typically only
50 nV/√Hz, (G = 100). The spectral noise density can
be seen in detail in Figure 10. Low frequency noise of
the INA333 is approximately 1 mVPP measured from
0.1 Hz to 10 Hz, (G = 100).
INPUT BIAS CURRENT RETURN PATH
The input impedance of the INA333 is extremely
high—approximately 100 GΩ. However, a path must
be provided for the input bias current of both inputs.
This input bias current is typically ±70 pA. High input
impedance means that this input bias current
changes very little with varying input voltage.
Input circuitry must provide a path for this input bias
current for proper operation. Figure 36 illustrates
various provisions for an input bias current path.
16
INPUT COMMON-MODE RANGE
The linear input voltage range of the input circuitry of
the INA333 is from approximately 0.1 V below the
positive supply voltage to 0.1 V above the negative
supply. As a differential input voltage causes the
output voltage to increase, however, the linear input
range is limited by the output voltage swing of
amplifiers A1 and A2. Thus, the linear common-mode
input range is related to the output voltage of the
complete amplifier. This behavior also depends on
supply voltage—see Typical Characteristic curves
Typical Common-Mode Range vs Output Voltage
(Figure 22 to Figure 25).
Input overload conditions can produce an output
voltage that appears normal. For example, if an input
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
overload condition drives both input amplifiers to the
respective positive output swing limit, the difference
voltage measured by the output amplifier is near
zero. The output of the INA333 is near 0 V even
though both inputs are overloaded.
+3V
3V
2V - DV
RG
300W
Ref
OPERATING VOLTAGE
2V + DV
The INA333 operates over a power-supply range of
+1.8 V to +5.5 V (±0.9 V to ±2.75 V). Supply voltages
higher than +7 V (absolute maximum) can
permanently damage the device. Parameters that
vary over supply voltage or temperature are shown in
the Typical Characteristics section of this data sheet.
VO
INA333
1.5V
150W
R1
(1)
(1) R1 creates proper common-mode voltage, only for low-voltage
operation—see the Single-Supply Operation section.
Figure 37. Single-Supply Bridge Amplifier
LOW VOLTAGE OPERATION
The INA333 can be operated on power supplies as
low as ±0.9 V. Most parameters vary only slightly
throughout this supply voltage range—see the Typical
Characteristics section. Operation at very low supply
voltage requires careful attention to assure that the
input voltages remain within the linear range. Voltage
swing requirements of internal nodes limit the input
common-mode range with low power-supply voltage.
The
Typical
Characteristic
curves
Typical
Common-Mode Range vs Output Voltage (Figure 22
to Figure 25) show the range of linear operation for
various supply voltages and gains.
SINGLE-SUPPLY OPERATION
INPUT PROTECTION
The input terminals of the INA333 are protected with
internal diodes connected to the power-supply rails.
These diodes clamp the applied signal to prevent it
from damaging the input circuitry. If the input signal
voltage can exceed the power supplies by more than
0.3 V, the input signal current should be limited to
less than 10 mA to protect the internal clamp diodes.
This current limiting can generally be done with a
series input resistor. Some signal sources are
inherently current-limited and do not require limiting
resistors.
The INA333 can be used on single power supplies of
+1.8 V to +5.5 V. Figure 37 illustrates a basic
single-supply circuit. The output REF terminal is
connected to mid-supply. Zero differential input
voltage demands an output voltage of mid-supply.
Actual output voltage swing is limited to
approximately 50 mV above ground, when the load is
referred to ground as shown. The typical
characteristic curve Output Voltage Swing vs Output
Current (Figure 31) shows how the output voltage
swing varies with output current.
GENERAL LAYOUT GUIDELINES
With single-supply operation, VIN+ and VIN– must both
be 0.1V above ground for linear operation. For
instance, the inverting input cannot be connected to
ground to measure a voltage connected to the
noninverting input.
Instrumentation amplifiers vary in the susceptibility to
radio-frequency interference (RFI). RFI can generally
be identified as a variation in offset voltage or dc
signal levels with changes in the interfering RF signal.
The INA333 has been specifically designed to
minimize susceptibility to RFI by incorporating
passive RC filters with an 8-MHz corner frequency at
the VIN+ and VIN– inputs. As a result, the INA333
demonstrates remarkably low sensitivity compared to
previous generation devices. Strong RF fields may
continue to cause varying offset levels, however, and
may require additional shielding.
To illustrate the issues affecting low voltage
operation, consider the circuit in Figure 37. It shows
the INA333 operating from a single 3-V supply. A
resistor in series with the low side of the bridge
assures that the bridge output voltage is within the
common-mode range of the amplifier inputs.
Attention to good layout practices is always
recommended. Keep traces short and, when
possible, use a printed circuit board (PCB) ground
plane with surface-mount components placed as
close to the device pins as possible. Place a 0.1-mF
bypass capacitor closely across the supply pins.
These guidelines should be applied throughout the
analog circuit to improve performance and provide
benefits
such
as
reducing
the
electromagnetic-interference (EMI) susceptibility.
APPLICATION IDEAS
Additional application ideas are shown in Figure 38 to
Figure 41.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
17
SBOS514 – MARCH 2010
www.ti.com
2.8kW
LA
VO
RG/2
RA
INA333
Ref
2.8kW
G = 10
390kW
1/2
OPA2333
RL
1/2
OPA2333
10kW
390kW
Figure 38. ECG Amplifier With Right-Leg Drive
+VS
R1
100kW
fLPF = 150Hz
C4
1.06nF
1/2
OPA2333
RA
+VS
R2
100kW
+VS
2
R6
100kW
1/2
OPA2333
7
1
RG
R8
100kW
+VS
3
dc
R3
100kW
GINA = 5
4
5
ac
1/2
OPA2333
+VS
OPA333
C3
1mF
R13
318kW
VOUT
GOPA = 200
+VS
1/2
OPA2333
Wilson
LA
R12
5kW
6
INA333
8
LL
R14
1MW
GTOT = 1kV/V
R7
100kW
VCENTRAL
C1
47pF
(RA + LA + LL)/3
fHPF = 0.5Hz
(provides ac signal coupling)
1/2 VS
R5
390kW
+VS
R4
100kW
R9
20kW
1/2
OPA2333
RL
Inverted
VCM
+VS
VS = +2.7V to +5.5V
1/2
OPA2333
BW = 0.5Hz to 150Hz
+VS
R10
1MW
1/2 VS
C2
0.64mF
R11
1MW
fO = 0.5Hz
Figure 39. Single-Supply, Very Low Power, ECG Circuit
18
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
www.ti.com
SBOS514 – MARCH 2010
TINA-TI
(FREE DOWNLOAD SOFTWARE)
Virtual instruments offer users the ability to select
input waveforms and probe circuit nodes, voltages,
and waveforms, creating a dynamic quick-start tool.
Using TINA-TI SPICE-Based Analog Simulation
Program with the INA333
Figure 40 and Figure 41 show example TINA-TI
circuits for the INA333 that can be used to develop,
modify, and assess the circuit design for specific
applications. Links to download these simulation files
are given below.
TINA is a simple, powerful, and easy-to-use circuit
simulation program based on a SPICE engine.
TINA-TI is a free, fully functional version of the TINA
software, preloaded with a library of macromodels in
addition to a range of both passive and active
models. It provides all the conventional dc, transient,
and frequency domain analysis of SPICE as well as
additional design capabilities.
NOTE: these files require that either the TINA
software (from DesignSoft) or TINA-TI software be
installed. Download the free TINA-TI software from
the TINA-TI folder.
Available as a free download from the Analog eLab
Design
Center,
TINA-TI
offers
extensive
post-processing capability that allows users to format
results in a variety of ways.
VoA1
1/2 of matched
monolithic dual
NPN transistors
(example: MMDT3904)
RELATED PRODUCTS
For monolithic logarithmic amplifiers (such as LOG112 or LOG114) see the link in footnote 1.
Vout
V
4
VM1
8
3
6
+
5
+
7
VCC
VCC
Ref
RG V+
U5 OPA369
Vdiff
Vref+
1/2 of matched
monolithic dual
NPN transistors
(example: MMDT3904)
-
R8 10k
Out
+
U1 OPA335
VCC
+
5
U1 INA333
Optional buffer for driving
SAR converters with
sampling systems of ³ 33kHz.
VCC
+
1
4
RG V-
C1 1n
1
Vref+
Vref+
Input I 10n
+
_
Vref+
2
-
R3 14k
2
3
VoA2
3
Vref+
uC Vref/2 2.5
1
+
uC Vref/2 2.5
2
+
4
5
V1 5
NOTE: Temperature compensation
of logging transistors is not shown.
U6 OPA369
VCC
Rset 2.5M
(1) The following link launches the TI logarithmic amplifiers web page: Logarithmic Amplifier Products Home Page
Figure 40. Low-Power Log Function Circuit for Portable Battery-Powered Systems
(Example Glucose Meter)
To download a compressed file that contains the TINA-TI simulation file for this circuit, click the following link:
Log Circuit.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
19
SBOS514 – MARCH 2010
www.ti.com
3V
R1
2kW
RWa
3W
EMU21 RTD3
-
Pt100 RTD
VT+
U2
OPA333
RWb
3W
+
RTD+
VT 25
+
2 _
3V
VT-
RTD-
Mon+
RGAIN
100kW
Mon-
+
U1 INA333
VDIFF
Out
Ref
8
RG V+
RWc
4W
Temp (°C)
(Volts = °C)
1
4
RG V-
RZERO
100W
3
PGA112
MSP430
6
5
+
7
V
VREF+
3V
VRTD
RWd
3W
RTD Resistance
(Volts = Ohms)
+
+
A
IREF1
A
IREF2
3V
U1 REF3212
VREF
3V
VREF
VREF
Use BF861A
EN
+
In
OUTS
GNDF GNDS
C7
470nF
S
OUTF
+
T3 BF256A
OPA3331 OPA333
Use BF861A
3V
T1 BF256A
+
+
U3
OPA333
3V
-
G
-
V4 3
RSET1
2.5kW
RSET2
2.5kW
RWa, RWb, RWc, and RWd simulate wire resistance. These resistors are included to show the four-wire sense technique immunity to line
mismatches. This method assumes the use of a four-wire RTD.
Figure 41. Four-Wire, 3V Conditioner for a PT100 RTD With Programmable Gain Acquisition System
To download a compressed file that contains the TINA-TI simulation file for this circuit, click the following link:
PT100 RTD.
20
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): INA333-HT
PACKAGE OPTION ADDENDUM
www.ti.com
2-Apr-2010
PACKAGING INFORMATION
Orderable Device
Status (1)
INA333SHKJ
INA333SJD
INA333SKGD1
Pins Package Eco Plan (2)
Qty
Package
Type
Package
Drawing
ACTIVE
CFP
HKJ
8
25
TBD
ACTIVE
CDIP SB
JD
8
45
TBD
ACTIVE
XCEPT
KGD
0
1
TBD
Lead/Ball Finish
Call TI
MSL Peak Temp (3)
N / A for Pkg Type
POST-PLATE N / A for Pkg Type
Call TI
N / A for Pkg Type
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.
Addendum-Page 1
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Amplifiers
amplifier.ti.com
Audio
www.ti.com/audio
Data Converters
dataconverter.ti.com
Automotive
www.ti.com/automotive
DLP® Products
www.dlp.com
Communications and
Telecom
www.ti.com/communications
DSP
dsp.ti.com
Computers and
Peripherals
www.ti.com/computers
Clocks and Timers
www.ti.com/clocks
Consumer Electronics
www.ti.com/consumer-apps
Interface
interface.ti.com
Energy
www.ti.com/energy
Logic
logic.ti.com
Industrial
www.ti.com/industrial
Power Mgmt
power.ti.com
Medical
www.ti.com/medical
Microcontrollers
microcontroller.ti.com
Security
www.ti.com/security
RFID
www.ti-rfid.com
Space, Avionics &
Defense
www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions www.ti.com/lprf
Video and Imaging
www.ti.com/video
Wireless
www.ti.com/wireless-apps
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2010, Texas Instruments Incorporated