IRF IRLR8503 Hexfet mosfet for dc-dc converter Datasheet

PD-93839A
IRLR8503
IRLR8503
•
•
•
•
N-Channel Application-Specific MOSFET
Ideal for CPU Core DC-DC Converters
Low Conduction Losses
Minimizes Parallel MOSFETs for high current
applications
HEXFET® MOSFET for DC-DC Converters
D
Description
This new device employs advanced HEXFET Power
MOSFET technology to achieve very low on-resistance.
The reduced conduction losses makes it ideal for high
efficiency DC-DC converters that power the latest
generation of microprocessors.
The IRLR8503 has been optimized and is 100% tested for
all parameters that are critical in synchronous buck
converters including RDS(on), gate charge and Cdv/dtinduced turn-on immunity. The IRLR8503 offers an
extremely low combination of Qsw & RDS(on) for reduced
losses in control FET applications.
The package is designed for vapor phase, infra-red,
convection, or wave soldering techniques. Power
dissipation of greater than 2W is possible in a typical PCB
mount application.
G
S
D-Pak
DEVICE RATINGS (MAX. Values)
IRLR8503
30V
VDS
RDS(on)
18 mΩ
QG
20 nC
Qsw
8 nC
Qoss
29.5 nC
Absolute Maximum Ratings
Parameter
Drain-Source Voltage
Gate-Source Voltage
Continuous Drain or Source
Current (VGS ≥ 10V)U
TC = 25°C
IRLR8503
Units
VDS
30
V
VGS
±20
ID
44
TC = 90°C
Pulsed Drain CurrentQ
Power DissipationU
Symbol
TC = 25°C
A
32
IDM
196
PD
62
TC = 90°C
W
30
TJ, TSTG
–55 to 150
°C
Continuous Source Current (Body Diode)
IS
15
A
Pulsed source Current Q
ISM
196
Symbol
Max.
Units
Maximum Junction-to-AmbientS
R θJA
50
°C/W
Maximum Junction-to-Lead
R θJL
2.0
°C/W
Junction & Storage Temperature Range
Thermal Resistance
Parameter
www.irf.com
1
12/21/00
IRLR8503
Electrical Characteristics
Parameter
Symbol
Min
Typ
Max
Units
Drain-to-Source
Breakdown Voltage*
Static Drain-Source
V(BR)DSS
30
–
–
V
VGS = 0V, ID = 250µA
RDS(on)
–
11
16
mΩ
VGS = 10V, ID =15AR
–
13
18
Gate Threshold Voltage*
VGS(th)
1.0
V
VDS = VGS, ID = 250µA
Drain-Source Leakage Current
IDSS
µA
VDS = 24V, VGS = 0
on Resistance*
–
–
30*
–
–
150
Conditions
VGS = 4.5V, ID =15A
VDS = 24V, VGS = 0,
Tj = 100°C
Gate-Source Leakage Current*
IGSS
–
–
±100
nA
Total Gate Charge Control FET*
Qg
–
15
20
VGS = ±12V
Total Gate Charge Sync FET*
Qg
–
13
17
VGS = 5V, VDS< 100mV
Pre-Vth
Gate-Source Charge
Qgs1
–
3.7
–
VDS = 16V, ID = 15A
Post-Vth
Gate-Source Charge
Qgs2
–
1.3
–
Gate to Drain Charge
Qgd
–
4.1
–
Switch Charge* (Qgs2 + Qgd)
Q SW
–
5.4
8
Output Charge*
Qoss
–
23
29.5
Gate Resistance
Rg
–
1.7
–
VGS= 5V, ID= 15A, VDS=16V,
nC
VDS = 16V, VGS = 0
Ω
Turn-on Delay Time
td (on)
–
10
–
Drain Voltage Rise Time
trv
–
18
–
VDD = 16V, ID = 15A
Turn-off Delay Time
td (off)
–
11
–
Clamped Inductive Load
Drain Voltage Fall Time
tfv
–
3
–
See test diagram Fig 14.
Input Capacitance
Ciss
–
1650
–
Output Capacitance
Coss
–
650
–
Reverse Transfer Capacitance
Crss
–
58
–
Min
Typ
ns
pF
VGS = 5V
VDS = 25V, VGS = 0
Source-Drain Rating & Characteristics
Parameter
Symbol
Diode Forward Voltage*
VSD
–
Reverse Recovery ChargeT
Q rr
–
76
Max
Units
1.0
V
nC
Conditions
IS = 15AR, VGS = 0V
di/dt = 700A/µs
VDS = 16V, VGS = 0V, IS = 15A
Reverse Recovery Charge
(with Parallel Schottky)T
Qrr(s)
–
67
di/dt = 700A/µs
(with 10BQ040)
VDS = 16V, VGS = 0V, IS = 15A
Notes:
Q
R
S
*
2
T Typ = measured - Qoss
Repetitive rating; pulse width limited by max. junction temperature.
UCalculated continuous current based on maximum allowable
Pulse width ≤ 300 µs; duty cycle ≤ 2%.
Junction temperature; switching and other losses will
When mounted on 1 inch square copper board, t < 10 sec.
decrease RMS current capability; package limitation
current = 20A.
Devices are 100% tested to these parameters.
www.irf.com
IRLR8503
Power MOSFET Optimization for DC-DC Converters
While the IRLR8103V and IRLR8503 can and are being used in a variety of applications, they were designed
and optimized for low voltage DC-DC conversion in a
synchronous buck converter topology, specifically, microprocessor power applications. The IRLR8503 (Figure 1) was optimized for the control FET socket, while
the IRLR8103V was optimized for the synchronous
FET function.
IRLR8503
(Cont FET)
Table 2 – New Charge Parameters
New Charge
Parameter
Description
QGS1
Pre-Threshold Gate Charge
Waveform
QGS2
Post-Threshold Gate Charge
Q GCONT
Control FET Total QG
Figure 3
QSWITCH
Charge during control FET switching
Combines QGS2 and QGD
Q OSS
Output charge
Charge supplied to COSS during the QGD
period of control FET switching
Figure 5
Figure 6
QGSYNC
Synchronous FET Total QG (VDS ≤ 0)
Figure 4
Drain Voltage
CGD
Drain Voltage
CGS
IRLR8103V
(Sync FET)
QG
(Control FET)
CDS
QSwitch
QGD
Figure 1 – Application
Topology
Figure 2 – Inter-electrode
Capacitance
Because of the inter-electrode capacitance (Figure 2)
of the Power MOSFET, specifying the RDSON of the device is not enough to ensure good performance. An
optimization between RDSON and charge must be performed to insure the best performing MOSFET for a
given application. Both die size and device architecture must be varied to achieve the minimum possible
in-circuit losses. This is independently true for both
control FET and synchronous FET. Unfortunately, the
capacitances of a FET are non-linear and voltage dependent. Therefore, it is inconvenient to specify and
use them effectively in switching power supply power
loss estimations. This was well understood years ago
and resulted in changing the emphasis from capacitance to gate charge on Power MOSFET data sheets.
Table 1 – Traditional Charge Parameters
Device Capacitance
Corresponding Charge Parameter
C GS
QGS
CGS + CGD
QG
CGD
QGD
International Rectifier has recently taken the industry
a step further by specifying new charge parameters
that are even more specific to DC-DC converter design (Table 2). In order to understand these parameters,
it is best to start with the in-circuit waveforms in Figure 3 & Figure 4.
www.irf.com
Gate Voltage
QGS1
QGS2
VGTH
0V
Dead
Time
Gate Voltage
VGTH
QG (Sync FET)
0A
Drain Current
Figure 3 – Control FET
Waveform
Body
Diode
Current
Drain Current
Figure 4 – Sync FET
Waveform
The waveforms are broken into segments corresponding to charge parameters. These, in turn, correspond
to discrete time segments of the switching waveform.
VIN
g1
N1
Cont FET
Coss1
2n
SN
g2
N2
Sync FET
Coss2
2n
Figure 5 – QOSS
Equivalent Circuit
Switch node voltage
(VSN)
N1 Gate
Voltage
N1 Current
N1 Coss Discharge
+
N2 Coss Charge
Figure 6 – QOSS
Waveforms
Losses may be broken into four categories: conduction loss, gate drive loss, switching loss, and output
loss. The following simplified power loss equation is
true for both MOSFETs in a synchronous buck converter:
PLOSS = PCONDUCTION + PGATE DRIVE + PSWITCH + POUTPUT
For the synchronous FET, the PSWITCH term becomes
virtually zero and is ignored.
3
IRLR8503
Table 3 and Table 4 describes the event during the various charge segments and shows an approximation of losses during that
period.
Table 3 – Control FET Losses
Description
Segment Losses
2
Conduction Losses associated with MOSFET on time. IRMS is a function of load
P COND = I RMS × R DS (on )
current and duty cycle.
Loss
Gate Drive Losses associated with charging and discharging the gate of the
PIN = VG × QG × ƒ
MOSFET every cycle. Use the control FET QG.
Loss
Switching Losses during the drain voltage and drain current transitions for every full cycle.
Q GS 2
׃
Losses occur during the QGS2 and QGD time period and can be simplified by using PQGS 2 ≈ VIN × IL ×
Loss
IG
Qswitch.
Q
PQGD ≈ VIN × IL × GD × ƒ
IG
PSWITCH ≈ VIN × IL
Output
Loss
Q SW
׃
IG
Losses associated with the QOSS of the device every cycle when the control
Q
FET turns on. Losses are caused by both FETs, but are dissipated by the control POUTPUT = OSS × VIN × F
2
FET.
Table 4 – Synchronous FET Losses
Conduction
Loss
Gate Drive
Loss
Switching
Loss
Output
Loss
Description
Losses associated with MOSFET on time. IRMS is a function of load current and
duty cycle.
Losses associated with charging and discharging the gate of the MOSFET every
cycle. Use the Sync FET QG.
Generally small enough to ignore except at light loads when the current reverses
in the output inductor. Under these conditions various light load power saving
techniques are employed by the control IC to maintain switching losses to a
negligible level.
Segment Losses
PCOND = IRMS × RDSon
2
PIN = VG × QG × ƒ
PSWITCH ≈ 0
Losses associated with the QOSS of the device every cycle when the control FET
Q
turns on. They are caused by the synchronous FET, but are dissipated in the control POUTPUT = OSS × VIN × ƒ
2
FET.
Typical PC Application
The IRLR8103V and the IRLR8503 are suitable for
Synchronous Buck DC-DC Converters, and are optimized
for use in next generation CPU applications. The
IRLR8103V is primarily optimized for use as the low side
synchronous FET (Q2) with low RDS(on) and high CdV/dt
immunity.The IRLR8503 is primarily optimized for use as
the high side control FET (Q2) with low cobmined Qsw and
RDS(on) , but can also be used as a synchronous FET. The
IRLR8503 is also tested for Cdv/dt immunity, critical for
the low side socket. The typical configuration in which
these devices may be used in shown in Figure 7.
IRLR8503
Control FET (Q1)
1 x IRLR8103Vor
or 2 x IRLR8503
Synchronous
FET (Q2)
Figure 7. 2 & 3-FET solution for
Synchronous Buck Topology.
4
www.irf.com
IRLR8503
Typical Characteristics
IRLR8503
6.0
ID = 15A
ID = 15A
VGS, Gate-to-Source Voltage (V)
VGS = 4.5V
2.0
(Normalized)
RDS(on) , Drain-to-Source On Resistance
2.5
1.5
1.0
V DS = 20V
4.0
2.0
0.0
0.5
-60 -40 -20
0
20
40
60
0
80 100 120 140 160
4
Figure 8. Normalized On-Resistance vs. Temperature
12
16
Figure 9. Gate-to-Source Voltage vs. Typical Gate
Charge
0.015
2500
V GS
Ciss
Crss
Coss
0.014
2000
C, Capacitance (pF)
R DS(on) , Drain-to -Source On Resistance (Ω)
8
QG, Total Gate Charge (nC)
T J , Junction Temperature ( °C )
0.013
0.012
ID = 15A
0.011
=
=
=
=
0V,
f = 1MHz
Cgs + C gd , Cds SHORTED
Cgd
Cds + C gd
Ciss
1500
C
oss
1000
500
0.010
Crss
0
3.0
4.0
5.0
6.0
7.0
8.0
9.0
1
10.0 11.0 12.0
VGS, Gate -to -Source Voltage (V)
Figure 10. Typical Rds(on) vs. Gate-to-Source Voltage
100
Figure 11. Typical Capacitance vs. Drain-to-Source Voltage
1000.0
ID, Drain-to-Source Current (Α )
100
10
V DS , Drain-to-Source Voltage (V)
100.0
T J = 150°C
10.0
T J = 25°C
VDS = 15V
20µs PULSE WIDTH
1.0
2.5
3.0
3.5
4.0
4.5
5.0
5.5
VGS, Gate-to-Source Voltage (V)
Figure 12. Typical Transfer Characteristics
www.irf.com
5
IRLR8503
Thermal Response (Z thJC )
10
1
D = 0.50
0.20
0.10
PDM
0.05
0.1
0.02
0.01
0.01
0.00001
t1
SINGLE PULSE
(THERMAL RESPONSE)
t2
Notes:
1. Duty factor D =t 1 / t 2
2. Peak TJ = P DM x ZthJC + TC
0.0001
0.001
0.01
0.1
1
t1 , Rectangular Pulse Duration (sec)
Figure 13. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient
Inductive Load Circuit
Figure 15. Switching waveform
Figure 14. Clamped Inductive Load test diagram
6
www.irf.com
IRLR8503
Package Outline
TO-252AA Outline
Dimensions are shown in millimeters (inches)
2 .3 8 (.0 9 4 )
2 .1 9 (.0 8 6 )
6 .7 3 (.2 6 5 )
6 .3 5 (.2 5 0 )
1 .1 4 ( .0 4 5 )
0 .8 9 ( .0 3 5 )
- A 1 .2 7 (.0 5 0 )
0 .8 8 (.0 3 5 )
5 .4 6 (.2 1 5 )
5 .2 1 (.2 0 5 )
0.5 8 (.0 2 3 )
0.4 6 (.0 1 8 )
4
6 .4 5 (.2 4 5 )
5 .6 8 (.2 2 4 )
6 .2 2 (.2 4 5 )
5 .9 7 (.2 3 5 )
1 .0 2 (.0 4 0 )
1 .6 4 (.0 2 5 )
1 0 .4 2 (.4 1 0 )
9 .4 0 (.3 7 0 )
1
2
3
0 .5 1 (.0 2 0 )
M IN .
- B 1 .5 2 ( .0 6 0 )
1 .1 5 ( .0 4 5 )
3X
2X
1 .1 4 (.0 4 5)
0 .7 6 (.0 3 0)
0 .8 9 (.0 3 5 )
0 .6 4 (.0 2 5 )
0 .2 5 ( .0 1 0 )
M
L E A D A S S IG N M E N T S
1 - GATE
2 - D R A IN
3 - SOURCE
4 - D R A IN
0 .5 8 (.0 23 )
0 .4 6 (.0 18 )
A M B
NO TES :
1 D IM E N S IO N IN G & T O L E R A N C IN G P E R A N S I Y 1 4 .5 M , 1 9 8 2 .
2 C O N TR O L L IN G D IM E N S IO N : IN C H .
3 C O N F O R M S T O J E D E C O U T L IN E T O -2 5 2 A A .
4 D IM E N S IO N S S H O W N A R E B E F O R E S O L D E R D IP ,
S O L D E R D IP M A X. + 0 .16 (.0 0 6 ).
2 .2 8 (.0 9 0 )
4 .5 7 (.1 8 0 )
Part Marking Information
TO-252AA (D-PAK)
E X A M P L E : T H IS IS A N IR F R 1 20
W IT H A S S E M B L Y
LOT CODE 9U1P
IN T E R N A T IO N A L
R E C T IF IE R
LO GO
A
IR F R
120
9U
ASSEMBLY
LOT CODE
www.irf.com
F IR S T P O R T IO N
OF PART NUMBER
1P
S E C O N D P O R T IO N
O F PART NUM BER
7
IRLR8503
Tape & Reel Information
TO-252AA
TR
TRR
1 6.3 ( .6 41 )
1 5.7 ( .6 19 )
12 .1 ( .4 7 6 )
11 .9 ( .4 6 9 )
F E E D D IR E C T IO N
TRL
16 .3 ( .64 1 )
15 .7 ( .61 9 )
8 .1 ( .3 18 )
7 .9 ( .3 12 )
F E E D D IR E C T IO N
NOTES :
1 . C O N T R O LL IN G D IM E N S IO N : M ILL IM E T E R .
2 . A LL D IM E N S IO N S A R E S H O W N IN M ILL IM E T E R S ( IN C H E S ).
3 . O U T L IN E C O N F O R M S T O E IA -4 81 & E IA -54 1.
1 3 IN C H
16 m m
NO TES :
1. O U T L IN E C O N F O R M S T O E IA -4 81 .
Data and specifications subject to change without notice.
This product has been designed and qualified for the commercial market.
Qualification Standards can be found on IR’s Web site.
IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.12/00
8
www.irf.com
Similar pages