Rohm BR25H010F-W High grade specification high reliability series spi bus serial eeproms supply voltage 2.5v~5.5v operating temperature -40â°c ~ 125â°c type Datasheet

TECHNICAL NOTE
HIGH GRADE Specification HIGH RELIABILITY series
SPI BUS Serial EEPROMs
Supply voltage 2.5V~5.5V
Operating temperature -40°C ~ +125°C type
☆
☆
BR25H010-W, BR25H020-W, BR25H040-W, BR25H080-W, BR25H160-W, BR25H320-W
☆ : Under development
●Description
BR25H□□□-W series is a serial EEPROM of SPI BUS interface method.
●Features
● High speed clock action up to 5MHz (Max.)
● Wait function by HOLDB terminal.
● Part or whole of memory arrays settable as read only memory area by program.
● 2.5~5.5V single power source action most suitable for battery use.
● Page write mode useful for initial value write at factory shipment.
● Highly reliable connection by Au pad and Au wire.
● For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
● Auto erase and auto end function at data rewrite.
●Page write
● Low current consumption
Number of
pages
At write action (5V)
: 1.5mA (Typ.)
At read action (5V)
: 1.0mA (Typ.)
Product
At standby action (5V) : 0.1μA (Typ.)
number
● Address auto increment function at read action
● Write mistake prevention function
Write prohibition at power on.
Write prohibition by command code (WRDI).
Write prohibition by WPB pin.
Write prohibition block setting by status registers (BP1, BP0)
Write mistake prevention function at low voltage.
● SOP8, SOP-J8 Package
● Data at shipment Memory array: FFh, status register WPEN, BP1, BP0 : 0
● Data kept for 40 years.
● Data rewrite up to 1,000,000times.
16 Byte
32 Byte
BR25H010-W
BR25H020-W
BR25H040-W
BR25H080-W
BR25H160-W
BR25H320-W
●BR25H series
Capacity
Bit format
Type
1Kbit
2Kbit
4Kbit
8Kbit
16Kbit
32Kbit
128×8
256×8
512×8
1K×8
2K×8
4Kx8
BR25H010-W
BR25H020-W
BR25H040-W
BR25H080-W
BR25H160-W
BR25H320-W
Power source
voltage
2.5~5.5V
2.5~5.5V
2.5~5.5V
2.5~5.5V
2.5~5.5V
2.5~5.5V
SOP8
SOP-J8
●
●
●
●
●
●
●
●
●
●
●
●
Ver A. Aug. 2007
●Absolute maximum ratings (Ta=25°C)
Parameter
Symbol
Impressed voltage
Vcc
Permissible
Pd
dissipation
Storage
temperature range
Operating
temperature range
-0.3~+6.5
450(SOP8)
450(SOP-J8)
*1
Unit
Parameter
Symbol
Limits
Unit
V
Power source voltage
Input voltage
Vcc
Vin
2.5~5.5
0~Vcc
V
mW
*2
Tstg
-65~150
°C
Topr
-40~125
°C
–
Terminal voltage
●Recommended action conditions
Limits
-0.3~Vcc+0.3
●Input / output capacity (Ta=25°C, frequency=5MHz)
Parameter
V
・When using at Ta=25℃ or higher, 3.6mW (*1,*2) to be reduced per 1℃
Symbol
Input capacity
ж1
Output capacity
ж1
Conditions
Min.
Max.
CIN
VIN=GND
–
8
COUT
VOUT=GND
–
8
●Memory cell characteristics (Vcc=2.5V~5.5V)
Parameter
Number of data
rewrite times ж1
Data hold years
ж1
Limits
Min
Typ.
1,000,000
500,000
300,000
40
20
-
Max
-
pF
*1: Not 100% TESTED
Unit
Condition
Times
Times
Times
Years
Years
Ta≤85℃
Ta≤105℃
Ta≤125℃
ж
Unit
Ta≤25°C
Ta≤85°C
1:Not 100% TESTED
●Electrical characteristics (Unless otherwise specified, Ta=-40~+125°C, Vcc=2.5~5.5V)
Parameter
Symbol
Min.
0.7x
Vcc
“H” input voltage
VIH
“L” output voltage
VIL
-0.3
“L” output voltage
VOL
“H” output voltage
VOH
Input leak current
ILI
0
Vcc
-0.5
-10
Output lead current
ILO
Limits
Typ. Max.
Vcc
–
+0.3
0.3x
–
Vcc
–
0.4
Conditions
Unit
V
2.5≤Vcc≤5.5V
V
2.5≤Vcc≤5.5V
V
IOL=2.1mA
–
Vcc
V
IOH=-0.4mA
–
10
μA
VIN=0~Vcc
-10
–
10
μA
ICC1
–
–
2.0
mA
ICC2
–
–
3.0
mA
ICC3
–
–
1.5
mA
ICC4
–
–
2.0
mA
ISB
–
–
10
μA
VOUT=0~Vcc, CSB=Vcc
Vcc=2.5V,fSCK=5MHz, tE/W=5ms
VIH/VIL=0.9Vcc/0.1Vcc,
Byte write, Page write
Write status regisuter
Vcc=5.5V,fSCK=5MHz, tE/W=5ms
VIH/VIL=0.9Vcc/0.1Vcc
Byte write, Page write
Write status register
Vcc=2.5V,fSCK=5MHz
VIH/VIL=0.9Vcc/0.1Vcc,
Read, Read status register
Vcc=5.5V,fSCK=5MHz
VIH/VIL=0.9Vcc/0.1Vcc
Read, Read status register
Vcc=5.5V
CSB=HOLDB=WPB=Vcc, SCK=SI=Vcc or =GND, SO=OPEN
Current consumption at write
action
Current consumption at read
action
Standby current
・Radiation resistance design is not made
●Block diagram
CSB
VOLTAGE
INSTRUCTION DECODE
DETECTION
CONTROL CLOCK
SCK
SI
GENERATION
WRITE
HIGH VOLTAGE
INHIBITION
GENERATOR
INSTRUCTION
REGISTER
HOLDB
*1
STATUS REGISTER
ADDRESS
REGISTER
ADDRESS
7~12bit *1
DECODER
7~12bit *1
1~32K
EEPROM
WPB
DATA
REGISTER
8bit
READ/WRITE
SO
Fig.1 Block diagram
2/16
AMP
8bit
7bit: BR25H010-W
8bit: BR25H020-W
9bit: BR25H040-W
10bit: BR25H080-W
11bit: BR25H160-W
12bit: BR25H320-W
●Pin assignment and description
Vcc
HOLDB SCK
SI
BR25H010-W
BR25H020-W
BR25H040-W
BR25H080-W
BR25H160-W
BR25H320-W
CSB
SO
WPB
GND
Terminal name
Vcc
GND
CSB
SCK
SI
SO
Input/Output
–
–
Input
Input
Input
Output
HOLDB
Input
WPB
Input
Fig.2 Pin assignment diagram
Function
Power source to be connected
All input / output reference voltage, 0V
Chip select input
Serial clock input
Start bit, ope code, address, and serial data input
Serial data output
Hold input
Command communications may be suspended temporarily
(HOLD status)
Write protect input
Write command is prohibited *1
Write status register command is prohibited.
*1:BR25H010/020/040-W
●Operating timing characteristics
(Ta=-40~+125°C, unless otherwise specified, load capacity CL1=100pF)
2.5≤Vcc≤5.5V
Parameter
Symbol
Unit
Min. Typ. Max
SCK frequency
fSCK
–
–
5
MHz
SCK high time
85
–
–
ns
tSCKWH
SCK low time
85
–
–
ns
tSCKWL
CSB high time
tCS
85
–
–
ns
CSB setup time
tCSS
90
–
–
ns
CSB hold time
tCSH
85
–
–
ns
SCK setup time
90
–
–
ns
tSCKS
SCK hold time
90
–
–
ns
tSCKH
SI setup time
tDIS
20
–
–
ns
SI hold time
tDIH
30
–
–
ns
tPD1
–
–
70
ns
Data output delay time1
Data output delay time1
(CL2=30pF)
Output hold time
Output disable time
HOLDB setting
setup time
HOLDB setting
hold time
HOLDB release
setup time
HOLDB release
hold time
Time from HOLDB
to output High-Z
Time from HOLDB
To output change
SCK rise time
SCK fall time
OUTPUT
rise time
OUTPUT
fall time
Write time
●
timing
tCSS
tCS
CSB
tSCKS
High-Z
SO
Fig.3 Input timing
SI is taken into IC inside in sync with data rise edge of SCK.
Input address and data from the most significant bit MSB.
tCS
tCSH tSCKH
CSB
55
ns
SCK
tOH
tOZ
0
–
–
–
–
100
ns
ns
SO
tHFS
0
–
–
ns
tHFH
40
–
–
ns
tHRS
0
–
–
ns
SI
–
tPD
Ж
1
Ж
1
Ж
1
Ж
1
–
100
ns
tHPD
–
–
70
ns
tRC
tFC
–
–
–
–
1
1
μs
μs
tRO
–
–
50
ns
tFO
–
–
50
ns
tE/W
–
–
5
ms
Ж
CSB
"H"
"L"
Load capacity 1
Load capacity 2
Input rise time
Input fall time
Input voltage
Input / Output judgment voltage
CL1
CL2
–
–
–
–
Limits
Min. Typ. Max
–
–
100
–
–
30
–
–
50
–
–
50
0.2Vcc/0.8Vcc
0.3Vcc/0.7Vcc
3/16
tHFS
tHFH
tHRS tHRH
SCK
tDIS
n
n+1
tHOZ
SO
Dn+1
Dn
High-Z
HOLDB
Fig.5 HOLD timing
1 NOT 100% TESTED
Symbol
High-Z
from the most significant bit MSB.
●AC measurement conditions
Parameter
tOZ
SO is output in sync with data fall edge of SCK. Data is output
SI
–
tRO,tFO
tOH
Fig.4 Input / Output timing
ns
tHOZ
tFC
tDIS tDIH
–
–
tRC
tSCKWH
SI
–
70
tSCKWL
SCK
tPD2
tHRH
Sync data input / output
Unit
pF
pF
ns
ns
V
V
n-1
tHPD
Dn
Dn-1
●Characteristic data (The following characteristic data are Typ. Values.)
6
4
Ta=-40℃
Ta=25℃
Ta=125℃
5
4
3
VIL[V]
SPEC
3
2
2
1
1
0
0.6
SPEC
0.4
0.2
SPEC
0
0
0
Fig.6
1
Ta=-40℃
Ta=25℃
Ta=125℃
0.8
VOL[V]
5
VIH[V]
1
6
Ta=-40℃
Ta=25℃
Ta=125℃
2
3
Vcc[V]
"H" input voltage
4
5
6
0
1
2
3
Vcc[V]
4
5
0
6
Fig.7 "L" input voltage VIL(CSB,SCK,SI,HOLDB,WPB)
VIH(CSB,SCK,SI,HOLDB,WPB)
10
2.1
Ta=-40℃
Ta=25℃
Ta=125℃
SPEC
2
1.9
1.8
Ta=-40℃
Ta=25℃
Ta=125℃
6
6
4
4
2
2
0
0
0.4
0.8
0
1.2
0
1
2
IOH[mA]
3
Vcc[V]
4
5
6
0
SPEC
ICC3,4(READ)[mA]
SPEC
2
Ta=-40℃
Ta=25℃
Ta=125℃
1
fSCK=5MHz
DATA=AAh
2
SPEC
Ta=-40℃
Ta=25℃
Ta=125℃
1
1
2
3
Vcc[V]
4
5
6
4
1
2
3
Vcc[V]
4
5
0
6
Ta=-40℃
Ta=25℃
Ta=125℃
60
40
20
0
1
2
3
4
5
1
2
Vcc[V]
Fig.15 SCK frequency fSCK
3
Vcc[V]
4
5
0
40
20
SPEC
80
Ta=-40℃
Ta=25℃
Ta=125℃
60
40
1
2
3
4
Vcc[V]
Fig.18 CSB high time tCS
5
6
4
5
6
SPEC
60
Ta=-40℃
Ta=25℃
Ta=125℃
40
20
0
0
0
3
Fig.17 SCK low time tSCKWL
20
0
2
Vcc[V]
tCSH[ns]
tCSS[ns]
Ta=-40℃
Ta=25℃
Ta=125℃
1
100
80
SPEC
60
SPEC
40
6
100
80
6
Ta=-40℃
Ta=25℃
Ta=125℃
60
Fig.16 SCK high time tSCKWH
100
5
0
0
6
4
20
0
0.1
3
Vcc[V]
80
SPEC
tSCKWL [ns]
tSCKWH [ns]
fSCK[MHz]
Ta=-40℃
Ta=25℃
Ta=125℃
2
100
80
1
1
Fig.14 Consumption current at standby operation ISB
Fig.13 Consumption Current at READ operation
ICC3,4
100
SPEC
SPEC
0
Fig.12 Current consumption at WRITE operation
ICC1,2
10
6
2
0
100
5
6
0
0
4
Ta=-40℃
Ta=25℃
Ta=125℃
8
SPEC
1.5
0.5
0
3
VOUT[V]
10
ISB[μA]
fSCK=5MHz
DATA=00h
3
2
12
2.5
4
1
Fig.11 Output leak current ILO(SO)(Vcc=5.5V)
Fig.10 Input leak current ILI(CSB,SCK,SI,HOLDB,WPB)
Fig.9 "H" output voltage VOH-IOH(Vcc=2.5V)
6
Ta=-40℃
Ta=25℃
Ta=125℃
8
ILO[μA]
ILI[μA]
VOH[V]
2.2
5
SPEC
10
8
2.3
4
12
2.4
ICC1,2[mA]]
3
IOL[mA]
SPEC
2.5
tCS[ns]
2
Fig.8 "L" output voltage VOL-IOL(Vcc=2.5V)
12
2.6
1
0
1
2
3
Vcc[V]
4
Fig.19 CSB setup time tCSS
4/16
5
6
0
1
2
3
Vcc[V]
4
5
Fig.20 CSB hold time tCSH
6
50
Ta=-40℃
Ta=25℃
Ta=125℃
40
SPEC
30
10
20
0
40
0
1
2
3
Vcc[V]
4
5
0
0
6
1
2
3
Vcc[V]
4
5
6
0
Fig.22 SI hold time tDIH
Fig.21 SI setup time tDIS
Ta=-40℃
Ta=25℃
Ta=125℃
SPEC
tOZ [ns]
40
3
Vcc[V]
4
5
6
Ta=-40℃
Ta=25℃
Ta=125℃
60
80
60
2
80
SPEC
100
Ta=-40℃
Ta=25℃
Ta=125℃
60
40
tHFH [ns]
80
1
Fig.23 Data output delay time tPD1(CL=100pF)
120
100
Ta=-40℃
Ta=25℃
Ta=125℃
20
0
-20
tPD2 [ns]
60
10
-10
SPEC
80
SPEC
tDIH[ns]
tDIS[ns]
20
100
Ta=-40℃
Ta=25℃
Ta=125℃
tPD1 [ns]
30
SPEC
20
40
20
0
20
0
0
0
1
2
3
Vcc[V]
4
5
-20
0
6
3
Vcc[V]
4
5
6
0
tHOZ [ns]
40
20
60
1
2
3
Vcc[V]
4
5
6
Fig.27 HOLDB release hold time tHRH
1
2
3
Vcc[V]
4
5
0
6
Fig.28 Time from HOLDB to output High-Z tHOZ
Ta=-40℃
Ta=25℃
Ta=125℃
80
40
tFO [ns]
60
SPEC
20
60
40
SPEC
1
2
3
4
5
Vcc[V]
Fig.30 Output rise time tRO
6
4
3
Vcc[V]
4
5
6
SPEC
Ta=125℃
Ta=-40℃
Ta=25℃
2
0
0
0
Ta=-40℃
Ta=25℃
Ta=125℃
6
20
0
2
8
tE/W[ms]
Ta=-40℃
Ta=25℃
Ta=125℃
1
Fig.29 Time from HOLDB to output change tHPD
100
80
Ta=-40℃
Ta=25℃
Ta=125℃
-20
0
100
6
20
0
0
0
5
SPEC
40
Ta=-40℃
Ta=25℃
Ta=125℃
20
-20
4
60
40
0
3
Vcc[V]
SPEC
80
SPEC
tHPD [ns]
Ta=-40℃
Ta=25℃
Ta=125℃
2
80
100
60
1
Fig.26 HOLDB setting hold time tHFH
120
80
tHRH [ns]
2
Fig.25 Output disable time tOZ
Fig.24 Data output delay time tPD2(CL-30pF)
tRO [ns]
1
0
1
2
3
Vcc[V]
4
Fig.31 Output fall time tFO
5/16
5
6
0
1
2
3
Vcc[V]
4
5
Fig.32 Write cycle time tE/W
6
●Features
○Status registers
This IC has status registers. The status registers are of 8 bits and express the following parameters.
BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are
valid even when power source is turned off.
Rewrite characteristics and data hold time are same as characteristics of the EEPROM.
WEN can be set by write enable command and write disable command. WEN becomes write disable status when power
source is turned off. R/B is for write confirmation, therefore cannot be set externally.
The value of status register can be read by read status command.
●Status registers
Product number
BR25H010-W
BR25H020-W
BR25H040-W
BR25H080-W
BR25H160-W
BR25H320-W
bit
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
1
1
1
1
BP1
BP0
WEN
R/B
WPEN
0
0
0
BP1
BP0
WEN
R/B
Memory
location
Function
Contents
WPB pin enable / disable designation bit
WPEN EEPROM
BP1
BP0
EEPROM
WEN
Register
R/B
Register
WPEN=0=invalid
WPEN=1=valid
EEPROM write disable block designation bit
This enables / disables the functions
of WPB pin.
This designates the write disable area
of EEPROM. Write designation areas
of product numbers are shown below.
Write and write status register write enable / disable status confirmation bit
WEN=0=prohibited
WEN=1=permitted
Write cycle status (READY / BUSY) status confirmation bit
R/B=0=READY
R/B=1=BUSY
●Write disable block setting
BP1
BP0
0
0
1
1
0
1
0
1
○
BR25H010-W
None
60h-7Fh
40h-7Fh
00h-7Fh
BR25H020-W
None
C0h-FFh
80h-FFh
00h-FFh
Write disable block
BR25H040-W
BR25H080-W
None
None
180h-1FFh
300h-3FFh
100h-1FFh
200h-3FFh
000h-1FFh
000h-3FFh
BR25H160-W
None
600h-7FFh
400h-7FFh
000h-7FFh
BR25H320-W
None
C00h-FFFh
800h-FFFh
000h-FFFh
WPB pin
By setting WPB=LOW, write command is prohibited. As for BR25H080, 160, 320-W, only when WPEN bit is set “1”, the WPB
pin functions become valid. And the write command to be disabled at this moment is WRSR. As for BR25H010, 020,040-W,
both WRITE and WRSR commands are prohibited.
However, when write cycle is in execution, no interruption can be made.
Product number
BR25H010-W
BR25H020-W
BR25H040-W
BR25H080-W
BR25H160-W
BR25H320-W
WRSR
WRITE
Prohibition
possible
Prohibition
possible
Prohibition possible
but WPEN bit “1”
Prohibition
impossible
○HOLDB pin
By HOLDB pin, data transfer can be interrupted. When SCK=”1”, by making HOLDB from “1” into”0”, data transfer to
EEPROM is interrupted. When SCK = “0”, by making HOLDB from “0” into “1”, data transfer is restarted.
6/16
●Command mode
Ope code
Command
Contents
WREN
WRDI
READ
WRITE
Write enable
Write disable
Read
Write
RDSR
Read status register
WRSR
Write status register
BR25H010-W
BR25H020-W
Write enable command
Write disable command
Read command
Write command
Status register read
command
Status register write
command
ж
0000
0000
0000
0000
BR25H040-W
ж
110
100
ж
011
ж
010
0000
0000
0000
0000
0000
ж
101
0000
ж
101
0000
0101
0000
ж
001
0000
ж
001
0000
0001
ж
110
100
A8011
A8010
BR25H080-W
BR25H160-W
BR25H320-W
0000
0110
0000 0100
0000
0011
0000 0010
ж
●Timing chart
1. Write enable (WREN) / disable (WRDI) cycle
1. WREN (WRITE ENABLE): Write enable
CSB
SCK
SI
0
0
1
0
2
0
3
0
4
*1
5
1
6
7
1
0
High-Z
SO
ж
Fig.33 Write enable command
1 BR25H010/020/040-W= Don’t care
BR25H080/160/320-W= “0” input
1. WRDI (WRITE DISABLE): Write disable
CSB
SCK
SI
SO
0
0
1
0
2
0
3
0
4
*1
5
1
7
6
0
0
High-Z
ж
Fig.34 Write disable
1 BR25H010/020/040-W= Don’t care
BR25H080/160/320-W= “0” input
○This IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set
to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope
codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes
valid.
When to carry out write and write status register command, it is necessary to set write enable status by the write enable
command. If write or write status register command is input in the write disable status, commands are cancelled. And even in
the write enable status, once write and write status register command is executed, it gets in the write disable status. After
power on, this IC is in write disable status.
7/16
2. Read command (READ)
~
~
~
~
CSB
~
~
0
1
2
3
4
5
6
7
8
9
10
11
15
~
~
SCK
16
22
~
~
0
0
0
*1
0
1
1
A7
A6
A5
A4
A1
A0
~
~
0
~
~
SI
~
~
~
~
SO
High-Z
D6
D7
ж
Fig.35 Read command (BR25H010/020/040-W)
2
3
4
5
6
7
8
12
0
0
0
1
ж
1
ж
30
ж
A11
A1
A0
~
~
0
~
~
0
~
~
0
24
~
~
~
~
SI
23
~
~
1
~
~
0
D0
~
~
~
~
SCK
D1
~
~
High-Z
~
~
~
~
SO
D6
D7
Address
length
A6-A0
A7-A0
A8-A0
Product
number
BR25H080-W
BR25H160-W
BR25H320-W
Address
length
A9-A0
A10-A0
A11-A0
1 BR25H010/020-W=Don’t care
BR25H040-W=A8
~
~
~
~
CSB
D2
Product
number
BR25H010-W
BR25H020-W
BR25H040-W
D2
D1
ж
Fig.36 Read command (BR25H080/160/320-W)
D0
=Don’t Care
By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code.
ж1
EEPROM starts data output of the designated address. Data output is started from SCK fall of 15/23 clock, and from D7 to D0
sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the
next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant
address, by continuing increment read, data of the most insignificant address is read.
ж
1 BR25H010/020/040-W=15 clocks
BR25H080/160/320-W=23 clocks
3. Write command (WRITE)
~
~
~
~
CSB
~
~
0
4
ж
0
5
6
0
1
1
7
8
A7
0
A6
A5
A4
15
16
22
A1
A0
D7
D6
D2
ж
Fig.37 Write command (BR25H010/020/040-W)
D1
D0
~
~
0
2
1
3
4
5
6
7
~
~
SCK
8
23
24
30
0
0
0
1
0
ж
ж
ж
A11
A1
A0
D7
D6
~
~
0
D2
D1
D0
~
~
~
~
High-Z
0
~
~
SO
0
31
~
~
~
~
SI
Product
number
BR25H010-W
BR25H020-W
BR25H040-W
Address
length
A6-A0
A7-A0
A8-A0
Product
number
BR25H080-W
BR25H160-W
BR25H320-W
Address
length
A9-A0
A10-A0
A11-A0
1 BR25H010/020-W=Don’t care
BR25H040-W=A8
~
~
~
~
CSB
23
~
~
High-Z
~
~
0
3
~
~
0
2
~
~
SO
1
~ ~
~
~
SI
0
~
~
SCK
ж
Fig.38 Write command (BR25H080/160/320-W)
=Don't care
By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after
write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W
(Max 5ms). During tE/W, other than status read command is not accepted. Start CSB after taking the last data (D0), and
before the next SCK clock starts. At other timing, write command is not executed, and this write command is cancelled. This
IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting CSB, data up to
*1
ж2
16/32 bytes can be written for one tE/W. In page write, the insignificant 4/5 bit of the designated address is incremented
internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum
bytes or higher is input, address rolls over, and previously input data is overwritten.
ж
ж
8/16
1 BR25H010/020/040-W=16 bytes at maximum
BR25H080/160/320-W=32 bytes at maximum
2 BR25H010/020/040-W=Insignificant 4 bits
BR25H080/160/320-W=Insignificant 5 bits
4. Status register write / read command
CSB
SCK
SI
SO
0
1
0
2
0
0
3
4
ж
0
5
6
0
0
7
1
8
9
bit7
bit6
ж
ж
10
bit5
11
12
bit4
ж
13
bit3
ж
14
bit2
BP1 BP0
15
bit1
bit0
ж
ж
High-Z
ж
=Don't care
ж
=Don't care
Fig.39 Status register write command (BR25H010/020/040-W)
CSB
SCK
SI
SO
0
1
0
2
0
0
3
0
4
0
5
6
0
0
7
1
8
9
10
bit7
bit6
bit5
WPEN
*
*
11
12
bit4
13
bit3
14
bit2
BP1 BP0
*
15
bit1
bit0
*
*
High-Z
Fig.40 Status register write command (BR25H080/160/320-W)
ж1
Write status register command can write status register data. The data can be written by this command are 2 bits , that is,
BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for
this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH,
EEPROM starts writing. Write time requires time of tE/W as same as write. As for CSB rise, start CSB after taking the last
data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined
by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write
disable block setting table.) To the write disabled block, write cannot be made, and only read can be made.
*1
3bits including BR25H080/160/320-W WPEN (bit7)
CSB
SCK
SI
SO
0
1
0
0
2
0
4
3
0
ж
6
5
1
7
8
9
10
11
12
13
14
15
1
0
High-Z
bit7
bit6
bit5
bit4
1
1
1
1
bit3
bit2
BP1 BP0
bit1
bit0
WEN R/B
ж
=Don’t care
Fig.41 Status register read command (BR25H010/020/040-W)
CSB
SCK
SI
SO
0
0
High-Z
1
0
2
0
3
0
4
0
6
5
1
0
7
8
9
10
11
12
13
14
15
1
bit7
bit6
bit5
bit4
WPEN
0
0
0
bit3
bit2
BP1 BP0
bit1
Fig.42 Status register read command (BR25H080/160/320-W)
9/16
bit0
WEN R/B
●At standby
○Current at standby
Set CSB “H”, and be sure to set SCK, SI, WPB, HOLDB input “L” or “H”. Do not input intermediate electric potantial.
○Timing
As shown in Fig.43, at standby, when SCK is “H”, even if CSB is fallen, SI status is not read at fall edge. SI status is read at
SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB “H” status.
Even if CSB is fallen at SCK=SI=”H”,
SI status is not read at that edge.
CSB
Command start here. SI is read.
SCK
0
1
2
SI
Fig.43 Operating timing
●WPB cancel valid area
WPB is normally fixed to “H” or “L” for use, but when WPB is controlled so as to cancel write status register command and write
command, pay attention to the following WPB valid timing.
While write or write status register command is executed, by setting WPB = “L” in cancel valid area, command can be
cancelled. The area from command ope code before CSB rise at internal automatic write start becomes the cancel valid area.
However, once write is started, any input cannot be cancelled. WPB input becomes Don’t Care, and cancellation becomes
invalid.
SCK
15
16
CSB
Ope code
tE/W
data write time
Data
WPB cancel invalid area
WPB cancel invalid area
WPB cancel invalid area
invalid
Fig.44 WPB valid timing (WRSR)
Ope code
WPB cancel invalid area
invalid
Address
tE/W
data write time
Data
WPB cancel invalid area
WPB cancel invalid area
valid
Fig.45 WPB valid timing (WRITE)
●HOLDB pin
By HOLDB pin, command communication can be stopped temporarily. (HOLD status) The HOLDB pin carries out command
communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the
HOLDB pin LOW. At HOLD status, SCK and SI become Don’t Care, and SO becomes high impedance (High-Z). To release the
HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the
HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting
A4 address input, read can be restarted. When in HOLD status, leave CSB LOW. When it is set CSB=HIGH in HOLD status,
the IC is reset, therefore communication after that cannot be restarted.
10/16
●Method to cancel each command
○READ
・Method to cancel : cancel by CSB = “H”
Ope code
8 bit
Address
Data
8 bit/16bit
8 bit
Cancel available in all areas of read mode
Fig.46 READ cancel valid timing
○RDSR
・Method to cancel : cancel by CSB = “H”
Data
Ope code
8 bit
8 bit
Cancel available in all
areas of read mode
Fig.47 RDSR cancel valid timing
○WRITE、PAGE WRITE
a:Ope code, address input area.
Cancellation is available by CSB=”H”
b:Data input area (D7~D1 input area)
Cancellation is available by CSB=”H”
c:Data input area (D0 area)
When CSB is started, write starts.
After CSB rise, cancellation cannot be made by any means.
d:tE/W area.
Cancellation is available by CSB = “H”. However, when
write starts (CSB is started) in the area c, cancellation
cannot be made by any means. And by inputting on
SCK clock, cancellation cannot be made. In page write
mode, there is write enable area at every 8 clocks.
Ope code
Address
Data
8bit
8bit/16bit
8bit
a
tE/W
b
d
c
Fig.48 WRITE cancel valid timing
SCK
SI
D7
D6
D5
D4
D3
D2
D1
D0
c
b
Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore
write it once again.
Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable,
therefore, it is recommended to fall in SCK = “L” area. As for SCK rise, assure timing of tCSS / tCSH or higher.
○WRSR
a:From ope code to 15 rise.
Cancel by CSB =”H”.
b:From 15 clock rise to 16 clock rise (write enable area).
When CSB is started, write starts.
After CSB rise, cancellation cannot be made by any means.
c:After 16 clock rise.
Cancel by CSB=”H”. However, when write starts (CSB is started)
in the area b, cancellation cannot be made by any means.
And, by inputting on SCK clock, cancellation cannot be made.
14
D1
15
b
c
tE/W
Data
8 bit
17
D0
a
Ope code
16
8 bit
a
c
b
Fig.49 WRSR cancel valid timing
Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once
again
Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable,
therefore, it is recommended to fall in SCK = “L” area. As for SCK rise, assure timing of tCSS / tCSH or higher.
7
SCK
○WREN/WRDI
a:From ope code to 7-th clock rise, cancel by CSB = “H”.
b:Cancellation is not available when CSB is started after 7-th clock.
a
8
9
b
Ope code
8 bit
a
b
Fig.50 WREN/WRDI cancel valid timing
11/16
●High speed operation
In order to realize stable high speed operations, pay attention to the following input / output pin conditions.
○Input pin pull up, pull down resistance
When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller VOL,
IOL from VIL characteristics of this IC.
○Pull up resistance
RPU≥
Microcontroller
IOLM
VOLM≤
EEPROM
VOLM
VILE
VCC-VOLM
IOLM
VILE
・・・①
・・・②
Example) When Vcc=5V, VILE=1.5V, VOLM=0.4V, IOLM=2mA,
from the equation ①,
“L” output
“L” input
RPU≥
Fig.51 Pull up resistance
∴RPU≥
5-0.4
-3
2×10
2.3[kΩ]
With the value of Rpu to satisfy the above equation, VOLM
becomes 0.4V or higher, and with VILE (=1.5V), the equation ② is
also satisfied.
・VILE :EEPROM VIL specifications
・VOLM :Microcontroller VOL specifications
・IOLM :Microcontroller IOL specifications
And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make CSB pull up.
○Pull down resistance
Microcontroller
RPD≥
EEPROM
VOHM
IOHM
・・・③
VIHE
・・・④
VIHE
VOHM≥
“H” output
VOHM
IOHM
“H” input
Fig.52 Pull down resistance
Example) When VCC=5V, VOHM=VCC-0.5V, IOHM=0.4mA,
VIHE=VCC×0.7V, from the equation③,
RPD≥
∴RPU≥
5-0.5
0.4×10-3
11.3[kΩ]
Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of
VCC / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8VCC /
0.2Vcc is input, operation speed becomes slow.
12/16
In order to realize more stable high speed operation, it is recommended to make the values of RPU, RPD as large as possible,
and make the amplitude of signal input to EEPROM close to the amplitude of VCC / GND level.
ж
( 1 At this moment, operating timing guaranteed value is guaranteed.)
tPD-VIL characteristics
80
70
tPD[ns]
60
50
40
30
Vcc=2.5V
Ta=25℃
VIH=Vcc
CL=100pF
20
10
0
0
0.2
0.4
0.6
0.8
1
VIL[V]
Fig.53 VIL dependency of
data output delay time
○SO load capacity condition
Load capacity of SO output pin affects upon delay characteristic of SO output. (Data output delay time, time from HOLDB to
High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, “Do not
connect many devices to SO bus”, “Make the wire between the controller and EEPROM short”, and so forth.
tPD-CL characteristics
80
Vcc=2.5V Ta=25℃
70
VIH/VIL=0.8Vcc/0.2Vcc
EEPROM
SO
tPD[ns]
60
50
CL
40
30
20
0
20
40
60
80
100
120
CL[V]
Fig.54 SO load dependency of data output delay time
○Other cautions
Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation
to EEPROM, owing to difference of wire length of each input.
13/16
●Equivalent circuit
○Output circuit
SO
OEint.
Fig.55 SO output equivalent circuit
○Input circuit
RESETint.
CSB
Fig.56 CSB input equivalent circuit
SCK
SI
Fig.57 SCK input equivalent circuit
Fig.58 SI input equivalent circuit
WPB
HOLDB
Fig.59 HOLDB input equivalent circuit
Fig.60 WPB input equivalent circuit
14/16
●Notes on power ON/OFF
○At power ON/OFF, set CSB “H” (=Vcc).
When CSB is “L”, this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction,
mistake write or so. To prevent these, at power ON, set CSB “H”. (When CSB is in “H” status, all inputs are canceled.)
Vcc
Vcc
GND
Vcc
CSB
GND
Good Example
Bad example
Fig.61 CSB timing at power ON/OFF
(Good example)
(Bad example)
CSB terminal is pulled up to Vcc.
At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition, the IC internal
circuit may not be reset, which please note.
CSB terminal is “L” at power ON/OFF.
In this case, CSB always becomes “L” (active status), and EEPROM may have malfunction, mistake write owing to
noises and the likes.
Even when CSB input is High-Z, the status becomes like this case, which please note.
○LVCC circuit
LVCC (Vcc-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.
At LVCC voltage (Typ. =1.9V) or below, it prevent data rewrite.
○P.O.R. circuit
This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR
circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the
following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.
Recommended conditions of tR, tOFF, Vbot
tR
Vcc
tR
tOFF
Vbot
tOFF
Vbot
10ms or below
10ms or higher
0.3V or below
100ms or below
10ms or higher
0.2V or below
0
Fig.62 Rise waveform
●Noise countermeasures
○Vcc noise (bypass capacitor)
When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a
bypass capacitor (0.1μF) between IC Vcc and GND. At that moment, attach it as close to IC as possible.
And, it is also recommended to attach a bypass capacitor between board Vcc and GND.
○SCK noise
When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement.
To avoid this, a Schmitt trigger circuit is built in SCK input. The hysterisis width of this circuit is set about 0.2V, if noises exist at SCK input,
set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise
time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.
○WPB noise
During execution of write status register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible
cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger
circuit is built in SI input and HOLDB input too.
●Cautions on use
(1)Described numeric values and data are design representative values, and the values are not guaranteed.
(2)We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by
changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and
fluctuations of external parts and our LSI.
(3)Absolute maximum ratings
If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress
voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety
countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.
(4)GND electric potential
Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.
(5)Heat design
In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.
(6)Terminal to terminal short circuit and wrong packaging
When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of short circuit
between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
(7)Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.
15/16
●Selection of order type
B
2
R
Rohm type
name
5
H
0
Operating temperature
H :-40℃~+125℃
BUS type
25: SPI
1
0
Capacity
010= 1K
020= 2K
040= 4K
080= 8K
160=16K
320=32K
W
F
Package type
F: SOP8
FJ: SOP-J8
E
2
Package specifications
Double cell
E2:reel shape emboss taping
●Package specifications
SOP8/SOP-J8
<Package specifications> SOP8/SOP-J8
<External appearance>
・SOP8
・SOP-J8
4.9±0.2
0.3Min.
6.2±0.3
4.4±0.2
6.0±0.3
3.9±0.2
1.375±0.1
0.175
1234
1234
1.27
0.42±0.1
1234
1.5±0.1
0.11
0.2±0.1
1234
0.1
1 2 3 4
1234
1.27
0.4±0.1
0.15±0.1
E2
(When the reel gripped by the left hand, and the tape is
pulled out by the right hand, No.1 pin of product is at the
left top.)
1234
4
Package direction
1234
1
8 7 6 5
2500pcs
1234
5
Emboss taping
Package quantity
0.45Min.
5.0±0.2
8
Package type
0.1
Reel
(Unit:mm)
16/16
Pin No.1
Pulling side
*For ordering, specify a number of multiples of the package quantity.
Appendix
Notes
No technical content pages of this document may be reproduced in any form or transmitted by any
means without prior permission of ROHM CO.,LTD.
The contents described herein are subject to change without notice. The specifications for the
product described in this document are for reference only. Upon actual use, therefore, please request
that specifications to be separately delivered.
Application circuit diagrams and circuit constants contained herein are shown as examples of standard
use and operation. Please pay careful attention to the peripheral conditions when designing circuits
and deciding upon circuit constants in the set.
Any data, including, but not limited to application circuit diagrams information, described herein
are intended only as illustrations of such devices and not as the specifications for such devices. ROHM
CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any
third party's intellectual property rights or other proprietary rights, and further, assumes no liability of
whatsoever nature in the event of any such infringement, or arising from or connected with or related
to the use of such devices.
Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or
otherwise dispose of the same, no express or implied right or license to practice or commercially
exploit any intellectual property rights or other proprietary rights owned or controlled by
ROHM CO., LTD. is granted to any such buyer.
Products listed in this document are no antiradiation design.
The products listed in this document are designed to be used with ordinary electronic equipment or devices
(such as audio visual equipment, office-automation equipment, communications devices, electrical
appliances and electronic toys).
Should you intend to use these products with equipment or devices which require an extremely high level
of reliability and the malfunction of which would directly endanger human life (such as medical
instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers
and other safety devices), please be sure to consult with our sales representative in advance.
It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance
of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow
for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in
order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM
cannot be held responsible for any damages arising from the use of the products under conditions out of the
range of the specifications or due to non-compliance with the NOTES specified in this catalog.
Thank you for your accessing to ROHM product informations.
More detail product informations and catalogs are available, please contact your nearest sales office.
ROHM Customer Support System
www.rohm.com
Copyright © 2007 ROHM CO.,LTD.
THE AMERICAS / EUPOPE / ASIA / JAPAN
Contact us : webmaster@ rohm.co. jp
21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan
TEL : +81-75-311-2121
FAX : +81-75-315-0172
Appendix1-Rev2.0
Similar pages