PulseCore ASM5I23S08AF-1-16-ST 3.3v â spreadtrakâ zero delay buffer Datasheet

ASM5P23S08A
November 2006
rev 1.5
3.3V ‘SpreadTrak’ Zero Delay Buffer
General Features
The ASM5P23S08A has two banks of four outputs each,
•
which can be controlled by the select inputs as shown in
Zero input - output propagation delay, adjustable by
capacitive load on FBK input.
•
Multiple
configurations
-
Refer
“ASM5P23S08A
Configurations” Table.
•
Input frequency range: 15MHz to 133MHz
•
Multiple low-skew outputs.
• Output-output skew less than 200pS.
• Device-device skew less than 700pS.
• Two banks of four outputs, tri-stateable by two select
inputs.
•
Less than 200pS cycle-to-cycle jitter
(-1, -1H, -2, -3, -4, -5H).
•
Available in 16 pin SOIC and TSSOP Packages.
•
3.3V operation.
•
Advanced 0.35µ CMOS technology.
•
Industrial temperature available.
•
‘SpreadTrak’.
allows the input clock to be directly applied to the outputs
for chip and system testing purposes.
Multiple ASM5P23S08A devices can accept the same input
clock and distribute it. In this case the skew between the
outputs of the two devices is guaranteed to be less than
700pS.
The
ASM5P23S08A
configurations
(Refer
is
available
in
“ASM5P23S08A
five
different
Configurations
Table). The ASM5P23S08A-1 is the base part, where the
output frequencies equal the reference if there is no
counter in the feedback path. The ASM5P23S08A-1H is
the high-drive version of the -1 and the rise and fall times
on this device are faster.
The ASM5P23S08A-2 allows the user to obtain 2X and 1X
Functional Description
ASM5P23S08A is a versatile, 3.3V zero-delay buffer
designed to distribute high-speed clocks. It is available in a
16 pin package. The part has an on-chip PLL, which locks
to an input clock, presented on the REF pin. The PLL
feedback is required to be driven to FBK pin, and can be
obtained from one of the outputs. The input-to-output
propagation delay is guaranteed to be less than 350pS,
and the output-to-output skew is guaranteed to be less than
250pS.
the Select Input Decoding Table. The select input also
frequencies on each output bank. The exact configuration
and output frequencies depends on which output drives the
feedback pin. The ASM5P23S08A-3 allows the user to
obtain 4X and 2X frequencies on the outputs.
The ASM5P23S08A-4 enables the user to obtain 2X clocks
on all outputs. Thus, the part is extremely versatile, and
can be used in a variety of applications.
The ASM5P23S08A-5H is a high-drive version with REF/2
on both banks
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018
www.pulsecoresemi.com
Notice: The information in this document is subject to change without notice.
ASM5P23S08A
November 2006
rev 1.5
Block Diagram
FBK
/2
REF
PLL
/2
MUX
CLKA1
Extra Divider (-5H)
Extra Divider (-3, -4)
CLKA2
CLKA3
CLKA4
S2
Select Input
Decoding
S1
/2
CLKB1
Extra Divider (-2, -3)
ASM5P23S08A
CLKB2
CLKB3
CLKB4
Select Input Decoding for ASM5P23S08A
S2
S1
Clock A1 - A4
Clock B1 - B4
Output Source
PLL Shut-Down
0
0
Three-state
Three-state
PLL
Y
0
1
Driven
Three-state
PLL
N
1
0
Driven
1
Driven
Reference
Y
1
1
Driven
Driven
PLL
N
ASM5P23S08A Configurations
Device
Feedback From
Bank A Frequency
Bank B Frequency
ASM5P23S08A-1
Bank A or Bank B
Reference
Reference
ASM5P23S08A-1H
Bank A or Bank B
Reference
Reference
ASM5P23S08A-2
Bank A
Reference
Reference /2
ASM5P23S08A-2
Bank B
2 X Reference
Reference
ASM5P23S08A-3
Bank A
2 X Reference
Reference or Reference2
ASM5P23S08A-3
Bank B
4 X Reference
2 X Reference
ASM5P23S08A-4
Bank A or Bank B
2 X Reference
2 X Reference
ASM5P23S08A-5H
Bank A or Bank B
Reference /2
Reference /2
Note:
1. Outputs are non- inverted on 23S08A-2 and 23S08A-3 in bypass mode, S2 = 1 and S1 = 0.
2. Output phase is indeterminant (0° or 180° from input clock). If phase integrity is required, use the ASM5P23S08A-2.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
2 of 17
ASM5P23S08A
November 2006
rev 1.5
‘SpreadTrak’
significant amount of tracking skew which may cause
Many systems being designed now utilize a technology
problems in the systems requiring synchronization.
called Spread Spectrum Frequency Timing Generation.
ASM5P23S08A is designed so as not to filter off the
Zero Delay and Skew Control
Spread Spectrum feature of the Reference input, assuming
All outputs should be uniformly loaded to achieve Zero
it exists. When a zero delay buffer is not designed to pass
Delay between input and output.
the Spread Spectrum feature through, the result is a
REF-Input to CLKA/LKB Delay (pS)
1500
1000
500
0
-30
-25
-20
-15
-10
-5
0
5
10
15
20
25
30
-500
-1000
-1500
Output Load Difference: FBK Load - CLKA/CLKB Load (pF)
To close the feedback loop of the ASM5P23S08A, the FBK
pin can be driven from any of the eight available output
pins. The output driving the FBK pin will be driving a total
For applications requiring zero input-output delay, all
outputs including the one providing feedback should be
equally loaded. If input-output delay adjustments are
required, use the above graph to calculate loading
load of 7pF plus any additional load that it drives. The
differences between the feedback output and remaining
relative loading of this output (with respect to the remaining
outputs. For zero output-output skew, make sure to load
outputs) can adjust the input output delay. This is shown in
outputs equally.
the above graph.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
3 of 17
ASM5P23S08A
November 2006
rev 1.5
Pin Configuration
REF
1
16
FBK
CLKA1
2
15
CLKA4
CLKA2
3
14
CLKA3
VDD
4
13
VDD
GND
5
12
GND
CLKB1
6
11
CLKB4
CLKB2
7
10
CLKB3
S2
8
9
ASM5P2308A
S1
Pin Description for ASM5P23S08A
Pin #
Pin Name
Description
1
REF3
2
CLKA14
Buffered clock output, bank A
3
CLKA24
Buffered clock output, bank A
4
VDD
3.3V supply
5
GND
Ground
6
CLKB14
Buffered clock output, bank B
7
CLKB24
Buffered clock output, bank B
8
S25
Select input, bit 2
9
S15
Select input, bit 1
10
CLKB34
Buffered clock output, bank B
11
CLKB44
Buffered clock output, bank B
12
GND
Ground
13
VDD
3.3V supply
14
CLKA34
Buffered clock output, bank A
15
CLKA44
Buffered clock output, bank A
16
FBK
Input reference frequency, 5V tolerant input
PLL feedback input
Notes:
3. Weak pull-down.
4. Weak pull-down on all outputs.
5. Weak pull-up on these inputs.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
4 of 17
ASM5P23S08A
November 2006
rev 1.5
Absolute Maximum Ratings
Parameter
Min
Max
Unit
Supply Voltage to Ground Potential
-0.5
+7.0
V
DC Input Voltage (Except REF)
-0.5
VDD + 0.5
V
DC Input Voltage (REF)
-0.5
7
V
Storage Temperature
-65
+150
°C
Max. Soldering Temperature (10 sec)
260
°C
Junction Temperature
150
°C
Static Discharge Voltage
(As per JEDEC STD22- A114-B)
2000
V
Note: These are stress ratings only and functional usage is not implied. Exposure to absolute maximum ratings for prolonged periods can
affect device reliability.
Operating Conditions for ASM5P23S08A Commercial Temperature Devices
Parameter
Description
Min
Max
Unit
3.0
3.6
V
0
70
°C
VDD
Supply Voltage
TA
Operating Temperature (Ambient Temperature)
CL
Load Capacitance, below 100MHz
30
pF
CL
Load Capacitance, from 100MHz to 133MHz
10
pF
CIN
Input Capacitance6
7
pF
Note:
6. Applies to both Ref Clock and FBK.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
5 of 17
ASM5P23S08A
November 2006
rev 1.5
Electrical Characteristics for ASM5P23S08A Commercial Temperature Devices
Parameter
Description
Test Conditions
Min
Max
Unit
0.8
V
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
50.0
µA
IIH
Input HIGH Current
VIN = VDD
100.0
µA
VOL
Output LOW Voltage 7
IOL = 8 mA (-1, -2, -3, -4)
IOH = 12 mA (-1H, -5H)
0.4
V
VOH
Output HIGH Voltage 7
IOL = -8 mA (-1, -2, -3, -4)
IOH = -12 mA (-1H, -5H)
2.0
Unloaded outputs 100MHz REF,
Select inputs at VDD or GND
IDD
Supply Current8
V
2.4
V
(-2,-3,-4)
49
(-1H,-5H)
60
Unloaded outputs, 66MHz REF
(-1, -2, -3, -4)
34
Unloaded outputs, 33MHz REF
(-1, -2, -3, -4)
18
mA
Note:
7. Parameter is guaranteed by design and characterization. Not 100% tested in production.
8. Supply Currents are measured for PLL-Bypass Mode (S2=1, S1=0)
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
6 of 17
ASM5P23S08A
November 2006
rev 1.5
Switching Characteristics for ASM5P23S08A Commercial Temperature Devices
Parameter
Description
Test Conditions
1/t1
Output Frequency
30pF load, All devices
1/t1
Output Frequency
20pF load, -5H devices
1/t1
Output Frequency
15pF load, -2, -3, -4 devices
8
Min
Typ
Max
Unit
15
100
MHz
15
133
MHz
15
133
MHz
9
Duty Cycle = (t2 / t1) * 100
(-1, -2, -3, -4, -1H, -5H)
Measured at 1.4V, FOUT = <66.66MHz 30pF load
40.0
50.0
60.0
%
Measured at 1.4V, FOUT = <50MHz 15pF load
45.0
50.0
55.0
%
9
Duty Cycle = (t2 / t1) * 100
(-1, -2, -3, -4, -1H, -5H)
9
Measured between 0.8V and 2.0V 30pF load
2.20
nS
9
Measured between 0.8V and 2.0V 15pF load
1.50
nS
9
Measured between 0.8V and 2.0V 30pF load
1.50
nS
9
Measured between 2.0V and 0.8V 30pF load
2.20
nS
9
Measured between 0.8V and 2.0V 15pF load
1.50
nS
Output Fall Time ( -5H)
9
Measured between 2.0V and 0.8V 30pF load
1.25
nS
Output-to-output skew on same
9
bank ( -2, -3, -4)
All outputs equally loaded
200
Output-to-output skew ( -5H)
All outputs equally loaded
200
t3
Output Rise Time ( -2, -3, -4)
t3
Output Rise Time ( -2, -3, -4)
t3
Output Rise Time ( -5H)
t4
Output Fall Time ( -2, -3, -4)
t4
Output Fall Time ( -2, -3, -4)
t4
pS
t5
Output bank A -to- output
bank B skew ( -4, -5H)
All outputs equally loaded
200
Output bank A -to- output
bank B skew (-2, -3)
All outputs equally loaded
400
t6
Delay, REF Rising Edge to FBK
9
Rising Edge
Measured at VDD /2
0
±250
pS
t7
Device-to-Device Skew
Measured at VDD/2 on the FBK pins of the device
0
700
pS
tJ
Cycle-to-cycle jitter
( -4, -5H)
tJ
tLOCK
9
9
Cycle-to-cycle jitter (-2, -3)
PLL Lock Time
9
Measured at 66.67MHz, loaded outputs, 15pF load
200
Measured at 66.67MHz, loaded outputs, 30pF load
200
Measured at 133MHz, loaded outputs, 15pF load
100
Measured at 66.67MHz, loaded outputs, 30pF load
400
Measured at 66.67MHz, loaded outputs, 15pF load
400
Stable power supply, valid clock presented on REF
& FBK pins
1.0
9
Note: 9. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
7 of 17
pS
pS
mS
ASM5P23S08A
November 2006
rev 1.5
Operating Conditions for ASM5I23S08A Industrial Temperature Devices
Parameter
Description
Min
Max
Unit
VDD
Supply Voltage
3.0
3.6
V
TA
Operating Temperature (Ambient Temperature)
-40
85
°C
CL
Load Capacitance, below 100MHz
30
pF
CL
Load Capacitance, from 100MHz to 133MHz
15
pF
CIN
Input Capacitance
7
pF
Electrical Characteristics for ASM5I23S08A Industrial Temperature Devices
Parameter
Description
Test Conditions
Min
Max
Unit
0.8
V
VIL
Input LOW Voltage
VIH
Input HIGH Voltage
IIL
Input LOW Current
VIN = 0V
50.0
µA
IIH
Input HIGH Current
VIN = VDD
100.0
µA
VOL
Output LOW Voltage
IOL = 8mA ( -2)
IOH = 12mA ( -5H)
0.4
V
VOH
Output HIGH Voltage
IOL = -8mA ( -2)
IOH = -12mA ( -5H)
2.0
Unloaded outputs 100MHz REF,
Select inputs at VDD or GND
IDD
Supply Current
V
2.4
V
(-2,-3,-4)
49
(-1H,-5H)
60
10
mA
Unloaded outputs, 66MHz REF
(-1, -2, -3, -4)
34
Unloaded outputs, 33MHz REF
(-1, -2, -3, -4)
18
Note
10. Supply Currents are measured for PLL-Bypass Mode (S2=1, S1=0)
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
8 of 17
ASM5P23S08A
November 2006
rev 1.5
Switching Characteristics for ASM5I23S08 Industrial Temperature Devices
Parameter
Description
Test Conditions
1/t1
Output Frequency
30pF load, All devices
1/t1
Output Frequency
20pF load, -5H devices
1/t1
Output Frequency
15pF load, -2, -3, -4 devices
8
Min
Typ
Max
Unit
15
100
MHz
15
133
MHz
15
133
MHz
11
Duty Cycle = (t2 / t1) * 100
( -2, -3, -4, -1H, -5H)
Measured at 1.4V, FOUT = <66.66MHz 30pF load
40.0
50.0
60.0
%
Measured at 1.4V, FOUT = <50MHz 15pF load
45.0
50.0
55.0
%
Measured between 0.8V and 2.0V 30pF load
2.50
nS
Measured between 0.8V and 2.0V 15pF load
1.50
nS
Measured between 0.8V and 2.0V 30pF load
1.50
nS
11
Measured between 2.0V and 0.8V 30pF load
2.50
nS
11
Measured between 0.8V and 2.0V 15pF load
1.50
nS
Measured between 2.0V and 0.8V 30pF load
1.25
nS
Output-to-output skew on
11
same bank ( -2, -3, -4)
All outputs equally loaded
200
Output-to-output skew
( -5H)
All outputs equally loaded
200
Output bank A -to- output
bank B skew ( -4, -5H)
All outputs equally loaded
200
Output bank A -to- output
bank B skew (-2, -3)
All outputs equally loaded
400
t6
Delay, REF Rising Edge
11
to FBK Rising Edge
Measured at VDD /2
0
±250
pS
t7
Device-to-Device Skew
Measured at VDD/2 on the FBK pins of the device
0
700
pS
tJ
Cycle-to-cycle jitter
( -4, -5H)
11
Duty Cycle = (t2 / t1) * 100
( -2, -3, -4, -1H, -5H)
11
t3
Output Rise Time ( -2, -3, -4)
t3
Output Rise Time
t3
Output Rise Time ( -5H)
t4
Output Fall Time ( -2, -3, -4)
t4
Output Fall Time ( -2, -3, -4)
t4
Output Fall Time
t5
11
( -2, -3, -4)
11
11
( -5H)
pS
11
Measured at 66.67MHz, loaded outputs, 15 pF load
200
Measured at 66.67MHz, loaded outputs, 30 pF load
200
Measured at 133MHz, loaded outputs, 15 pF load
100
Measured at 66.67MHz, loaded outputs, 30pF load
400
Measured at 66.67MHz, loaded outputs, 15pF load
400
Stable power supply, valid clock presented on REF
and FBK pins
1.0
11
tJ
tLOCK
11
Cycle-to-cycle jitter (-2, -3)
11
PLL Lock Time
Note: 11. Parameter is guaranteed by design and characterization. Not 100% tested in production.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
9 of 17
pS
pS
mS
ASM5P23S08A
November 2006
rev 1.5
Switching Waveforms
Duty Cycle Timing
t1
t2
1.4 V
1.4 V
1.4 V
All Outputs Rise/Fall Time
OUTPUT
2.0 V
0.8 V
2.0 V
0.8 V
3.3 V
0V
t4
t3
Output - Output Skew
1.4 V
OUTPUT1
1.4 V
OUTPUT2
t
5
Input - Output Propagation Delay
VDD /2
INPUT
VDD /2
OUTPUT
t6
Device - Device Skew
VDD /2
CLKOUT, Device 1
VDD /2
CLKOUT, Device 2
t
7
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
10 of 17
ASM5P23S08A
November 2006
rev 1.5
Test Circuits
TEST CIRCUIT #1
+3.3V
VDD
+3.3V
CLKOUT
0.1uF
OUTPUT
CLOAD
VDD
0.1uF
GND
GND
TEST CIRCUIT # 2
+3.3V
VDD
+3.3V
1KΩ
CLKOUT
0.1uF
OUTPUT
1KΩ
VDD
0.1uF
GND
CLOAD
10pF
GND
For parameter t8 (output skew rate) on -1H devices
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
11 of 17
ASM5P23S08A
November 2006
rev 1.5
Package Information
16-lead (150 Mil) Molded SOIC Package
PIN 1 ID
1
8
H
E
9
16
D
A2
D
A
e
h
Seating Plane
C
θ
0.004
L
A1
B
Dimensions
Inches
Symbol
A
A1
A2
B
C
D
E
e
H
h
L
θ
Millimeters
Min
Max
Min
Max
0.053
0.004
0.049
0.013
0.008
0.386
0.150
0.069
0.010
0.059
0.022
0.012
0.394
0.157
1.35
0.10
1.25
0.33
0.19
9.80
3.80
1.75
0.25
1.50
0.53
0.27
10.01
4.00
0.244
0.016
0.035
8°
5.80
0.25
0.40
0°
0.050 BSC
0.228
0.010
0.016
0°
1.27 BSC
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
6.20
0.41
0.89
8°
12 of 17
ASM5P23S08A
November 2006
rev 1.5
16-lead TSSOP (4.40-MM Body)
1
8
PIN 1 ID
E
16
A
A2
e
B
A1
Seating Plane
C
θ
D
9
H
L
D
Dimensions
Symbol
Inches
Min
A
A1
A2
B
C
D
E
e
H
L
θ
Millimeters
Max
0.043
0.006
0.041
0.012
0.008
0.201
0.177
0.002
0.031
0.007
0.004
0.193
0.169
Min
0.05
0.80
0.19
0.09
4.90
4.30
0.026 BSC
0.252 BSC
0.020
0°
Max
1.20
0.15
1.05
0.30
0.20
5.10
4.50
0.65 BSC
6.40 BSC
0.030
8°
0.50
0°
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
0.75
8°
13 of 17
ASM5P23S08A
November 2006
rev 1.5
Ordering Codes
Ordering Code
ASM5P23S08AF-1-16-ST
ASM5I23S08AF-1-16-ST
ASM5P23S08AF-1-16-SR
ASM5I23S08AF-1-16-SR
ASM5P23S08AF-1-16-TT
ASM5I23S08AF-1-16-TT
ASM5P23S08AF-1-16-TR
ASM5I23S08AF-1-16-TR
ASM5P23S08AF-1H-16-ST
ASM5I23S08AF-1H-16-ST
ASM5P23S08AF-1H-16-SR
ASM5I23S08AF-1H-16-SR
ASM5P23S08AF-1H-16-TT
ASM5I23S08AF-1H-16-TT
ASM5P23S08AF-1H-16-TR
ASM5I23S08AF-1H-16-TR
ASM5P23S08AF-2-16-ST
ASM5I23S08AF-2-16-ST
ASM5P23S08AF-2-16-SR
ASM5I23S08AF-2-16-SR
ASM5P23S08AF-2-16-TT
ASM5I23S08AF-2-16-TT
ASM5P23S08AF-2-16-TR
ASM5I23S08AF-2-16-TR
ASM5P23S08AF-3-16-ST
ASM5I23S08AF-3-16-ST
ASM5P23S08AF-3-16-SR
ASM5I23S08AF-3-16-SR
ASM5P23S08AF-3-16-TT
ASM5I23S08AF-3-16-TT
ASM5P23S08AF-3-16-TR
ASM5I23S08AF-3-16-TR
ASM5P23S08AF-4-16-ST
ASM5I23S08AF-4-16-ST
ASM5P23S08AF-4-16-SR
ASM5I23S08AF-4-16-SR
ASM5P23S08AF-4-16-TT
ASM5I23S08AF-4-16-TT
ASM5P23S08AF-4-16-TR
ASM5I23S08AF-4-16-TR
ASM5P23S08AF-5H-16-ST
ASM5I23S08AF-5H-16-ST
ASM5P23S08AF-5H-16-SR
ASM5I23S08AF-5H-16-SR
Marking
5P23S08AF-1
5I23S08AF-1
5P23S08AF-1
5I23S08AF-1
5P23S08AF-1
5I23S08AF-1
5P23S08AF-1
5I23S08AF-1
5P23S08AF-1H
5I23S08AF-1H
5P23S08AF-1H
5I23S08AF-1H
5P23S08AF-1H
5I23S08AF-1H
5P23S08AF-1H
5I23S08AF-1H
5P23S08AF-2
5I23S08AF-2
5P23S08AF-2
5I23S08AF-2
5P23S08AF-2
5I23S08AF-2
5P23S08AF-2
5I23S08AF-2
5P23S08AF-3
5I23S08AF-3
5P23S08AF-3
5I23S08AF-3
5P23S08AF-3
5I23S08AF-3
5P23S08AF-3
5I23S08AF-3
5P23S08AF-4
5I23S08AF-4
5P23S08AF-4
5I23S08AF-4
5P23S08AF-4
5I23S08AF-4
5P23S08AF-4
5I23S08AF-4
5P23S08AF-5H
5I23S08AF-5H
5P23S08AF-5H
5I23S08AF-5H
Package Type
Temperature
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TUBE, Pb Free
16-pin 150-mil SOIC- TUBE, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
16-pin 150-mil SOIC-TAPE & REEL, Pb Free
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
14 of 17
ASM5P23S08A
November 2006
rev 1.5
Ordering Codes (cont’d)
Ordering Code
ASM5P23S08AF-5H-16-TT
ASM5I23S08AF-5H-16-TT
ASM5P23S08AF-5H-16-TR
ASM5I23S08AF-5H-16-TR
ASM5P23S08AG-1-16-ST
ASM5I23S08AG-1-16-ST
ASM5P23S08AG-1-16-SR
ASM5I23S08AG-1-16-SR
ASM5P23S08AG-1-16-TT
ASM5I23S08AG-1-16-TT
ASM5P23S08AG-1-16-TR
ASM5I23S08AG-1-16-TR
ASM5P23S08AG-1H-16-ST
ASM5I23S08AG-1H-16-ST
ASM5P23S08AG-1H-16-SR
ASM5I23S08AG-1H-16-SR
ASM5P23S08AG-1H-16-TT
ASM5I23S08AG-1H-16-TT
ASM5P23S08AG-1H-16-TR
ASM5I23S08AG-1H-16-TR
ASM5P23S08AG-2-16-ST
ASM5I23S08AG-2-16-ST
ASM5P23S08AG-2-16-SR
ASM5I23S08AG-2-16-SR
ASM5P23S08AG-2-16-TT
ASM5I23S08AG-2-16-TT
ASM5P23S08AG-2-16-TR
ASM5I23S08AG-2-16-TR
ASM5P23S08AG-3-16-ST
ASM5I23S08AG-3-16-ST
ASM5P23S08AG-3-16-SR
ASM5I23S08AG-3-16-SR
ASM5P23S08AG-3-16-TT
ASM5I23S08AG-3-16-TT
ASM5P23S08AG-3-16-TR
ASM5I23S08AG-3-16-TR
ASM5P23S08AG-4-16-ST
ASM5I23S08AG-4-16-ST
ASM5P23S08AG-4-16-SR
ASM5I23S08AG-4-16-SR
ASM5P23S08AG-4-16-TT
ASM5I23S08AG-4-16-TT
ASM5P23S08AG-4-16-TR
ASM5I23S08AG-4-16-TR
Marking
5P23S08AF-5H
5I23S08AF-5H
5P23S08AF-5H
5I23S08AF-5H
5P23S08AG-1
5I23S08AG-1
5P23S08AG-1
5I23S08AG-1
5P23S08AG-1
5I23S08AG-1
5P23S08AG-1
5I23S08AG-1
5P23S08AG-1H
5I23S08AG-1H
5P23S08AG-1H
5I23S08AG-1H
5P23S08AG-1H
5I23S08AG-1H
5P23S08AG-1H
5I23S08AG-1H
5P23S08AG-2
5I23S08AG-2
5P23S08AG-2
5I23S08AG-2
5P23S08AG-2
5I23S08AG-2
5P23S08AG-2
5I23S08AG-2
5P23S08AG-3
5I23S08AG-3
5P23S08AG-3
5I23S08AG-3
5P23S08AG-3
5I23S08AG-3
5P23S08AG-3
5I23S08AG-3
5P23S08AG-4
5I23S08AG-4
5P23S08AG-4
5I23S08AG-4
5P23S08AG-4
5I23S08AG-4
5P23S08AG-4
5I23S08AG-4
Package Type
Temperature
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TUBE, Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, , Pb Free
16-PIN 150-mil TSSOP - TAPE & REEL, , Pb Free
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
15 of 17
ASM5P23S08A
November 2006
rev 1.5
Ordering Codes (cont’d)
Ordering Code
Marking
ASM5P23S08AG-5H-16-ST
ASM5I23S08AG-5H-16-ST
ASM5P23S08AG-5H-16-SR
ASM5I23S08AG-5H-16-SR
ASM5P23S08AG-5H-16-TT
ASM5I23S08AG-5H-16-TT
ASM5P23S08AG-5H-16-TR
ASM5I23S08AG-5H-16-TR
5P23S08AG-5H
5I23S08AG-5H
5P23S08AG-5H
5I23S08AG-5H
5P23S08AG-5H
5I23S08AG-5H
5P23S08AG-5H
5I23S08AG-5H
Operating
Range
Package Type
16-pin 150-mil SOIC-TUBE, Green
16-pin 150-mil SOIC- TUBE, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-pin 150-mil SOIC-TAPE & REEL, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TUBE, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
16-PIN 150-mil TSSOP - TAPE & REEL, Green
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Commercial
Industrial
Device Ordering Information
A S M 5 P 2 3 S 0 8 A
F - 0 8 - S R
R = Tape & reel, T = Tube or Tray
O = SOT
S = SOIC
T = TSSOP
A = SSOP
V = TVSOP
B = BGA
Q = QFN
U = MSOP
E = TQFP
L = LQFP
U = MSOP
P = PDIP
D = QSOP
X = SC-70
DEVICE PIN COUNT
F = LEAD FREE AND RoHS COMPLIANT PART
G = GREEN PACKAGE, LEAD FREE, and RoHS
PART NUMBER
X= Automotive
I= Industrial
P or n/c = Commercial
(-40C to +125C) (-40C to +85C)
(0C to +70C)
1 = Reserved
2 = Non PLL based
3 = EMI Reduction
4 = DDR support products
5 = STD Zero Delay Buffer
6 = Power Management
7 = Power Management
8 = Power Management
9 = Hi Performance
0 = Reserved
PulseCore Semiconductor Mixed Signal Product
Licensed under US patent #5,488,627, #6,646,463 and #5,631,920.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
16 of 17
ASM5P23S08A
November 2006
rev 1.5
PulseCore Semiconductor Corporation
1715 S. Bascom Ave Suite 200
Campbell, CA 95008
Tel: 408-879-9077
Fax: 408-879-9018
www.pulsecoresemi.com
Copyright © Alliance Semiconductor
All Rights Reserved
Preliminary Information
Part Number: ASM5P23S08A
Document Version: v1.5
Note: This product utilizes US Patent # 6,646,463 Impedance Emulator Patent issued to PulseCore Semiconductor, dated 11-11-2003
© Copyright 2006 PulseCore Semiconductor Corporation. All rights reserved. Our logo and name are trademarks or
registered trademarks of PulseCore Semiconductor. All other brand and product names may be the trademarks of their
respective companies. PulseCore reserves the right to make changes to this document and its products at any time without
notice. PulseCore assumes no responsibility for any errors that may appear in this document. The data contained herein
represents PulseCore’s best data and/or estimates at the time of issuance. PulseCore reserves the right to change or correct
this data at any time, without notice. If the product described herein is under development, significant changes to these
specifications are possible. The information in this product data sheet is intended to be general descriptive information for
potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or
customer. PulseCore does not assume any responsibility or liability arising out of the application or use of any product
described herein, and disclaims any express or implied warranties related to the sale and/or use of PulseCore products
including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual
property rights, except as express agreed to in PulseCore’s Terms and Conditions of Sale (which are available from
PulseCore). All sales of PulseCore products are made exclusively according to PulseCore’s Terms and Conditions of Sale.
The purchase of products from PulseCore does not convey a license under any patent rights, copyrights; mask works rights,
trademarks, or any other intellectual property rights of PulseCore or third parties. PulseCore does not authorize its products
for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result
in significant injury to the user, and the inclusion of PulseCore products in such life-supporting systems implies that the
manufacturer assumes all risk of such use and agrees to indemnify PulseCore against all claims arising from such use.
3.3V ‘SpreadTrak’ Zero Delay Buffer
Notice: The information in this document is subject to change without notice.
17 of 17
Similar pages