IDT IDT79R3081E-40MJ Riscontroller with fpa Datasheet

IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IDT 79R3081 , 79R3081E
IDT 79RV3081, 79RV3081E
IDT79R3081
RISController
with FPA
Integrated Device Technology, Inc.
FEATURES
• Large on-chip caches with user configurability
— 16kB Instruction Cache, 4kB Data Cache
— Dynamically configurable to 8kB Instruction Cache,
8kB Data Cache
— Parity protection over data and tag fields
• Low cost 84-pin packaging
• Superset pin- and software-compatible with R3051, R3071
• Multiplexed bus interface with support for low-cost, lowspeed memory systems with a high-speed CPU
• On-chip 4-deep write buffer eliminates memory write stalls
• On-chip 4-deep read buffer supports burst or simple block
reads
• On-chip DMA arbiter
• Hardware-based Cache Coherency Support
• Programmable power reduction mode
• Bus Interface can operate at half-processor frequency
• Instruction set compatible with IDT79R3000A, R3041,
R3051, and R3071 RISC CPUs
• High level of integration minimizes system cost
— R3000A Compatible CPU
— R3010A Compatible Floating Point Accelerator
— Optional R3000A compatible MMU
— Large Instruction Cache
— Large Data Cache
— Read/Write Buffers
• 43VUPS at 50MHz
— 13MFlops
• Flexible bus interface allows simple, low cost designs
• Optional 1x or 2x clock input
• 20 through 50MHz operation
• "V" version operates at 3.3V
• 50MHz at 1x clock input and 1/2 bus frequency only
R3081 BLOCK DIAGRAM
ClkIn
Clock Generator
Unit/Clock Doubler
BrCond(3:2,0)
Master Pipeline Control
System Control
Coprocessor
(CP0)
Exception/Control
Registers
Memory Management
Registers
ALU
Shifter
Exponent Unit
Add Unit
Mult/Div Unit
Translation
Lookaside Buffer
(64 entries)
Int(5:0)
Floating Point
Coprocessor
(CP1)
Register Unit
(16 x 64)
Integer
CPU Core
General Registers
(32 x 32)
Divide Unit
Address Adder
Multiply Unit
PC Control
Exception/Control
Virtual Address
FP Interrupt
Data Bus
Physical Address Bus
32
Configurable
Instruction
Cache
(16kB/8kB)
Configurable
Data
Cache
(4kB/8kB)
36
Data Bus
Parity
Generator
4-deep
Read
Buffer
R3051 Superset Bus Interface Unit
4-deep
Write
Buffer
Address/
Data
DMA
Arbiter
DMA
Ctrl
BIU
Control
Rd/Wr
Ctrl
Coherency
Logic
SysClk
Invalidate
Control
2889 drw 01
The IDT logo is a registered trademark, and RISController, R3041, R3051, R3052, R3071, R3081, R3720, R4400, R4600, IDT/kit, and IDT/sim are trademarks of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
1995 Integrated Device Technology, Inc.
5.5
5.5
SEPTEMBER 1995
DSC-9064/4
1
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
• The R3051, which incorporates 4kB of instruction cache
and 2kB of data cache, but omits the TLB, and instead uses
a simpler virtual to physical address mapping.
• The R3081E, which incorporates a 16kB instruction cache,
a 4kB data cache, and full function memory management
unit (MMU) including 64-entry fully associative Translation
Lookaside Buffer (TLB). The cache on the R3081E is user
configurable to an 8kB Instruction Cache and 8kB Data
Cache.
• The R3081, which incorporates a 16kB instruction cache,
a 4kB data cache, but uses the simpler memory mapping
of the R3051/52, and thus omits the TLB. The cache on the
R3081 is user configurable to an 8kB Instruction Cache and
8kB Data Cache.
Figure 1 shows a block level representation of the functional
units within the R3081E. The R3081E could be viewed as the
embodiment of a discrete solution built around the R3000A
and R3010A. However, by integrating this functionality on a
single chip, dramatic cost and power reductions are achieved.
INTRODUCTION
The IDT R3051 family is a series of high-performance 32bit microprocessors featuring a high-level of integration, and
targeted to high-performance but cost sensitive processing
applications. The R3051 family is designed to bring the highperformance inherent in the MIPS RISC architecture into
low-cost, simplified, power sensitive applications.
Thus, functional units have been integrated onto the CPU
core in order to reduce the total system cost, rather than to
increase the inherent performance of the integer engine.
Nevertheless, the R3051 family is able to offer 43VUPS
performance at 50MHz without requiring external SRAM or
caches.
The R3081 extends the capabilities of the R3051 family, by
integrating additional resources into the same pin-out. The
R3081 thus extends the range of applications addressed by
the R3051 family, and allows designers to implement a single,
base system and software set capable of accepting a wide
variety of CPUs, according to the price/performance goals of
the end system.
In addition to the embedded applications served by the
R3051 family, the R3081 allows low-cost, entry level computer
systems to be constructed. These systems will offer many
times the performance of traditional PC systems, yet cost
approximately the same. The R3081 is able to run any
standard R3000A operation system, including ACE UNIX.
Thus, the R3081 can be used to build a low-cost ARC
compliant system, further widening the range of performance
solutions of the ACE Initiative.
An overview of this device, and quantitative electrical
parameters and mechanical data, is found in this data sheet;
consult the "R3081 Family Hardware User's Guide" for a
complete description of this processor.
DEVICE OVERVIEW
As part of the R3051 family, the R3081 extends the offering
of a wide range of functionality in a compatible interface. The
R3051 family allows the system designer to implement a
single base system, and utilize interface-compatible processors
of various complexity to achieve the price-performance goals
of the particular end system.
Differences among the various family members pertain to
the on-chip resources of the processor. Current family members
include:
• The R3052E, which incorporates an 8kB instruction cache,
a 2kB data cache, and full function memory management
unit (MMU) including 64-entry fully associative Translation
Lookaside Buffer (TLB).
• The R3052, which also incorporates an 8kB instruction
cache and 2kB data cache, but does not include the TLB,
and instead uses a simpler virtual to physical address
mapping.
• The R3051E, which incorporates 4kB of instruction cache
and 2kB of data cache, along with the full function MMU/
TLB of the R3000A.
5.5
CPU Core
The CPU core is a full 32-bit RISC integer execution
engine, capable of sustaining close to single cycle execution.
The CPU core contains a five stage pipeline, and 32 orthogonal
32-bit registers. The R3081 uses the same basic integer
execution core as the entire R3051 family, which is the
R3000A implementation of the MIPS instruction set. Thus, the
R3081 family is binary compatible with the R3051, R3052,
R3000A, R3001, and R3500 CPUs. In addition, the R4000
represents an upwardly software compatible migration path to
still higher levels of performance.
The execution engine in the R3081 uses a five-stage
pipeline to achieve near single-cycle instruction execution
rates. A new instruction can be initiated in each clock cycle;
the execution engine actually processes five instructions
concurrently (in various pipeline stages). Figure 2 shows the
concurrency achieved in the R3081 execution pipeline.
System Control Co-Processor
The R3081 family also integrates on-chip the System
Control Co-processor, CP0. CP0 manages both the exception
handling capability of the R3081, as well as the virtual to
physical address mapping.
As with the R3051 and R3052, the R3081 offers two
versions of memory management and virtual to physical
address mapping: the extended architecture versions, the
R3051E, R3052E, and R3081E, incorporate the same MMU
as the R3000A. These versions contain a fully associative 64entry TLB which maps 4kB virtual pages into the physical
address space. The virtual to physical mapping thus includes
kernel segments which are hard-mapped to physical
addresses, and kernel and user segments which are mapped
page by page by the TLB into anywhere in the 4GB physical
address space. In this TLB, 8 pages can be “locked” by the
kernel to insure deterministic response in real-time applications.
Figure 3 illustrates the virtual to physical mapping found in the
R3081E.
2
IDT79R3081 RISController
I#1
MILITARY AND COMMERCIAL TEMPERATURE RANGES
IF
RD
ALU MEM
I#2
IF
RD
I#3
IF
RD
I#4
IF
RD
I#5
IF
The extended architecture versions of the R3051 family
(the R3051E, R3052E, and R3081E) allow the system designer
to implement kernel software which dynamically manages
user task utilization of system resources, and also allows the
Kernel to protect certain resources from user tasks. These
capabilities are important in general computing applications
such as ARC computers, and are also important in a variety of
embedded applications, from process control (where protection
may be important) to X-Window display systems (where
virtual memory management can be used). The MMU can
also be used to simplify system debug.
R3051 family base versions (the R3051, R3052, and R3081)
remove the TLB and institute a fixed address mapping for the
various segments of the virtual address space. These devices
still support distinct kernel and user mode operation, but do
not require page management software, leading to a simpler
software model. The memory mapping used by these devices
is shown in Figure 4. Note that the reserved spaces are for
compatiblity with future family members, which may map onchip resources to these addresses. References to these
addresses in the R3081 will be translated in the same fashion
as the rest of their respective segments, with no traps or
exceptions signalled.
When using the base versions of the architecture, the
system designer can implement a distinction between the
user tasks and the kernel tasks, without having to implement
page management software. This distinction can be
implemented by decoding the output physical address. In
systems which do not need memory protection, and wish to
have the kernel and user tasks operate out of the same
memory space, high-order address lines can be ignored by
the address decoder, and thus all references will be seen in
the lower gigabyte of the physical address space.
WB
ALU MEM
WB
ALU MEM
WB
ALU MEM
RD
WB
ALU MEM
Current
CPU
Cycle
WB
2889 drw 02
Figure 2. R3081 5-Stage Pipeline
VIRTUAL
PHYSICAL
0xffffffff
Kernel Mapped
(kseg2)
Any
0xc0000000
Kernel Uncached
(kseg1)
Physical
Memory
0xa0000000
3548MB
Kernel Cached
(kseg0)
0x80000000
User Mapped
Cacheable
(kuseg)
Any
Floating Point Co-Processor
The R3081 also integrates an R3010A compatible floating
0x00000000
point
accelerator on-chip. The FPA is a high-performance co2889 drw 03
Figure 3. Virtual to Physical Mapping of Extended Architecture
processor (co-processor 1 to the CPU) providing separate
Versions
add, multiply, and divide functional units for single and double
precision floating point arithmetic. The floating point accelerator
VIRTUAL
PHYSICAL
features low latency operations, and autonomous functional
units which allow differing types of floating point operations to
0xffffffff 1MB Kernel Rsvd
function concurrently with integer operations. The R3010A
Kernel Cacheable
appears to the software programmer as a simple extension of
Kernel Cached
1024
MB
Tasks
(kseg2)
the integer execution unit, with 16 dedicated 64-bit floating
point registers (software references these as 32 32-bit registers
0xc0000000
when performing loads or stores). Figure 5 illustrates the
Kernel Uncached
(kseg1)
functional block diagram of the on-chip FPA.
Memory
512 MB
0xa0000000
Kernel Cached
(kseg0)
0x80000000
Kernel/User
Cacheable
Tasks
2048 MB Clock Generator Unit
Inaccessible
512 MB
Kernel Boot
and I/O
512 MB
1MB User Rsvd
User
Cached
(kuseg)
0x00000000
2889 drw 04
The R3081 is driven from a single input clock which can be
either at the processor rated speed, or at twice that speed. Onchip, the clock generator unit is responsible for managing the
interaction of the CPU core, caches, and bus interface. The
R3081 includes an on-chip clock doubler to provide higher
frequency signals to the internal execution core; if 1x clock
mode is selected, the clock doubler will internally convert it to
Figure 4. Virtual to Physical Mapping of Base Architecture Versions
5.5
3
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
a double frequency clock. The 2x clock mode is provided for
compatiblity with the R3051. The clock generator unit replaces
the external delay line required in R3000A based applications.
Instruction Cache
The R3081 implements a 16kB Instruction Cache. The
system may choose to repartition the on-chip caches, so that
the instruction cache is reduced to 8kB but the data cache is
increased to 8kB. The instruction cache is organized with a
line size of 16bytes (four entries). This large cache achieves
hit rates in excess of 98% in most applications, and substantially
contributes to the performance inherent in the R3081. The
cache is implemented as a direct mapped cache, and is
capable of caching instructions from anywhere within the 4GB
physical address space. The cache is implemented using
physical addresses (rather than virtual addresses), and thus
does not require flushing on context switch.
The instruction cache is parity protected over the instruction
word and tag fields. Parity is generated by the read buffer
during cache refill; during cache references, the parity is
checked, and in the case of a parity error, a cache miss is
processed.
Data Cache
The R3081 incorporates an on-chip data cache of 4kB,
organized as a line size of 4 bytes (one word). The R3081
allows the system to reconfigure the on-chip cache from the
default 16kB I-Cache/4kB D-Cache to 8kB of Instruction and
8kB of Data caches.
The relatively large data cache achieves hit rates in excess
of 95% in most applications, and contributes substantially to
Cache
Data
the performance inherent in the R3081. As with the instruction
cache, the data cache is implemented as a direct mapped
physical address cache. The cache is capable of mapping any
word within the 4GB physical address space.
The data cache is implemented as a write-through cache,
to insure that main memory is always consistent with the
internal cache. In order to minimize processor stalls due to
data write operations, the bus interface unit incorporates a 4deep write buffer which captures address and data at the
processor execution rate, allowing it to be retired to main
memory at a much slower rate without impacting system
performance. Further, support has been provided to allow
hardware based data cache coherency in a multi-master
environment, such as one utilizing DMA from I/O to memory.
The data cache is parity protected over the data and tag
fields. Parity is generated by the read buffer during cache refill;
during cache references, the parity is checked, and in the case
of a parity error, a cache miss is processed.
Bus Interface Unit
The R3081 uses its large internal caches to provide the
majority of the bandwidth requirements of the execution
engine, and thus can utilize a simple bus interface connected
to slower memory devices. Alternately, a high-performance,
low-cost secondary cache can be implemented, allowing the
processor to increase performance in systems where bus
bandwidth is a performance limitation.
As part of the R3051 family, the R3081 bus interface utilizes
a 32-bit address and data bus multiplexed onto a single set of
pins. The bus interface unit also provides an ALE (Address
Latch Enable) output signal to de-multiplex the A/D bus, and
Data Bus
(32)
(32)
Instructions
Operands
Register Unit (16 X 64)
Fraction
Exponent Part
Condition
Codes
(11)
(11)
A
Control Unit
and Clocks
(11)
B
(53)
Result
(53)
A
(53)
B
Result
Add Unit
Exponent
Unit
Round
(53)
(53)
A
(56)
B
Result
Divide Unit
(53)
(53)
A
(56)
B
Result
Multiply Unit
2889 drw 05
Figure 5. FPA Functional Block Diagram
5.5
4
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
simple handshake signals to process CPU read and write
requests. In addition to the read and write interface, the R3051
family incorporates a DMA arbiter, to allow an external master
to control the external bus.
The R3081 also supports hardware based cache coherency
during DMA writes. The R3081 can invalidate a specified line
of data cache, or in fact can perform burst invalidations during
burst DMA writes.
The R3081 incorporates a 4-deep write buffer to decouple
the speed of the execution engine from the speed of the
memory system. The write buffers capture and FIFO processor
address and data information in store operations, and present
it to the bus interface as write transactions at the rate the
memory system can accommodate.
The R3081 read interface performs both single datum
reads and quad word reads. Single reads work with a simple
handshake, and quad word reads can either utilize the simple
handshake (in lower performance, simple systems) or utilize
a tighter timing mode when the memory system can burst data
at the processor clock rate. Thus, the system designer can
choose to utilize page or nibble mode DRAMs (and possibly
use interleaving, if desired, in high-performance systems), or
use simpler techniques to reduce complexity.
In order to accommodate slower quad word reads, the
R3081 incorporates a 4-deep read buffer FIFO, so that the
external interface can queue up data within the processor
before releasing it to perform a burst fill of the internal caches.
The R3081 is R3051 superset compatible in its bus interface.
Specifically, the R3081 has additional support to simplify the
design of very high frequency systems. This support includes
the ability to run the bus interface at one-half the processor
execution rate, as well as the ability to slow the transitions
between reads and writes to provide extra buffer disable time
for the memory interface. However, it is still possible to design
a system which, with no modification to the PC Board or
software, can accept either an R3041, R3051, R3052, R3071,
or R3081.
SYSTEM USAGE
The IDT R3051 family has been specifically designed to
allow a wide variety of memory systems. Low-cost systems
can use slow speed memories and simple controllers, while
other designers may choose to incorporate higher frequencies,
faster memories, and techniques such as DMA to achieve
maximum performance. The R3081 includes specific support
for high perfromance systems, including signals necessary to
implement external secondary caches, and the ability to
perform hardware based cache coherency in multi-master
systems.
Figure 6 shows a typical system implementation.
Transparent latches are used to de-multiplex the R3081
address and data busses from the A/D bus. The data paths
between the memory system elements and the A/D bus is
managed by simple octal devices. A small set of simple PALs
is used to control the various data path elements, and to
control the handshake between the memory devices and the
CPU.
Depending on the cost vs. performance tradeoffs appropriate
5.5
to a given application, the system design engineer could
include true burst support from the DRAM to provide for highperformance cache miss processing, or utilize a simpler,
lower performance memory system to reduce cost and simplify
the design. Similarly, the system designer could choose to
implement techniques such as external secondary cache, or
DMA, to further improve system performance.
DEVELOPMENT SUPPORT
The IDT R3051 family is supported by a rich set of
development tools, ranging from system simulation tools
through PROM monitor and debug support, applications
software and utility libraries, logic analysis tools, sub-system
modules, and shrink wrap operating systems. The R3081,
which is pin and software compatible with the R3051, can
directly utilize these existing tools to reduce time to market.
Figure 7 is an overview of the system development process
typically used when developing R3051 family applications.
The R3051 family is supported in all phases of project
development. These tools allow timely, parallel development
of hardware and software for R3051 family applications, and
include tools such as:
• Optimizing compilers from MIPS, the acknowledged leader
in optimizing compiler technology.
• Cross development tools, available in a variety of
development environments.
• The IDT Evaluation Board, which includes RAM, EPROM,
I/O, and the IDT PROM Monitor.
• IDT/sim  , which implements a full prom monitor
(diagnostics, remote debug support, peek/poke, etc.).
• IDT/kit , which implements a run-time support package for
R3051 family systems.
PERFORMANCE OVERVIEW
The R3081 achieves a very high-level of performance. This
performance is based on:
• An efficient execution engine. The CPU performs ALU
operations and store operations in a single cycle, and has
an effective load time of 1.3 cycles, and branch execution
rate of 1.5 cycles (based on the ability of the compilers to
avoid software interlocks). Thus, the execution engine
achieves over 35 VUPS performance when operating out
of cache.
• A full featured floating point accelerator/co-processor.
The R3081 incorporates an R3010A compatible floating
point accelerator on-chip, with independent ALUs for floating
point add, multiply, and divide. The floating point unit is fully
hardware interlocked, and features overlapped operation
and precise exceptions. The FPA allows floating point
adds, multiplies, and divides to occur concurrently with
each other, as well as concurrently with integer operations.
• Large on-chip caches. The R3051 family contains caches
which are substantially larger than those on the majority of
today’s microprocessors. These large caches minimize the
number of bus transactions required, and allow the R3051
family to achieve actual sustained performance very close
to its peak execution rate. The R3081 doubles the cache
available on the R3052, making it a suitable engine for
5
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ClkIn
IDT R3081
RISController
Address/Data
Control
R3051
Local Bus
DRAM
Controller
I/O Controller
PROM
I/O
I/O
DRAM
DRAM
IDT73720
Bus Exchanger
2889 drw 06
Figure 6. R3081 RISChipset Based System
System
Architecture
Evaluation
Cache-3051
SPP
Benchmarks
Evaluation Board
Laser Printer System
X-Terminal System
System
Development
Phase
Software
DBG Debugger
PIXIE Profiler
MIPS Compiler Suite
Stand-Alone Libraries
Floating Point Library
Cross Development Tools
Adobe PostScript PDL
MicroSoft TrueImage PDL
PeerlessPage Printer OS
X-Server
Hardware
System
Integration
and Verfification
Logic Analysis
Diagnostics
IDT/sim
IDT/kit
In-Circuit Emulation
Remote Debug
Real-Time OS
Hardware Models
General CAD Tools
Evaluation Board
Laser Printer System
Support Chips
2889 drw 07
Figure 7. R3051 Family Development Toolchain
5.5
6
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
many general purpose computing applications, such as
ARC compliant systems.
• Autonomous multiply and divide operations.The R3051
family features an on-chip integer multiplier/divide unit
which is separate from the other ALU. This allows the CPU
to perform multiply or divide operations in parallel with other
integer operations, using a single multiply or divide
instruction rather than “step” operations.
• Integrated write buffer. The R3081 features a four deep
write buffer, which captures store target addresses and
data at the processor execution rate and retires it to main
memory at the slower main memory access rate. Use of onchip write buffers eliminates the need for the processor to
stall when performing store operations.
• Burst read support. The R3051 family enables the system
designer to utilize page mode or nibble mode RAMs when
performing read operations to minimize the main memory
read penalty and increase the effective cache hit rates.
These techniques combine to allow the processor to achieve
over 43 VUPS integer performance, 13MFlops of Linpack
performance, and 70,000 dhrystones without the use of external
caches or zero wait-state memory devices.
The performance differences between the various family
members depends on the application software and the design
of the memory system. The impact of the various cache sizes,
and the hardware floating point, can be accurately modeled
using Cache-3051. Since the R3041, R3051, R3052, R3071,
and R3081 are all pin and software compatible, the system
designer has maximum freedom in trading between
performance and cost. A system can be designed, and later
the appropriate CPU inserted into the board, depending on the
desired system performance.
SELECTABLE FEATURES
The R3081 allows the system designer to configure certain
aspects of operation. Some of these options are established
when the device is reset, while others are enabled via the
Config registers:
• BigEndian vs. LittleEndian Byte Ordering. The part can
be configured to operate with either byte ordering. ACE/
ARC systems typically use Little Endian byte ordering.
However, various embedded applications, written originally
for a Big Endian processor such as the MC680x0, are
easier to port to a Big Endian system.
• Data Cache Refill of one or four words. The memory
system must be capable of performing four word refills of
instruction cache misses. The R3081 allows the system
designer to enable D-Cache refill of one or four words
dynamically. Thus, specialized algorithms can choose one
refill size, while the rest of the system can operate with the
other.
• Half-frequency bus mode. The processor can be
configured such that the external bus interface is at onehalf the frequency of the processor core. This simplifies
system design; however, the large on-chip caches mitigate
the performance impact of using a slower system bus clock.
• Slow bus turn-around. The R3081 allows the system
designer to space processor operations, so that more time
5.5
is allowed for transitions between memory and the processor
on the multiplexed address/data bus.
• Configurable cache. The R3081 allows the system
designer to use software to select either a 16kB Instruction
Cache/4kB Data Cache organization, or an 8kB Instruction/
8kB Data Cache organization.
• Cache Coherent Interface. The R3081 has an optional
hardware based cache coherency interface intended to
support multi-master systems such as those utilizing DMA
between memory and I/O.
• Optional 1x or 2x clock input. The R3081 can be driven
with an R3051 compatible 2x clock input, or a lower
frequency 1x clock input.
THERMAL CONSIDERATIONS
The R3081 utilizes special packaging techniques to improve
the thermal properties of high-speed processors. Thus, the
R3081 is packaged using cavity down packaging, with an
embedded thermal slug to improve thermal transfer to the
suurrounding air.
The R3081 utilizes the 84-pin MQUAD package (the "MJ"
package), which is an all aluminum package with the die
attached to a normal copper lead-frame mounted to the
aluminum casing. The MQUAD package allows for an efficient
thermal transfer between the die and the case due to the heat
spreading effect of the aluminum. The aluminum offers less
internal resistance from one end of the package to the other,
reducing the temperature gradient across the package and
therefore presenting a greater area for convection and
conduction to the PCB for a given temperature. Even nominal
amounts of airflow will dramatically reduce the junction
temperature of the die, resulting in cooler operation. The
MQUAD package is available at all frequencies, and is pin and
form compatible with the PLCC used for the R3051. Thus,
designers can inter-change R3081s and R3051s in a particular
design, without changing their PC Board.
The R3081 is guaranteed in a case temperature range of
0°C to +85°C. The type of package, speed (power) of the
device, and airflow conditions, affect the equivalent ambient
temperature conditions which will meet this specification.
The equivalent allowable ambient temperature, TA, can be
calculated using the thermal resistance from case to ambient
(ØCA) of the given package. The following equation relates
ambient and case temperatures:
TA = TC - P * ØCA
where P is the maximum power consumption at hot
temperature, calculated by using the maximum Icc specification
for the device.
Typical values for ØCA at various airflows are shown in
Table 1.
Note that the R3081 allows the operational frequency to be
turned down during idle periods to reduce power consumption.
This operation is described in the R3081 Hardware User's
Guide. Reducing the operation frequency dramatically reduces
power consumption.
7
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ØCA
Airflow (ft/min)
0
200
400
600
800
1000
"MJ" Package*
22
14
12
11
9
8
PLCC Package
29
26
21
18
16
15
2889 tbl 01
Table 1. Thermal Resistance (ØCA) at Various Airflows
(*estimated: final values tbd)
NOTES ON SYSTEM DESIGN
The R3081 has been designed to simplify the task of highspeed system design. Thus, set-up and hold-time requirements
have been kept to a minimum, allowing a wide variety of
system interface strategies.
To minimize these AC parameters, the R3081 employs
feedback from its SysClk output to the internal bus interface
unit. This allows the R3081 to reference input signals to the
reference clock seen by the external system. The SysClk
output is designed to provide relatively large AC drive to
5.5
minimize skew due to slow rise or fall times. A typical part will
have less than 2ns rise or fall (10% to 90% signal times) when
driving the test load.
Therefore, the system designer should use care when
designing for direct SysClk use. Total loading (due to devices
connected on the signal net and the routing of the net itself)
should be minimized to ensure the SysClk output has a
smooth and rapid transition. Long rise and/or fall times may
cause a degradation in the speed capability of an individual
device.
Similarly, the R3081 employs feedback on its ALE output to
ensure adequate address hold time to ALE. The system
designer should be careful when designing the ALE net to
minimize total loading and to minimize skew between ALE and
the A/D bus, which will ensure adequate address access latch
time.
IDT's field and factory applications groups can provide the
system designer with assistance for these and other design
issues.
8
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTION
PIN NAME
I/O
A/D(31:0)
I/O
DESCRIPTION
Address/Data: A 32-bit time multiplexed bus which indicates the desired address for a bus transaction
in one phase, and which is used to transmit data between the CPU and external memory resources during
the rest of the transfer.
Bus transactions on this bus are logically separated into two phases: during the first phase, information
about the transfer is presented to the memory system to be captured using the ALE output. This
information consists of:
Address(31:4):
BE(3:0):
The high-order address for the transfer is presented on A/D(31:4).
These strobes indicate which bytes of the 32-bit bus will be involved in
the transfer, and are presented on A/D(3:0).
During write cycles, the bus contains the data to be stored and is driven from the internal write buffer.
On read cycles, the bus receives the data from the external resource, in either a single data transaction
or in a burst of four words, and places it into the on-chip read buffer.
During cache coherency operations, the R3081 monitors the A/D bus at the start of a DMA write to capture
the write target address for potential data cache invalidates.
Addr(3:2)
O
Low Address (3:2) A 2-bit bus which indicates which word is currently expected by the processor.
Specifically, this two bit bus presents either the address bits for the single word to be transferred (writes
or single datum reads) or functions as a two bit counter starting at ‘00’ for burst read operations.
During cache coherency operations, the R3081 monitors the Addr bus at the start of a DMA write to
capture the write target address for potential data cache invalidates.
Diag(1)
O
Diagnostic Pin 1. This output indicates whether the current bus read transaction is due to an on-chip
cache miss, and also presents part of the miss address. The value output on this pin is time multiplexed:
Cached:
During the phase in which the A/D bus presents address information, this
pin is an active HIGH output which indicates whether the current read is
a result of a cache miss.
Miss Address (3):
During the remainder of the read operation, this output presents address
bit (3) of the address the processor was attempting to reference when the
cache miss occurred. Regardless of whether a cache miss is being
processed, this pin reports the transfer address during this time.
On write cycles, this output signals whether the data being written as retained in the on-chip data cache.
The value of this pin is time multiplexed during writes:
Diag(0)
O
Cached:
During the address phase of write transactions, this signal is an active
high output which indicates that the store data was retained in the on-chip
data cache.
Reserved:
The value of this pin during the data phase of writes is reserved.
Diagnostic Pin 0. This output distinguishes cache misses due to instruction references from those
due to data references, and presents the remaining bit of the miss address. The value output on this
pin is also time multiplexed:
I/D:
Miss Address (2):
If the “Cached” Pin indicates a cache miss, then a high on this pin at this
time indicates an instruction reference, and a low indicates a data
reference. If the read is not due to a cache miss but rather an uncached
reference, then this pin is undefined during this phase.
During the remainder of the read operation, this output presents
address bit (2) of the address the processor was attempting to
reference when the cache miss occurred. Regardless of whether a
cache miss is being processed, this pin reports the transfer address
during this time.
During write cycles, the value of this pin during both the address and data phases is reserved.
2889 tbl 02
5.5
9
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTION (Continued):
PIN NAME
ALE
I/O
I/O
DESCRIPTION
Address Latch Enable: Used to indicate that the A/D bus contains valid address information for the bus
transaction. This signal is used by external logic to capture the address for the transfer, typically using
transparent latches.
During cache coherency operations, the R3081 monitors ALE at the start of a DMA write, to capture the write
target address for potential data cache invalidates.
Rd
Wr
O
Read: An output which indicates that the current bus transaction is a read.
I/O
Write: An output which indicates that the current bus transaction is a write. During coherent DMA, this input
indicates that the current transfer is a write.
DataEn
O
External Data Enable: This signal indicates that the A/D bus is no longer being driven by the processor during
read cycles, and thus the external memory system may enable the drivers of the memory system onto this bus
without having a bus conflict occur. During write cycles, or when no bus transaction is occurring, this signal is
negated, thus disabling the external memory drivers
Burst/
WrNear
O
Burst Transfer/Write Near: On read transactions, the Burst signal indicates that the current bus read is
requesting a block of four contiguous words from memory. This signal is asserted only in read cycles due to
cache misses; it is asserted for all I-Cache miss read cycles, and for D-Cache miss read cycles if quad word refill
is currently selected.
On write transactions, the WrNear output tells the external memory system that the bus interface unit is
performing back-to-back write transactions to an address within the same 512 word page as the prior write
transaction. This signal is useful in memory systems which employ page mode or static column DRAMs, and
allows near writes to be retired quickly.
Ack
I
Acknowledge: An input which indicates to the device that the memory system has sufficiently processed the
bus transaction, and that the CPU may either terminate the write cycle or process the read data from this read
transfer.
During Coherent DMA, this input indicates that the current write transfer is completed, and that the internal
invalidation address counter should be incremented.
RdCEn
I
Read Buffer Clock Enable: An input which indicates to the device that the memory system has placed valid
data on the A/D bus, and that the processor may move the data into the on-chip Read Buffer.
SysClk
O
System Reference Clock: An output from the CPU which reflects the timing of the internal processor "Sys"
clock. This clock is used to control state transitions in the read buffer, write buffer, memory controller, and bus
interface unit. This clock will either be at the same frequency as the CPU execution rate clock, or at one-half
that frequency, as selected during reset.
BusReq
I
DMA Arbiter Bus Request: An input to the device which requests that the CPU tri-state its bus interface signals
so that they may be driven by an external master.
BusGnt
O
IvdReq
I
Invalidate Request. An input provided by an external DMA controller to request that the CPU invalidate the
Data Cache line corresponding to the current DMA write target address. This signal is the same pin as Diag(0)
CohReq
I
Coherent DMA Request. An input used by the external DMA controller to indicate that the requested DMA
operations could involve hardware cache coherency. This signal is the Rsvd(0) of the R3051.
I
Branch Condition Port: These external signals are internally connected to the CPU signals CpCond(3:0).
These signals can be used by the branch on co-processor condition instructions as input ports. There are two
types of Branch Condition inputs: the SBrCond inputs have special internal logic to synchronize the inputs, and
thus may be driven by asynchronous agents. The direct Branch Condition inputs must be driven synchronously.
Note that BrCond(1) is used by the internal FPA, and thus is not available on an external pin.
I
Bus Error: Input to the bus interface unit to terminate a bus transaction due to an external bus error. This signal
is only sampled during read and write operations. If the bus transaction is a read operation, then the CPU will
take a bus error exception.
SBrCond(3:2)
BrCond(0)
BusError
DMA Arbiter Bus Grant. An output from the CPU used to acknowledge that a BusReq has been detected, and
that the bus is relinquished to the external master.
2889 tbl 03
5.5
10
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
PIN DESCRIPTION (Continued):
PIN NAME
Int(5:3)
I/O
DESCRIPTION
Processor Interrupt: During normal operation, these signals are logically the same as the Int(5:0) SInt(2:0)
signals of the R3000. During processor reset, these signals perform mode initialization of the CPU, but in a
different (simpler) fashion than the interrupt signals of the R3000.
I
There are two types of interrupt inputs: the SInt inputs are internally synchronized by the processor, and may
be driven by an asynchronous external agent. The direct interrupt inputs are not internally synchronized, and
thus must be externally synchronized to the CPU. The direct interrupt inputs have one cycle lower latency than
the synchronized interrupts. Note that the interrupt used by the on-chip FPA will not be monitored externally.
ClkIn
I
Master Clock Input: This input clock can be provided at the execution frequency of the CPU (1x clock mode)
or at twice that frequency (2x clock mode), as selected at reset.
Reset
I
Master Processor Reset: This signal initializes the CPU. Mode selection is performed during the last cycle
of Reset.
Rsvd(4:1)
I/O
Reserved: These four signal pins are reserved for testing and for future revisions of this device. Users must not
connect these pins. Note that Rsvd(0) of the R3051 is now used for the CohReq input pin.
2889 tbl 04
ABSOLUTE MAXIMUM RATINGS(1, 3)
Symbol
Rating
VTERM Terminal Voltage
with Respect
to GND
TC
Operating Case
Temperature
TBIAS
Case Temperature
Under Bias
TSTG
Storage
Temperature
VIN
Input Voltage
AC TEST CONDITIONS—R3081
Commercial
Military
Unit
–0.5 to +7.0 –0.5 to +7.0 V
0 to +85
–55 to +125
°C
–55 to +125
–65 to +135
°C
Symbol
Min.
Max.
Unit
VIH
Input HIGH Voltage
3.0
—
V
VIL
Input LOW Voltage
—
0
V
VIHS
Input HIGH Voltage
3.5
—
V
VILS
Input LOW Voltage
—
0
V
2889 tbl 06
–55 to +125
–65 to +155
°C
–0.5 to +7.0
–0.5 to +7.0
V
AC TEST CONDITIONS—RV3081
Symbol
2889 tbl 05
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.
2. VIN minimum = –3.0V for pulse width less than 15ns.
VIN should not exceed VCC +0.5V.
3. Not more than one output should be shorted at a time. Duration of the short
should not exceed 30 seconds.
Temperature(Case)
–55°C to +125°C
GND
0V
VCC
5.0 ±10%
Commercial
0°C to +85°C
0V
5.0 ±5%
Commercial
0°C to +85°C
0V
3.3 ±5%
Parameter
Min.
Max.
Unit
VIH
Input HIGH Voltage
3.0
—
V
VIL
Input LOW Voltage
—
0
V
VIHS
Input HIGH Voltage
3.0
—
V
VILS
Input LOW Voltage
—
0
V
2889 tbl 06
OUTPUT LOADING FOR AC TESTING
+4mA
VREF
+1.5V
RECOMMENDED OPERATING
TEMPERATURE AND SUPPLY VOLTAGE
Grade
Military
Parameter
–
+
To Device
Under Test
CLD
–4mA
2889 drw 08
2889 tbl 07
Signal
CLD
SysClk
50 pf
All Others
25 pf
2889 tbl 08
5.5
11
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS RV3081
COMMERCIAL TEMPERATURE RANGE(1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
20MHz
25MHz
Symbol
Parameter
Test Conditions
Min.
Max.
Min.
Max.
Units
VOH
Output HIGH Voltage
VCC = Min., IOH = –4mA
2.4
—
2.4
—
V
VOL
Output LOW Voltage
VCC = Min., IOL = 4mA
—
0.4
—
0.4
V
VIH
Input HIGH Voltage(3)
—
2.0
—
2.0
—
V
VIL
Voltage(1)
—
—
0.8
—
0.8
V
Input LOW
VIHS
Input HIGH Voltage(2,3)
—
2.8
—
2.8
—
V
VILS
Input LOW
Voltage(1,2)
—
—
0.4
—
0.4
V
CIN
Input Capacitance(4,5)
—
—
10
—
10
pF
COUT
Output Capacitance(4,5)
—
—
10
—
10
pF
ICC
Operating Current
VCC = 3.3V, TA = 25°C
—
375
—
425
mA
IIH
Input HIGH Leakage
VIH = VCC
—
100
—
100
µA
IIL
Input LOW Leakage
VIL = GND
–100
—
–100
—
µA
IOZ
Output Tri-state Leakage
VOH = 2.4V, VOL = 0.5V
–100
100
–100
100
µA
NOTES:
1. VIL Min. = –3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
2. VIHS and VILS apply to CIkIn and Reset.
3. VIH should not be held above VCC + 0.5V.
4. Guaranteed by design.
5. ALE is 12pF for SysClk values CIN and COUT for all speeds.
2889 tbl 09
AC ELECTRICAL CHARACTERISTICS RV3081
COMMERCIAL TEMPERATURE RANGE (1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
20MHz
Symbol
Signals
t1
BusReq, Ack, BusError,
RdCEn, CohReq
t1a
A/D
t2
BusReq, Ack, BusError,
RdCEn, CohReq
t2a
A/D
t7
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
t9
ALE
t3
t4
t5
t6
t10
Description
25MHz
Min.
Max.
Min.
Max.
Unit
Set-up to SysClk rising
6
—
5
—
ns
Set-up to SysClk falling
7
—
6
—
ns
Hold from SysClk rising
4
—
4
—
ns
Hold from SysClk falling
2
—
2
—
ns
Tri-state from SysClk rising
—
10
—
10
ns
Driven from SysClk falling
—
10
—
10
ns
Asserted from SysClk rising
—
8
—
7
ns
—
8
—
7
ns
—
5
—
5
ns
—
4
—
4
ns
—
4
—
4
ns
ns
Negated from SysClk falling
Valid from SysClk rising
Asserted from SysClk rising
Negated from SysClk falling
negated(3)
A/D
Hold from ALE
2
—
2
—
Asserted from SysClk falling
—
15
—
15
ns
t12
DataEn
DataEn
Asserted from A/D tri-state(3)
0
—
0
—
ns
t14
A/D
ns
t15
Wr, Rd, DataEn, Burst/WrNear
t16
Addr(3:2)
t17
Diag
t11
Driven from SysClk rising(3)
Negated from SysClk falling
Valid from SysClk
Valid from SysClk
5.5
0
—
0
—
—
7
—
6
ns
—
6
—
6
ns
—
12
—
11
ns
12
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS RV3081 (cont.)
COMMERCIAL TEMPERATURE RANGE(1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
Symbol Signals
t18
A/D
20MHz
Min.
Max.
Description
Tri-state from SysClk falling
25MHz
Min.
Max.
Unit
—
10
—
10
ns
t19
A/D
SysClk falling to data valid
—
13
—
12
ns
t20
ClkIn (2x clock mode)
Pulse Width HIGH
10
—
8
—
ns
t21
ClkIn (2x clock mode)
Pulse Width LOW
10
—
8
—
ns
ns
t22
ClkIn (2x clock mode)
t37
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
ALESet-up to SysClk falling
ALEHold from SysClk falling
t38
A/DSet-up to ALE falling
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
t33
tsys/2
t34
t35
t36
t39
Clock Period
25
250
20
250
Pulse Width from Vcc valid
200
—
200
—
µs
Minimum Pulse Width
32
—
32
—
tsys
Set-up to SysClk falling
Mode set-up to Reset rising
Mode hold from Reset rising
Set-up to SysClk falling
Hold from SysClk falling
Set-up to SysClk falling
Hold from SysClk falling
6
—
5
—
ns
10
—
9
—
ns
0
—
0
—
ns
6
—
5
—
ns
3
—
3
—
ns
6
—
5
—
ns
3
—
3
—
ns
Pulse Width(5)
2*t22
2*t22
2*t22
2*t22
ns
Clock High Time(5)
t22-2
t22+2
t22-2
t22+2
ns
Clock LOW Time(5)
t22-2
t22+2
t22-2
t22+2
ns
Pulse
Width(5)4*t22
4*t22
4*t22
4*t22
4*t22
ns
Clock HIGH Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
Clock LOW Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
9
—
8
—
ns
2
—
2
—
ns
10
—
9
—
ns
ns
A/DHold from ALE falling
2
—
2
—
10
—
9
—
ns
3
—
3
—
ns
ns
t41
WrSet-up to SysClk rising
WrHold from SysClk rising
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
20
—
16
—
t43
ClkIn (1x clock mode)
Pulse Width LOW(6)
20
—
16
—
ns
t44
ClkIn (1x clock mode)
Clock Period(6)
50
50
40
50
ns
All outputs
Timing deration for loading
over CLD(3, 4)
—
1
—
1
ns/
25pF
t40
tderate
NOTES:
2889 tbl 11
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns.
5.5
13
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS RV3081
COMMERCIAL TEMPERATURE RANGE(1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
33MHz
40MHz
Symbol
Parameter
Test Conditions
Min.
Max.
Min.
Max.
Units
VOH
Output HIGH Voltage
VCC = Min., IOH = –4mA
2.4
—
2.4
—
V
VOL
Output LOW Voltage
VCC = Min., IOL = 4mA
—
0.4
—
0.4
V
VIH
Input HIGH Voltage(3)
—
2.0
—
2.0
—
V
VIL
Voltage(1)
—
—
0.8
—
0.8
V
Input LOW
VIHS
Input HIGH Voltage(2,3)
—
2.8
—
2.8
—
V
VILS
Input LOW
Voltage(1,2)
—
—
0.4
—
0.4
V
CIN
Input Capacitance(4,5)
—
—
10
—
10
pF
COUT
Output Capacitance(4,5)
—
—
10
—
10
pF
ICC
Operating Current
VCC = 3.3V, TA = 25°C
—
525
—
600
mA
IIH
Input HIGH Leakage
VIH = VCC
—
100
—
100
µA
IIL
Input LOW Leakage
VIL = GND
–100
—
–100
—
µA
IOZ
Output Tri-state Leakage
VOH = 2.4V, VOL = 0.5V
–100
100
–100
100
µA
NOTES:
1. VIL Min. = –3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
2. VIHS and VILS apply to CIkIn and Reset.
3. VIH should not be held above VCC + 0.5V.
4. Guaranteed by design.
5. ALE is 12pF for SysClk values CIN and COUT for all speeds.
2889 tbl 09
AC ELECTRICAL CHARACTERISTICS RV3081
COMMERCIAL TEMPERATURE RANGE (1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
33MHz
Symbol
t1
Signals
BusReq, Ack, BusError,
RdCEn, CohReq3
t1a
A/D
t2
BusReq, Ack, BusError,
RdCEn, CohReq
t2a
A/D
t7
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
t9
ALE
t3
t4
t5
t6
t10
Description
40MHz
Min.
Max.
Min.
Max.
Unit
Set-up to SysClk rising
4
—
3
—
ns
Set-up to SysClk falling
5
—
4.5
—
ns
Hold from SysClk rising
3
—
3
—
ns
Hold from SysClk falling
1
—
1
—
ns
Tri-state from SysClk rising
—
10
—
10
ns
Driven from SysClk falling
—
10
—
10
ns
Asserted from SysClk rising
—
6
—
5
ns
—
6
—
5
ns
—
4
—
3.5
ns
—
3
—
3
ns
—
3
—
3
ns
ns
Negated from SysClk falling
Valid from SysClk rising
Asserted from SysClk rising
Negated from SysClk falling
negated(3)
A/D
Hold from ALE
1.5
—
1.5
—
Asserted from SysClk falling
—
13
—
12
ns
t12
DataEn
DataEn
Asserted from A/D tri-state(3)
0
—
0
—
ns
t14
A/D
ns
t15
Wr, Rd, DataEn, Burst/WrNear
t16
Addr(3:2)
t17
Diag
t11
Driven from SysClk rising(3)
Negated from SysClk falling
Valid from SysClk
Valid from SysClk
5.5
0
—
0
—
—
5
—
4
ns
—
5
—
4.5
ns
—
10
—
9
ns
14
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS RV3081 (cont.)
COMMERCIAL TEMPERATURE RANGE(1, 2)— (TC = 0°C to +85°C, VCC = +3.3V ±5%)
Symbol Signals
t18
A/D
Description
Min.
Tri-state from SysClk falling
33MHz
Max.
—
9
40MHz
Min.
Max.
Unit
—
8
ns
t19
A/D
SysClk falling to data valid
—
11
—
10
ns
t20
ClkIn (2x clock mode)
Pulse Width HIGH
6.5
—
5.6
—
ns
t21
ClkIn (2x clock mode)
Pulse Width LOW
6.5
—
5.6
—
ns
ns
t22
ClkIn (2x clock mode)
Clock Period
15
250
12.5
250
Pulse Width from Vcc valid
200
—
200
—
µs
Minimum Pulse Width
32
—
32
—
tsys
Set-up to SysClk falling
4
—
3
—
ns
8
—
7
—
ns
0
—
0
—
ns
4
—
3
—
ns
2
—
2
—
ns
4
—
3
—
ns
t37
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
ALESet-up to SysClk falling
ALEHold from SysClk falling
t38
A/DSet-up to ALE falling
8
—
8
—
ns
A/DHold from ALE falling
1
—
1
—
ns
8
—
7
—
ns
3
—
3
—
ns
ns
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
t33
tsys/2
t34
t35
t36
t39
Mode set-up to Reset rising
Mode hold from Reset rising
Set-up to SysClk falling
Hold from SysClk falling
Set-up to SysClk falling
Hold from SysClk falling
2
—
2
—
ns
Pulse Width(5)
2*t22
2*t22
2*t22
2*t22
ns
Clock High Time(5)
t22-1
t22+1
t22-1
t22+1
ns
Clock LOW Time(5)
t22-1
t22+1
t22-1
t22+1
ns
Pulse
Width(5) 4*t22
4*t22
4*t22
4*t22
4*t22
ns
Clock HIGH Time(5)
2*t22-1
2*t22+1
2*t22-1
2*t22+1
ns
Clock LOW Time(5)
2*t22-1
2*t22+1
2*t22-1
2*t22+1
ns
7
—
6
—
ns
1
—
1
—
ns
t41
WrSet-up to SysClk rising
WrHold from SysClk rising
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
13
—
11(6)
—
t43
ClkIn (1x clock mode)
Pulse Width
LOW(6)
13
—
11(6)
—
ns
t44
ClkIn (1x clock mode)
Clock Period(6)
30
50
25
50
ns
All outputs
Timing deration for loading
over CLD(3, 4)
—
1
—
1
ns/
25pF
t40
tderate
NOTES:
2889 tbl 11
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns
.
5.5
15
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS R3081
COMMERCIAL TEMPERATURE RANGE — (TC = 0°C to +85°C, VCC = +5.0V ±5%)
20MHz
Test Conditions
Min.
25MHz
Symbol
Parameter
Max. Min. Max.
VOH
Output HIGH Voltage
VCC = Min., IOH = –4mA
3.5
—
3.5
VOL
Output LOW Voltage
VCC = Min., IOL = 4mA
—
0.4
VIH
Input HIGH Voltage(3)
—
2.0
VIL
Input LOW
Voltage(1)
—
VIHS
Input HIGH Voltage(2,3)
VILS
33.33MHz
40MHz
50MHZ
Min. Max.
Min. Max.
Min. Max. Units
—
3.5
—
3.5
—
3.5
—
V
—
0.4
—
0.4
—
0.4
—
0.4
V
—
2.0
—
2.0
—
2.0
—
2.0
—
V
—
0.8
—
0.8
—
0.8
—
0.8
—
0.8
V
—
3.0
—
3.0
—
3.0
—
3.0
—
3.0
—
V
Input LOW Voltage(1,2)
—
—
0.4
—
0.4
—
0.4
—
0.4
—
0.4
V
CIN
Input Capacitance(4)
—
—
10
—
10
—
10
—
10
—
10
pF
COUT
Output Capacitance(4)
—
—
10
—
10
—
10
—
10
—
10
pF
ICC
Operating Current
VCC = 5V, TA = 25°C
—
475
—
525
—
625
—
700
—
825
mA
IIH
Input HIGH Leakage
VIH = VCC
—
100
—
100
—
100
—
100
—
100
µA
IIL
Input LOW Leakage
VIL = GND
–100
—
–100
—
–100
—
–100
—
–100
—
µA
IOZ
Output Tri-state Leakage VOH = 2.4V, VOL = 0.5V –100
100
–100
100
–100
100
100 –100
NOTES:
1. VIL Min. = –3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
2. VIHS and VILS apply to CIkIn and Reset.
3. VIH should not be held above VCC + 0.5V.
4. Guaranteed by design.
5.5
–100 100
µA
2889 tbl 09
16
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081
COMMERCIAL TEMPERATURE RANGE (1, 2) (20, 25MHz)—(TC = 0°C to +85°C, VCC = +5.0V ±5%)
20MHz
Symbol
Signals
25MHz
Min.
Max.
Min.
Max.
Unit
6
—
5
—
ns
7
—
6
—
ns
4
—
4
—
ns
t9
ALE
Set-up to SysClk rising
RdCEn, CohReq
Set-up to SysClk falling
Hold from SysClk rising
RdCEn, CohReq
Hold from SysClk falling
Tri-state from SysClk rising
Burst/WrNear, Rd, DataEn
Driven from SysClk falling
Burst/WrNear, Rd, DataEn
Asserted from SysClk rising
Negated from SysClk falling
Valid from SysClk rising
Asserted from SysClk rising
Negated from SysClk falling
—
4
—
4
ns
t10
A/D
Hold from ALE negated
2
—
2
—
ns
Asserted from SysClk falling
—
15
—
15
ns
t12
DataEn
DataEn
0
—
0
—
ns
t14
A/D
0
—
0
—
ns
t15
Wr, Rd, DataEn, Burst/WrNear
—
7
—
6
ns
t16
Addr(3:2)
t17
Diag
t18
A/D
t1
BusReq, Ack, BusError,
Description
t1a
A/D
t2
BusReq, Ack, BusError,
t2a
A/D
t3
A/D, Addr, Diag, ALE, Wr
t4
A/D, Addr, Diag, ALE, Wr
t7
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
t5
t6
t11
Asserted from A/D
tri-state(3)
Driven from SysClk rising(3)
Negated from SysClk falling
Valid from SysClk
2
—
2
—
ns
—
10
—
10
ns
—
10
—
10
ns
—
8
—
7
ns
—
8
—
7
ns
—
5
—
5
ns
—
4
—
4
ns
—
6
—
6
ns
—
12
—
11
ns
Tri-state from SysClk falling
—
10
—
10
ns
Valid from SysClk
t19
A/D
SysClk falling to data valid
—
13
—
12
ns
t20
ClkIn (2x clock mode)
Pulse Width HIGH
10
—
8
—
ns
t21
ClkIn (2x clock mode)
Pulse Width LOW
10
—
8
—
ns
ns
t22
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
ClkIn (2x clock mode)
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
Clock Period
25
250
20
250
Pulse Width from VCC valid
200
—
200
—
µs
Minimum Pulse Width
32
—
32
—
tsys
Set-up to SysClk falling
Mode set-up to Reset rising
Mode hold from Reset rising
Set-up to SysClk falling
Hold from SysClk falling
Set-up to SysClk falling
Hold from SysClk falling
6
—
5
—
ns
10
—
9
—
ns
0
—
0
—
ns
6
—
5
—
ns
3
—
3
—
ns
6
—
5
—
ns
3
—
3
—
ns
Pulse Width(5)
2*t22
2*t22
2*t22
2*t22
ns
Clock HIGH Time(5)
t22-2
t22+2
t22-2
t22+2
ns
2889 tbl 10
NOTES:
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns, 3ns for 40MHz and 50MHz.
7. When using the Reduced Frequency feature, the minimum allowed internal CPU speed is 0.5 MHz.
5.5
17
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081 (cont.)
COMMERCIAL TEMPERATURE RANGE(1, 2) (20, 25MHz)— (TC = 0°C to +85°C, VCC = +5.0V ±5%)
20MHz
Symbol
Signals
Description
25MHz
Min.
Max.
Min.
Max.
Unit
t35
SysClk (full frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
t36
ALE
t37
ALE
Hold from SysClk falling
2
t38
A/D
Set-up to ALE falling
10
—
9
—
ns
t39
A/D
Hold from ALE falling
2
—
2
—
ns
Set-up to SysClk rising
10
—
9
—
ns
t41
Wr
Wr
Hold from SysClk rising
3
—
3
—
ns
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
20
—
16
—
ns
t43
ClkIn (1x clock mode)
Pulse Width LOW(6)
20
—
16
—
ns
ClkIn (1x clock mode)
Clock
Period(6)
50
50
40
50
ns
All outputs
Timing deration for loading
over CLD(3, 4)
—
1
—
1
ns/
25pF
t33
tsys/2
t34
t40
t44
tderate
Clock LOW
Time(5)
t22-2
t22+2
t22-2
t22+2
ns
4*t22
4*t22
4*t22
4*t22
ns
Clock HIGH Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
9
—
8
—
ns
—
2
—
ns
Pulse Width
Clock LOW
(5)
Set-up to SysClk falling
NOTES:
2889 tbl 11
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns, 3ns for 40MHz and 50MHz.
7. When using the Reduced Frequency feature, the minimum allowed internal CPU speed is 0.5 MHz.
AC ELECTRICAL CHARACTERISTICS R3081
COMMERCIAL TEMPERATURE RANGE (1, 2) (33, 40MHz)— (TC = 0°C to +85°C, VCC = +5.0V ±5%)
33MHz
Symbol
Signals
t1
BusReq, Ack, BusError,
RdCEn, CohReq
t1a
A/D
t2
BusReq, Ack, BusError,
RdCEn, CohReq
t2a
A/D
t3
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
Description
40MHz
Min.
Max.
Min.
Max.
Unit
Set-up to SysClk rising
4
—
3
—
ns
Set-up to SysClk falling
5
—
4.5
—
ns
3
—
3
—
ns
Hold from SysClk rising
Hold from SysClk falling
1
—
1
—
ns
Tri-state from SysClk rising
—
10
—
10
ns
Driven from SysClk falling
—
10
—
10
ns
Asserted from SysClk rising
—
6
—
5
ns
—
6
—
5
ns
—
4
—
3.5
ns
ns
t7
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
—
3
—
3
t9
ALE
Negated from SysClk falling
—
3
—
3
ns
t10
A/D
Hold from ALE negated
1.5
—
1.5
—
ns
DataEn
DataEn
Asserted from SysClk falling
—
13
—
12
ns
t12
Asserted from A/D tri-state(3)
0
—
0
—
ns
t14
A/D
0
—
0
—
ns
t15
Wr, Rd, DataEn, Burst/WrNear
Driven from SysClk rising(3)
—
5
—
4
ns
t4
t5
t6
t11
Negated from SysClk falling
Valid from SysClk rising
Asserted from SysClk rising
Negated from SysClk falling
2889 tbl 11
5.5
18
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081 (cont.)
COMERCIAL TEMPERATURE RANGE (1, 2) (33, 40MHz)— (TC = 0°C to +85°C, VCC = +5.0V ±5%)
33MHz
Symbol
Signals
Min.
Max.
Min.
Max.
Unit
—
5
—
4.5
ns
—
10
—
9
ns
—
9
—
8
ns
SysClk falling to data valid
—
11
—
10
ns
ClkIn (2x clock mode)
Pulse Width HIGH
6.5
—
5.6
—
ns
ClkIn (2x clock mode)
Pulse Width LOW
6.5
—
5.6
—
ns
ClkIn (2x clock mode)
Clock Period
15
250
12.5
250
ns
Pulse Width from VCC valid
200
—
200
—
µs
Minimum Pulse Width
32
—
32
—
tsys
Set-up to SysClk falling
4
—
3
8
—
7
—
ns
Mode hold from Reset rising
0
—
0
—
ns
Set-up to SysClk falling
4
—
3
—
ns
2
—
2
—
ns
Set-up to SysClk falling
4
—
3
—
ns
2
—
2
—
ns
t16
Addr(3:2)
t17
Diag
t18
A/D
t19
A/D
t20
t21
t22
Description
40MHz
Valid from SysClk
Valid from SysClk
Tri-state from SysClk falling
t35
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
t36
ALE
7
—
6
—
t37
ALE
Hold from SysClk falling
1
—
1
—
ns
t38
A/D
Set-up to ALE falling
8
—
8
—
ns
ns
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
t33
tsys/2
t34
t39
Mode set-up to Reset rising
Hold from SysClk falling
Hold from SysClk falling
ns
Width(5)
2*t22
2*t22
2*t22
2*t22
ns
Clock HIGH Time(5)
t22-1
t22+1
t22-1
t22+1
ns
Clock LOW Time(5)
t22-1
t22+1
t22-1
t22+1
ns
Pulse
Width(5)
4*t22
4*t22
4*t22
4*t22
ns
Clock HIGH Time(5)
2*t22-1
2*t22+1
2*t22-1
2*t22+1
ns
Clock LOW Time(5)
2*t22-1
2*t22+1
2*t22-1
2*t22+1
ns
ns
Pulse
Set-up to SysClk falling
A/D
Hold from ALE falling
1
—
1
—
Set-up to SysClk rising
8
—
7
—
ns
t41
Wr
Wr
Hold from SysClk rising
3
—
3
—
ns
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
13
—
11(6)
—
ns
t43
ClkIn (1x clock mode)
Pulse Width
LOW(6)
13
—
11(6)
—
ns
t44
ClkIn (1x clock mode)
Clock Period(6)
30
50
25
50
ns
All outputs
Timing deration for loading over CLD(3, 4)
—
1
—
1
ns/
25pF
t40
tderate
NOTES:
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2889 tbl 11
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns, 3ns for 40 and 50MHz.
7. When using the Reduced Frequency feature, the minimum allowed internal CPU speed is 0.5 MHz.
5.5
19
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081
COMMERCIAL TEMPERATURE RANGE (1, 2) (50MHz)— (TC = 0°C to +85°C, VCC = +5.0V ±5%)
50MHz
Symbol
Signals
t1
BusReq, Ack, BusError,
t1a
A/D
t2
BusReq, Ack, BusError,
t2a
A/D
t3
A/D, Addr, Diag, ALE, Wr
t4
A/D, Addr, Diag, ALE, Wr
Description
Set-up to SysClk rising
RdCEn, CohReq
Set-up to SysClk falling
Min.
Max.
Unit
5
—
ns
6
—
ns
Hold from SysClk rising
RdCEn, CohReq
4
—
ns
2
—
ns
Tri-state from SysClk rising
Burst/WrNear, Rd, DataEn
—
10
ns
—
10
ns
—
7
ns
—
7
ns
—
5
ns
—
4
ns
—
4
ns
ns
Hold from SysClk falling
t7
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
t9
ALE
Driven from SysClk falling
Burst/WrNear, Rd, DataEn
Asserted from SysClk rising
Negated from SysClk falling
Valid from SysClk rising
Asserted from SysClk rising
Negated from SysClk falling
t10
A/D
Hold from ALE negated
1.5
—
DataEn
DataEn
Asserted from SysClk falling
—
15
ns
t12
Asserted from A/D tri-state(3)
0
—
ns
t14
A/D
0
—
ns
t15
Wr, Rd, DataEn, Burst/WrNear
Driven from SysClk rising(3)
—
6
ns
t16
Addr(3:2)
Valid from SysClk
—
6
ns
t17
Diag
Valid from SysClk
—
11
ns
t18
A/D
—
10
ns
t19
A/D
SysClk falling to data valid
—
12
ns
t20
ClkIn (2x clock mode)
Pulse Width HIGH
N/A (8)
ns
N/A (8)
ns
t5
t6
t11
Negated from SysClk falling
Tri-state from SysClk falling
t21
ClkIn (2x clock mode)
Pulse Width LOW
t22
ClkIn (2x clock mode)
Clock Period
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (full frequency mode)
N/A (7, 8)
ns
200
—
µs
Minimum Pulse Width
32
—
tsys
Set-up to SysClk falling
5
Pulse Width from VCC valid
ns
Mode set-up to Reset rising
9
0
—
ns
Set-up to SysClk falling
5
—
ns
3
—
ns
Set-up to SysClk falling
5
—
ns
3
—
ns
Pulse Width(5)
N/A (8)
N/A (8)
ns
Clock HIGH Time(5)
N/A (8)
N/A (8)
ns
Mode hold from Reset rising
Hold from SysClk falling
Hold from SysClk falling
—
ns
t33
Clock LOW Time(5)
N/A (8)
N/A (8)
ns
2889 tbl 11
NOTES:
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns, 3ns for 40MHz and 50MHz.
7. When using the Reduced Frequency feature, the minimum allowed internal CPU speed is 0.5 MHz.
8. For the 50MHz version, 1x Clock Mode and half-frequency bus mode only.
5.5
20
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081 (cont.)
COMERCIAL TEMPERATURE RANGE (1, 2) (50MHz)— (TC = 0°C to +85°C, VCC = +5.0V ±5%)
50MHz
Symbol
Signals
Description
Min.
Max.
Unit
2*t44
2*t44
ns
t44-1
t44+1
ns
t44-1
t44+1
ns
8
—
ns
2
—
ns
t35
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
t36
ALE
t37
ALE
Hold from SysClk falling
t38
A/D
Set-up to ALE falling
9
—
ns
t39
A/D
Hold from ALE falling
2
—
ns
Set-up to SysClk rising
9
—
ns
t41
Wr
Wr
3
—
ns
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
16(6)
—
ns
t43
ClkIn (1x clock mode)
Pulse Width LOW(6)
16(6)
—
ns
ClkIn (1x clock mode)
Clock
Period(6)
40
50
ns
All outputs
Timing deration for loading over CLD(3, 4)
—
1
ns/
25pF
tsys/2
t34
t40
t44
tderate
Width(5)
Clock HIGH Time(5)
Time(5)
Pulse
Clock LOW
Set-up to SysClk falling
Hold from SysClk rising
NOTES:
1. All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
2. The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
3. Guaranteed by design.
4. This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns, 3ns for 40MHz and 50MHz.
7. When using the Reduced Frequency feature, the minimum allowed internal CPU speed is 0.5 MHz.
8. For the 50MHz version, 1x Clock Mode and half-frequencybus mode only.
5.5
21
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
DC ELECTRICAL CHARACTERISTICS R3081
MILITARY TEMPERATURE RANGE— (TC(5) = -55°C to +125°C, VCC = +5.0V ±10%)
20MHz
25MHz
Symbol
Parameter
Test Conditions
Min.
Max.
Min.
Max.
Units
VOH
Output HIGH Voltage
VCC = Min., IOH = –4mA
2.4
—
2.4
—
V
VOL
Output LOW Voltage
VCC = Min., IOL = 4mA
—
0.4
—
0.4
V
VIH
Input HIGH
Voltage(3)
—
2.0
—
2.0
—
V
VIL
Input LOW Voltage(1)
—
—
0.8
—
0.8
V
VIHS
Input HIGH
Voltage(2,3)
—
2.8
—
2.8
—
V
VILS
Input LOW Voltage(1,2)
—
—
0.4
—
0.4
V
CIN
Input Capacitance(4)
—
—
12
—
12
pF
—
—
12
—
12
pF
COUT
Output
Capacitance(4)
ICC
Operating Current
VCC = 5.0V, TA = 25°C
—
550
—
650
mA
IIH
Input HIGH Leakage
VIH = VCC
—
100
—
100
µA
IIL
Input LOW Leakage
VIL = GND
–100
—
–100
—
µA
IOZ
Output Tri-state Leakage
VOH = 2.4V, VOL = 0.5V
–100
100
–100
100
µA
NOTES:
1. VIL Min. = –3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
2. VIHS and VILS apply to CIkIn and Reset.
3. VIH should not be held above VCC + 0.5V.
4. Guaranteed by design.
5. Case Temperatures are "instant on."
2889 tbl 09
AC ELECTRICAL CHARACTERISTICS R3081
MILITARY TEMPERATURE RANGE (1, 2)— (TC(7) = -55°C to +125°C, VCC = +5.0V ±10%)
20MHz
Symbol
t1
Signals
BusReq, Ack, BusError,
RdCEn, CohReq
t1a
A/D
t2
BusReq, Ack, BusError,
RdCEn, CohReq
t2a
A/D
t3
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
t7
A/D, Addr, Diag, ALE, Wr
Burst/WrNear, Rd, DataEn
BusGnt
BusGnt
Wr, Rd, Burst/WrNear, A/D
t8
ALE
t4
t5
t6
Description
25MHz
Min.
Max.
Min.
Max.
Unit
Set-up to SysClk rising
6
—
5
—
ns
Set-up to SysClk falling
7
—
6
—
ns
4
—
4
—
ns
Hold from SysClk rising
Hold from SysClk falling
2
—
2
—
ns
Tri-state from SysClk rising
—
10
—
10
ns
Driven from SysClk falling
—
10
—
10
ns
Asserted from SysClk rising
—
8
—
7
ns
—
8
—
7
ns
Valid from SysClk rising
—
5
—
5
ns
Asserted from SysClk rising
—
4.5
—
4.5
ns
Negated from SysClk falling
t9
ALE
Negated from SysClk falling
—
4
—
4
ns
t10
A/D
Hold from ALE negated(3)
1.5
—
1.5
—
ns
Asserted from SysClk falling
—
15
—
15
ns
t12
DataEn
DataEn
0
—
0
—
ns
t14
A/D
0
—
0
—
ns
t15
Wr, Rd, DataEn, Burst/WrNear
—
7
—
6
ns
t16
Addr(3:2)
—
6
—
6
ns
t17
Diag
—
12
—
11
ns
t11
Asserted from A/D
tri-state(3)
Driven from SysClk rising(3)
Negated from SysClk falling
Valid from SysClk
Valid from SysClk
5.5
22
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
AC ELECTRICAL CHARACTERISTICS R3081 (cont.)
MILITARY TEMPERATURE RANGE(1, 2)— (TC(7) = -55°C to +125°C, VCC = +5.0V ±10%)
20MHz
Symbol
Signals
Description
Tri-state from SysClk falling
25MHz
Min.
Max.
Min.
Max.
—
10
—
10
Unit
ns
t18
A/D
t19
A/D
SysClk falling to data valid
—
13
—
12
ns
t20
ClkIn (2x clock mode)
Pulse Width HIGH
10
—
8
—
ns
t21
ClkIn (2x clock mode)
Pulse Width LOW
10
—
8
—
ns
t22
ClkIn (2x clock mode)
Clock Period
25
250
20
250
ns
Pulse Width from Vcc valid
200
—
200
—
µs
Minimum Pulse Width
32
—
32
—
tsys
Set-up to SysClk falling
6
—
5
—
ns
Mode set-up to Reset rising
10
—
9
—
ns
0
—
0
—
ns
Set-up to SysClk falling
6
—
5
—
ns
Hold from SysClk falling
3.5
—
3
—
ns
6
—
5
—
ns
Hold from SysClk falling
3.5
—
3
—
ns
t35
Reset
Reset
Reset
Int
Int
SInt, SBrCond
SInt, SBrCond
Int, BrCond
Int, BrCond
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (full frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
SysClk (half frequency mode)
t36
ALE
t37
ALE
Hold from SysClk falling
2
—
2
—
ns
t38
A/D
Set-up to ALE falling
10
—
9
—
ns
t39
A/D
Hold from ALE falling
2
—
2
—
ns
Set-up to SysClk rising
10
—
9
—
ns
t41
Wr
Wr
Hold from SysClk rising
3
—
3
—
ns
t42
ClkIn (1x clock mode)
Pulse Width HIGH(6)
20
—
16
—
ns
t43
ClkIn (1x clock mode)
Pulse Width LOW(6)
20
—
16
—
ns
ClkIn (1x clock mode)
Clock
Period(6)
50
50
40
50
ns
All outputs
Timing deration for loading
over CLD(3, 4)
—
1
—
1
ns/
25pF
t23
t24
t25
t26
t27
t28
t29
t30
t31
tsys
t32
t33
tsys/2
t34
t40
t44
tderate
Mode hold from Reset rising
Set-up to SysClk falling
Pulse Width(5)
2*t22
2*t22
2*t22
2*t22
ns
Clock High Time(5)
t22-2
t22+2
t22-2
t22+2
ns
Clock LOW
Time(5)
t22-2
t22+2
t22-2
t22+2
ns
4*t22
4*t22
4*t22
4*t22
ns
Clock HIGH Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
Time(5)
2*t22-2
2*t22+2
2*t22-2
2*t22+2
ns
9
—
8
—
ns
Pulse Width(5)
Clock LOW
Set-up to SysClk falling
NOTES:
2889 tbl 11
1.
2.
3.
4.
All timings referenced to 1.5V. All timings measured with respect to a 2.5ns rise and fall time.
The AC values listed here reference timing diagrams contained in the R3081 Family Hardware User's Manual.
Guaranteed by design.
This parameter is used to derate the AC timings according to the loading of the system. This parameter provides a deration for loads over the specified
test condition; that is, the deration factor is applied for each 25pF over the specified test load condition.
5. In 1x clock mode, t22 is replaced by t44/2.
6. In 1x clock mode, the design guarantees that the input clock rise and fall times can be as long as 5ns.
7. Case Temperatures are "instant on."
5.5
23
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Vss
A/D(15)
A/D(16)
A/D(17)
A/D(18)
A/D(19)
A/D(20)
Vss
84
Vcc
A/D(22)
1
A/D(21)
A/D(23)
A/D(24)
A/D(25)
A/D(26)
Vcc
Vss
A/D(27)
A/D(28)
A/D(29)
A/D(30)
A/D(31)
PIN CONFIGURATIONS
75
Vss
12
Vcc
Vcc
ClkIn
A/D(14)
Rsvd(4)
A/D(13)
Rsvd(3)
A/D(12)
Rsvd(2)
A/D(11)
Rsvd(1)
A/D(10)
CohReq
Int(5)
A/D(9)
Vcc
84-Pin MQUAD/PLCC
Vss
Vss
Top View
Vcc
A/D(8)
Int(4)
A/D(7)
Int(3)
SInt(2)
A/D(6)
A/D(5)
SInt(1)
SInt(0)
A/D(4)
A/D(3)
SBrCond(3)
Vss
SBrCond(2)
Vcc
NC
A/D(2)
Vss
A/D(1)
Vcc
54
A/D(0)
Burst/WrNear
Addr(3)
Addr(2)
Vcc
Vss
Diag(1)
IvdReq
Diag(0)/
ALE
Wr
Rd
DataEn
Vcc
Vss
SysClk
Reset
BusGnt
BusError
Ack
BusReq
RdCEn
BrCond(0)
33
2889 drw 08
NOTE:
Reserved Pins must not be connected.
5.5
24
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Vss
A/D(15)
A/D(16)
A/D(17)
A/D(18)
A/D(19)
A/D(20)
Vss
Vcc
A/D(21)
A/D(22)
A/D(23)
A/D(24)
A/D(25)
A/D(26)
Vcc
Vss
A/D(27)
A/D(28)
A/D(29)
A/D(30)
A/D(31)
PIN CONFIGURATIONS
1
84
21
22
Vcc
75
Vss
Vcc
ClkIn
A/D(14)
Rsvd(4)
A/D(13)
Rsvd(3)
A/D(12)
Rsvd(2)
A/D(11)
Rsvd(1)
A/D(10)
CohReq
Int(5)
A/D(9)
Vcc
84-Pin FD
Vss
Vss
Top View
Vcc
A/D(8)
Int(4)
A/D(7)
Int(3)
SInt(2)
A/D(6)
A/D(5)
SInt(1)
SInt(0)
A/D(4)
A/D(3)
SBrCond(3)
Vss
SBrCond(2)
Vcc
NC
A/D(2)
Vss
A/D(1)
Addr(3)
Addr(2)
Vcc
Vss
Diag(1)
IvdReq
Diag(0)/
ALE
Wr
Rd
DataEn
Vcc
Vss
Reset
BusGnt
SysClk
BusError
Ack
BusReq
RdCEn
A/D(0)
Burst/WrNear
64
63
42
43
BrCond(0)
Vcc
NOTE:
Reserved Pins must not be connected.
5.5
25
MILITARY AND COMMERCIAL TEMPERATURE RANGES
NC
VSS
A/D(15)
A/D(16)
A/D(17)
A/D(18)
A/D(19)
A/D(20)
VSS
VCC
A/D(21)
A/D(22)
A/D(23)
A/D(24)
A/D(25)
A/D(26)
VCC
VSS
A/D(27)
A/D(28)
A/D(29)
A/D(30)
A/D(31)
VSS
VCC
IDT79R3081 RISController
5.5
BrCond(0)
VCC
VSS
SysClk
BusGnt
Reset
BusError
Ack
RdCEn
BusReq
VCC
VSS
Rd
Wr
DataEn
Burst/WrNear
Addr(3)
Addr(2)
VCC
VSS
Diag(1)
DIAG0/IvdReq
ALE
25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
100
26
99
27
98
28
97
29
96
30
95
31
94
32
93
33
92
34
91
35
36
90
89
37
RV3081 Y
88
38
100-Pin
39
87
TQFP
40
86
(Cavity Up)
Top View
41
85
42
84
43
83
44
82
45
81
46
80
47
79
48
78
49
77
50
76
51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
VCC
VSS
NC
NC
VSS
VCC
A/D(14)
A/D(13)
A/D(12)
A/D(11)
A/D(10)
A/D(9)
VCC
VSS
A/D(8)
A/D(7)
A/D(6)
A/D(5)
A/D(4)
A/D(3)
VSS
VCC
A/D(2)
A/D(1)
A/D(0)
NC
NC
NC
NC
VSS
VCC
ClkIn
RSVD(4)
RSVD(3)
RSVD(2)
RSVD(1)
CohReQ
Int(5)
VSS
VCC
Int(4)
Int(3)
SInt(2)
SInt(1)
SInt(0)
SBrCond(3)
SBrCond(2)
NC
VSS
VCC
VSS
VCC
2905 drw 06
26
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
t44
t43
ClkIn
t42
t33
SysClk
t32
tsys
2889 drw 12
Figure 8 (a). R3081 Clocking (1x clock input mode, full frequency bus)
t44
t43
ClkIn
t42
SysClk
t35
t34
tsys/2
2889 drw 13
Figure 8 (b). R3081Clocking (1x clock input mode, half-frequency bus)
t22
ClkIn
t21
t20
SysClk
t34
t35
tsys/2
2889 drw 14
Figure 8 (c). R3081 Clocking (2x clock input mode, half-frequency bus)
t22
ClkIn
SysClk
t21
t20
t33
t32
tSYS
2889 drw 15
Figure 8 (d). R3081 Clocking (2x clock input mode, full-frequency bus)
5.5
27
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
Vcc
ClkIn
t23
Reset
2889 drw 16
Figure 9. Power-On Reset Sequence
ClkIn
Reset
t24
2889 drw 17
Figure 10. Warm Reset Sequence
SysClk
Reset
t25
Int(n)
t26
t27
2889 drw 18
Figure 11. Mode Selection and Negation of Reset
5.5
28
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
t7
t15
Rd
t14
t18
A/D(31:0)
t16
t14
t1a
Addr
BE
Data Input
t2a
t10
Word Address
Addr(3:2)
t8
ALE
t9
t12
DataEn
t15
t11
t7
Burst
t1
RdCEn
t2
Ack
t17
t17
Diag(1)
Cached?
Miss Address(3)
Diag(0)
I/D
Miss Address(2)
Start
Read
Turn
Bus
Ack?
Ack?
Ack/
RdCen
Sample
Data
End
Read
2889 drw 19
Figure 12. Single Datum Read in R3081
5.5
29
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
t7
t15
Rd
t14
t18
t1a
Addr
BE
A/D(31:0)
t16
t1a
Word 0
Word 1
t2a
t10
t16
t9
t8
Word 3
t2a
'01'
t2a
'10'
t16
t14
t1a
Word 2
t2a
'00'
Addr(3:2)
t1a
'11'
t16
ALE
t12
DataEn
t15
t11
t7
Burst
t1
t1
t1
RdCEn
t2
t1
t2
t2
t2
Ack
t17
t17
Diag(1)
Diag(0)
Start
Read
Cached?
Miss Address(3)
I/D
Miss Address(2)
Turn
Bus
Ack/
RdCen
Sample RdCEn
Data
Sample RdCEn Sample
Data
Data
RdCEn Sample
New
Data Transaction
2889 drw 20
Figure 13. R3081 Burst Read
5.5
30
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
Rd
t1a
A/D(31:0)
t1a
Word 0
Word 1
t2a
Addr(3:2)
t2a
'00'
'01'
'10'
t16
t16
ALE
DataEn
Burst
t1
t1
t1
RdCEn
t2
t2
t2
Ack
RdCEn
Sample
Data
RdCEn
Sample
Data
RdCEn
Sample
Data
2889 drw 21
Figure 14 (a). Start of Throttled Quad Read
SysClk
t15
Rd
t1a
Word 2
A/D(31:0)
Word 3
t2a
t2a
'01'
Addr(3:2)
t14
t1a
'11'
t16
ALE
t15
DataEn
Burst
t1
t1
RdCEn
Ack
t2
t2
t1
t1
t2
t2
Ack
RdCEn
Sample
Data
RdCEn
Sample
Data
New
Transaction
2889 drw 22
Figure 14 (b). End of Throttled Quad Read
5.5
31
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
t7
t15
Wr
t14
t14
t19
Addr
BE
A/D(31:0)
t16
Data
Out
t10
Word Address
Addr(3:2)
t8
ALE
t9
t17
Cached
Reserved
Reserved
Reserved
Diag(1)
t17
Diag(0)
t7
t15
WrNear
t2
Ack
Start
Write
Data
Out
Ack?
Ack?
t1
Ack
Negate
Wr
New
Transfer
2889 drw 23
Figure 15. R3081 Write Cycle
SysClk
BusReq
t2
t1
t5
BusGnt
t3
A/D(31:0)
Addr(3:2)
Diag(1:0)
Rd
Wr
ALE
Burst/
WrNear
2889 drw 24
Figure 16. Request and Relinquish of R3081 Bus to External Master
5.5
32
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
BusReq
t2
t1
BusGnt
t6
t4
A/D(31:0)
Addr(3:2)
Diag(1:0)
Rd
Wr
ALE
Burst/
WrNear
2889 drw 25
Figure 17. R3081 Regaining Bus Mastership
SysClk
SInt(n)
t28
t29
2889 drw 26
Figure 18. Synchronized Interrupt Input Timing
SysClk
Int(n)
t 30
t 31
2889 drw 27
Figure 19. Direct Interrupt Input Timing
5.5
33
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
SBrCond(n)
t 28
t 29
2889 drw 28
Figure 20. Synchronized Branch Condition Input Timing
SysClk
BrCond(n)
t30
t31
2889 drw 29
Figure 21. Direct Branch Condition Input Timing
SysClk
∫∫
t2
BusReq
t1
CohReq
t5
BusGnt
t3
A/D(31:0)
Addr(3:2)
Diag(1:0)
Rd
Wr
ALE
Burst/
WrNear
2889 drw 30
Figure 22. Coherent DMA Request
5.5
34
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
T41
Wr
T40
T37
T36
ALE
A/D
T38
T39
Addr
Internal
Invalidate
Address
2889 drw 31
Figure 23. Beginning of Coherent DMA Write
SysClk
Ack
T1
T2
IvdReq
Internal
Ivd
Internal
Invalidate
Address
2988 drw 32
Figure 24. Cache Word Invalidation
SysClk
Ack
T40
Wr
T41
2889 drw 33
Figure 25. End of Coherent Write
5.5
35
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SysClk
BusReq
t2
t1
CohReq
BusGnt
t6
t4
A/D(31:0)
Addr(3:2)
Diag(1:0)
Rd
Wr
ALE
Burst/
WrNear
Figure 26. End of Coherent DMA Request
5.5
2889 drw 34
36
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
84 LEAD PLCC/MQUAD(7) (SQUARE)
A
D
D1
45° x .045
A1
PIN 1
C
D3/E3
E1
E
D2/E2
b1
B
e
C1
SEATING PLANE
2874 drw 27
NOTES:
1. All dimensions are in inches, unless otherwise noted.
2. BSC—Basic lead Spacing between Centers.
3. D & E do not include mold flash or protutions.
4. Formed leads shall be planar with respect to one another and within .004 inches at the seating plane.
5. ND & NE represent the number of leads in the D & E directions respectively.
6. D1 & E1 should be measured from the bottom of the package.
7. MQUAD is pin & form compatible with PLCC.
DWG #
J84-1
MJ84-1
# of Leads
84
84
Symbol
Min.
Max.
Min.
Max.
A
165
.180
165
.180
A1
.095
.115
.094
.114
B
.026
.032
.026
.032
b1
.013
.021
.013
.021
C
.020
.040
.020
.040
C1
.008
.012
.008
.012
D
1.185
1.195
1.185
1.195
D1
1.150
1.156
1.140
1.150
D2/E2
1.090
1.130
1.090
1.130
D3/E3
1.000 REF
1.000 REF
E
1.185
1.195
1.185
1.195
E1
1.150
1.156
1.140
1.150
e
.050 BSC
.050 BSC
ND/NE
21
21
5.5
37
IDT79R3081 RISController
MILITARY AND COMMERCIAL TEMPERATURE RANGES
ORDERING INFORMATION
XXXXX
–
XX
X
X
IDT
Device Type
Speed Package
Process/
Temp. Range
Blank
B
M
Commercial Temperature Range
Compliant to MIL-STD-883, Class B
Military Temperature Range Only
MJ
FD
J
PF
84-Pin MQUAD
84-lead Cavity-down Flatpack with
Integral Thermal Slug
84-lead PLCC
100-lead TQFP
20
25
33
40
50
20.0MHz
25.0MHz
33.33MHz
40.0MHz
5V Only
50.0MHz (5V Only)
79R3081
79R3081E
79RV3081
79RV3081E
No TLB; VCC = 5V
With TLB; VCC = 5V
No TLB; VCC = 3.3V
With TLB; VCC = 3.3V
2889 drw 37
VALID COMBINATIONS
IDT 79R3081 (E) – 20, 25, 33, 40, 50
79RV3081 (E) – 20, 25, 33
79RV3081(E) – 20, 25, 33, 40
79R3081E – 20, 25 (FDB/FDM)
MJ Package
PF Package
MJ Package
FD Package Only
5.5
38