Renesas HD74HC623FPEL Octal bus transceivers (with inverted 3-state outputs),octal bus transceivers (with 3-state outputs) Datasheet

HD74HC620, HD74HC623
Octal Bus Transceivers (with inverted 3-state outputs)
Octal Bus Transceivers (with 3-state outputs)
REJ03D0636-0200
(Previous ADE-205-516)
Rev.2.00
Mar 30, 2006
Description
This octal bus transceiver is designed for asynchronous two-way communication between data buses. The control
function implementation allows for maximum flexibility in timing.
This device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the
logic levels at the enable inputs (GBA and GAB).
The enable inputs can be used to disable the device so that the buses are effectively isolated.
The dual-enable configuration gives these devices the capability to store data by simultaneous enabling of GBA and
GAB. Each output reinforces its input in this transceiver configuration. Thus, when both control inputs are enabled and
all other data sources to the two sets of bus lines are at high impedance, both sets of bus lines (16 in all) will remain at
their last states. The 8-bit codes appearing on the two sets of buses will be identical for the HD74HC623 or
complementary for the HD74HC620.
Features
• High Speed Operation: tpd (Bus to Bus) = 12 ns typ (CL = 50 pF)
• High Output Current: Fanout of 15 LSTTL Loads (QA to QH outputs)
• Wide Operating Voltage: VCC = 2 to 6 V
• Low Input Current: 1 µA max
• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)
• Ordering Information
Part Name
Package Type
Package Code
(Previous Code)
Package
Abbreviation
Taping Abbreviation
(Quantity)
HD74HC620P
DILP-20 pin
PRDP0020AC-B
(DP-20NEV)
P
—
HD74HC620FPEL
HD74HC623FPEL
SOP-20 pin (JEITA)
PRSP0020DD-B
(FP-20DAV)
FP
EL (2,000 pcs/reel)
HD74HC620RPEL
HD74HC623RPEL
SOP-20 pin (JEDEC)
PRSP0020DC-A
(FP-20DBV)
RP
EL (1,000 pcs/reel)
Note: Please consult the sales office for the above package availability.
Function Table
Enable Inputs
Operation
GBA
GAB
L
H
L
H
B data to A bus
A data to B bus
B data to A bus
A data to B bus
H
L
L
H
Isolation
B data to A bus, A data to B bus
Isolation
B data to A bus, A data to B bus
Rev.2.00 Mar 30, 2006 page 1 of 11
HD74HC620
HD74HC623
HD74HC620, HD74HC623
Pin Arrangement
Enable GAB 1
20 VCC
A1 2
19 Enable GBA
A2 3
18 B1
A3 4
17 B2
A4 5
16 B3
A5 6
15 B4
A6 7
14 B5
A7 8
13 B6
A8 9
12 B7
GND 10
11 B8
(Top view)
Rev.2.00 Mar 30, 2006 page 2 of 11
HD74HC620, HD74HC623
Logic Diagram
HD74HC620
GBA
GAB
VCC
A1
B1
VCC
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
A8
B8
Rev.2.00 Mar 30, 2006 page 3 of 11
HD74HC620, HD74HC623
HD74HC623
GBA
GAB
VCC
A1
B1
VCC
A2
B2
A3
B3
A4
B4
A5
B5
A6
B6
A7
B7
A8
B8
Absolute Maximum Ratings
Item
Supply voltage range
Symbol
VCC
Ratings
–0.5 to 7.0
Unit
V
Input / Output voltage
Input / Output diode current
VIN, VOUT
IIK, IOK
–0.5 to VCC +0.5
±20
V
mA
Output current
VCC, GND current
IOUT
ICC or IGND
±35
±75
mA
mA
PT
Tstg
500
–65 to +150
mW
°C
Power dissipation
Storage temperature
Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of
which may be realized at the same time.
Rev.2.00 Mar 30, 2006 page 4 of 11
HD74HC620, HD74HC623
Recommended Operating Conditions
Item
Symbol
Ratings
Unit
Supply voltage
Input / Output voltage
VCC
VIN, VOUT
2 to 6
0 to VCC
V
V
Operating temperature
Ta
–40 to 85
0 to 1000
°C
tr , tf
0 to 500
0 to 400
ns
Input rise / fall time
Note:
*1
Conditions
VCC = 2.0 V
VCC = 4.5 V
VCC = 6.0 V
1. This item guarantees maximum limit when one input switches.
Waveform: Refer to test circuit of switching characteristics.
Electrical Characteristics
Ta = 25°C
Item
Input voltage
Symbol VCC (V)
VIH
VIL
Output voltage
VOH
VOL
Ta = –40 to+85°C
Unit
Test Conditions
2.0
Min
1.5
Typ
—
Max
—
Min
1.5
Max
—
4.5
6.0
3.15
4.2
—
—
—
—
3.15
4.2
—
—
2.0
4.5
—
—
—
—
0.5
1.35
—
—
0.5
1.35
6.0
2.0
—
1.9
—
2.0
1.8
—
—
1.9
1.8
—
4.5
6.0
4.4
5.9
4.5
6.0
—
—
4.4
5.9
—
—
4.5
6.0
4.18
5.68
—
—
—
—
4.13
5.63
—
—
2.0
4.5
—
—
0.0
0.0
0.1
0.1
—
—
0.1
0.1
6.0
4.5
—
—
0.0
—
0.1
0.26
—
—
0.1
0.33
—
—
—
—
0.26
±0.5
—
—
0.33
±5.0
IOL = 7.8 mA
µA Vin = VIH or VIL,
Vout = VCC or GND
—
—
—
—
±0.1
4.0
—
—
±1.0
40
µA Vin = VCC or GND
µA Vin = VCC or GND, Iout = 0 µA
Off-state output
current
IOZ
6.0
6.0
Input current
Quiescent supply
current
Iin
ICC
6.0
6.0
Rev.2.00 Mar 30, 2006 page 5 of 11
V
V
V
Vin = VIH or VIL IOH = –20 µA
IOH = –6 mA
IOH = –7.8 mA
V
Vin = VIH or VIL IOL = 20 µA
IOL = 6 mA
HD74HC620, HD74HC623
Switching Characteristics (CL = 50 pF, Input tr = tf = 6 ns)
Ta = 25°C
Item
Symbol VCC (V)
Ta = –40 to +85°C
Propagation delay
time
tPLH
tPHL
2.0
Min
—
Typ
—
Max
100
Min
—
Max
125
4.5
6.0
—
—
12
—
20
17
—
—
25
21
Output enable
time
tZH
tZL
2.0
4.5
—
—
—
12
150
30
—
—
190
38
Output disable
time
tHZ
tLZ
6.0
2.0
—
—
—
—
26
150
—
—
33
190
4.5
6.0
—
—
16
—
30
26
—
—
38
33
Output rise/fall
time
tTLH
tTHL
2.0
4.5
—
—
—
4
60
12
—
—
75
15
Cin
6.0
—
—
—
—
5
10
10
—
—
13
10
Input capacitance
Unit
Test Conditions
ns
ns
ns
ns
pF
Test Circuit
HD74HC620
VCC
VCC
Input
Pulse Generator
Zout = 50 Ω
See Function Table
GBA
Output
A1
S1
1 kΩ
S2
B1
OPEN
GND
CL =
50 pF
VCC
GAB
TEST
t PLH / t PHL
S2
OPEN
t ZH/ t HZ
t ZL / t LZ
GND
VCC
Notes : 1. CL includes probe and jig capacitance.
2. A2–B2, A3–B3, A4–B4, A5–B5, A6–B6, A7–B7, A8–B8 are identical to above load circuit.
3. S1 is a input / output swich.
Rev.2.00 Mar 30, 2006 page 6 of 11
HD74HC620, HD74HC623
HD74HC623
VCC
VCC
Input
Pulse Generator
Zout = 50 Ω
See Function Table
GBA
Output
A1
S1
1 kΩ
OPEN
S2
B1
GND
CL =
50 pF
VCC
GAB
TEST
t PLH / t PHL
S2
OPEN
t ZH/ t HZ
t ZL / t LZ
GND
VCC
Notes : 1. CL includes probe and jig capacitance.
2. A2–B2, A3–B3, A4–B4, A5–B5, A6–B6, A7–B7, A8–B8 are identical to above load circuit.
3. S1 is a input / output swich.
Waveforms
HD74HC620
• Waveform – 1
tf
tr
90 %
50 %
Input A or B
10 %
10 %
0V
t PLH
t PHL
Output B or A
VCC
90 %
50 %
90 %
90 %
50 %
10 %
t THL
50 %
10 %
t TLH
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 7 of 11
VOH
VOL
HD74HC620, HD74HC623
HD74HC623
• Waveform – 2
tf
Enable Input
GBA
tr
90 %
50 %
VCC
90 %
50 %
10 %
10 %
0V
t LZ
t ZL
VOH
50 %
Waveform - A
10 %
t ZH
Waveform - B
VOL
t HZ
90 %
50 %
VOH
VOL
• Waveform – 3
tr
Enable Input
GAB
tf
90 %
50 %
10 %
VCC
90 %
50 %
10 %
t ZL
0V
t LZ
VOH
Waveform - A
50 %
t ZH
Waveform - B
50 %
10 %
VOL
t HZ
90 %
VOH
VOL
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. Waveform - A is for an output with internal conditions such that the
output is low except when disabled by the output control.
3. Waveform - B is for an output with internal conditions such that the
output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 8 of 11
HD74HC620, HD74HC623
HD74HC620, HD74HC623
• Waveform – 4
tr
tf
Input A or B
10 %
10 %
0V
t PHL
t PLH
Output B or A
VCC
90 %
50 %
90 %
50 %
90 %
50 %
10 %
t TLH
VOH
90 %
50 %
10 %
t THL
Notes : 1. Input waveform : PRR ≤ 1 MHz, duty cycle 50%, tr ≤ 6 ns, tf ≤ 6 ns
2. The output are measured one at a time with one transition per measurement.
Rev.2.00 Mar 30, 2006 page 9 of 11
VOL
HD74HC620, HD74HC623
Package Dimensions
JEITA Package Code
P-DIP20-6.3x24.5-2.54
RENESAS Code
PRDP0020AC-B
Previous Code
DP-20NEV
MASS[Typ.]
1.26g
D
11
E
20
1
10
b3
0.89
A1
A
Z
Reference
Symbol
L
e1
D
E
A
A1
bp
b3
c
θ
e
Z
L
θ
bp
e
c
e1
( Ni/Pd/Au plating )
JEITA Package Code
P-SOP20-5.5x12.6-1.27
RENESAS Code
PRSP0020DD-B
*1
Previous Code
FP-20DAV
Min
Nom Max
7.62
24.50 25.40
6.30 7.00
5.08
0.51
0.40 0.48 0.56
1.30
0.19 0.25 0.31
0°
15°
2.29 2.54 2.79
1.27
2.54
MASS[Typ.]
0.31g
D
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
INCLUDE TRIM OFFSET.
F
20
Dimension in Millimeters
11
c
HE
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
Z
10
e
*3
bp
x
Reference
Symbol
M
A
L1
A1
θ
y
L
Detail F
Rev.2.00 Mar 30, 2006 page 10 of 11
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Dimension in Millimeters
Min Nom Max
12.60 13.0
5.50
0.00 0.10 0.20
2.20
0.34 0.40 0.46
0.15 0.20 0.25
0°
8°
7.50 7.80 8.00
1.27
0.12
0.15
0.80
0.50 0.70 0.90
1.15
HD74HC620, HD74HC623
JEITA Package Code
P-SOP20-7.5x12.8-1.27
RENESAS Code
PRSP0020DC-A
*1
Previous Code
FP-20DBV
MASS[Typ.]
0.52g
D
F
20
NOTE)
1. DIMENSIONS"*1 (Nom)"AND"*2"
@ DO NOT INCLUDE MOLD FLASH.
2. DIMENSION"*3"DOES NOT
@ INCLUDE TRIM OFFSET.
11
HE
c
*2
E
bp
Index mark
Terminal cross section
( Ni/Pd/Au plating )
1
e
*3
bp
x
M
L1
A
Z
Reference
Symbol
10
A1
θ
L
y
Detail F
Rev.2.00 Mar 30, 2006 page 11 of 11
D
E
A2
A1
A
bp
b1
c
c1
θ
HE
e
x
y
Z
L
L1
Dimension in Millimeters
Min Nom Max
12.80 13.2
7.50
0.10 0.20 0.30
2.65
0.34 0.40 0.46
0.20 0.25 0.30
0°
8°
10.00 10.40 10.65
1.27
0.12
0.15
0.935
0.40 0.70 1.27
1.45
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble
may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary
circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.
Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's
application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of
publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is
therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product
information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor
home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to
evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes
no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life
is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a
product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater
use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and
cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
http://www.renesas.com
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information.
Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501
Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900
Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898
Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071
Renesas Technology Taiwan Co., Ltd.
10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001
Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510
© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .6.0
Similar pages