Renesas H2552 Renesas 16-bit single-chip microcomputer h8s family/h8s/2500 sery Datasheet

To our customers,
Old Company Name in Catalogs and Other Documents
On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology
Corporation, and Renesas Electronics Corporation took over all the business of both
companies. Therefore, although the old company name remains in this document, it is a valid
Renesas Electronics document. We appreciate your understanding.
Renesas Electronics website: http://www.renesas.com
April 1st, 2010
Renesas Electronics Corporation
Issued by: Renesas Electronics Corporation (http://www.renesas.com)
Send any inquiries to http://www.renesas.com/inquiry.
Notice
1.
2.
3.
4.
5.
6.
7.
All information included in this document is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please
confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to
additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
of Renesas Electronics or others.
You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of
semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,
and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by
you or third parties arising from the use of these circuits, software, or information.
When exporting the products or technology described in this document, you should comply with the applicable export control
laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas
Electronics products or the technology described in this document for any purpose relating to military applications or use by
the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and
technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited
under any applicable domestic or foreign laws or regulations.
Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics
does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages
incurred by you resulting from errors in or omissions from the information included herein.
Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and
“Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as
indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular
application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior
written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for
which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way
liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an
application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written
consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise
expressly specified in a Renesas Electronics data sheets or data books, etc.
“Standard”:
8.
9.
10.
11.
12.
Computers; office equipment; communications equipment; test and measurement equipment; audio and visual
equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
“High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
“Specific”:
Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or
systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare
intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,
especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or
damages arising out of the use of Renesas Electronics products beyond such specified ranges.
Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have
specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,
Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to
guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a
Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire
control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because
the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system
manufactured by you.
Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental
compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable
laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS
Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with
applicable laws and regulations.
This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas
Electronics.
Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this
document or Renesas Electronics products, or if you have any other inquiries.
(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.
User’s Manual
16
The revision list can be viewed directly by clicking the title page.
The revision list summarizes the locations of revisions and
additions. Details should always be checked by referring to the
relevant text.
H8S/2556 Group,
H8S/2552 Group,
H8S/2506 Group
Hardware Manual
Renesas 16-Bit Single-Chip
Microcomputer
H8S Family/H8S/2500 Series
H8S/2556
H8S/2552
H8S/2551
H8S/2506
H8S/2505
HD64F2556
HD64F2552
HD64F2551
HD64F2506
HD64F2505
Rev.6.00 2009.09
Notes regarding these materials
1. This document is provided for reference purposes only so that Renesas customers may select the appropriate
Renesas products for their use. Renesas neither makes warranties or representations with respect to the
accuracy or completeness of the information contained in this document nor grants any license to any
intellectual property rights or any other rights of Renesas or any third party with respect to the information in
this document.
2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising
out of the use of any information in this document, including, but not limited to, product data, diagrams, charts,
programs, algorithms, and application circuit examples.
3. You should not use the products or the technology described in this document for the purpose of military
applications such as the development of weapons of mass destruction or for the purpose of any other military
use. When exporting the products or technology described herein, you should follow the applicable export
control laws and regulations, and procedures required by such laws and regulations.
4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and
application circuit examples, is current as of the date this document is issued. Such information, however, is
subject to change without any prior notice. Before purchasing or using any Renesas products listed in this
document, please confirm the latest product information with a Renesas sales office. Also, please pay regular
and careful attention to additional and different information to be disclosed by Renesas such as that disclosed
through our website. (http://www.renesas.com )
5. Renesas has used reasonable care in compiling the information included in this document, but Renesas
assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information
included in this document.
6. When using or otherwise relying on the information in this document, you should evaluate the information in
light of the total system before deciding about the applicability of such information to the intended application.
Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any
particular application and specifically disclaims any liability arising out of the application and use of the
information in this document or Renesas products.
7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas
products are not designed, manufactured or tested for applications or otherwise in systems the failure or
malfunction of which may cause a direct threat to human life or create a risk of human injury or which require
especially high quality and reliability such as safety systems, or equipment or systems for transportation and
traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication
transmission. If you are considering the use of our products for such purposes, please contact a Renesas
sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above.
8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
(1) artificial life support devices or systems
(2) surgical implantations
(3) healthcare intervention (e.g., excision, administration of medication, etc.)
(4) any other purposes that pose a direct threat to human life
Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who
elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas
Technology Corp., its affiliated companies and their officers, directors, and employees against any and all
damages arising out of such applications.
9. You should use the products described herein within the range specified by Renesas, especially with respect
to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation
characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or
damages arising out of the use of Renesas products beyond such specified ranges.
10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific
characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use
conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and
injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for
hardware and software including but not limited to redundancy, fire control and malfunction prevention,
appropriate treatment for aging degradation or any other applicable measures. Among others, since the
evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or
system manufactured by you.
11. In case Renesas products listed in this document are detached from the products to which the Renesas
products are attached or affixed, the risk of accident such as swallowing by infants and small children is very
high. You should implement safety measures so that Renesas products may not be easily detached from your
products. Renesas shall have no liability for damages arising out of such detachment.
12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written
approval from Renesas.
13. Please contact a Renesas sales office if you have any questions regarding the information contained in this
document, Renesas semiconductor products, or if you have any other inquiries.
Rev. 6.00 Sep. 24, 2009 Page ii of xlvi
REJ09B0099-0600
General Precautions in the Handling of MPU/MCU Products
The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes
on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under
General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each
other, the description in the body of the manual takes precedence.
1. Handling of Unused Pins
Handle unused pins in accord with the directions given under Handling of Unused Pins in
the manual.
⎯ The input pins of CMOS products are generally in the high-impedance state. In
operation with an unused pin in the open-circuit state, extra electromagnetic noise is
induced in the vicinity of LSI, an associated shoot-through current flows internally, and
malfunctions may occur due to the false recognition of the pin state as an input signal.
Unused pins should be handled as described under Handling of Unused Pins in the
manual.
2. Processing at Power-on
The state of the product is undefined at the moment when power is supplied.
⎯ The states of internal circuits in the LSI are indeterminate and the states of register
settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the
states of pins are not guaranteed from the moment when power is supplied until the
reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on
reset function are not guaranteed from the moment when power is supplied until the
power reaches the level at which resetting has been specified.
3. Prohibition of Access to Reserved Addresses
Access to reserved addresses is prohibited.
⎯ The reserved addresses are provided for the possible future expansion of functions. Do
not access these addresses; the correct operation of LSI is not guaranteed if they are
accessed.
4. Clock Signals
After applying a reset, only release the reset line after the operating clock signal has
become stable. When switching the clock signal during program execution, wait until the
target clock signal has stabilized.
⎯ When the clock signal is generated with an external resonator (or from an external
oscillator) during a reset, ensure that the reset line is only released after full stabilization
of the clock signal. Moreover, when switching to a clock signal produced with an
external resonator (or by an external oscillator) while program execution is in progress,
wait until the target clock signal is stable.
5. Differences between Products
Before changing from one product to another, i.e. to one with a different type number,
confirm that the change will not lead to problems.
⎯ The characteristics of MPU/MCU in the same group but having different type numbers
may differ because of the differences in internal memory capacity and layout pattern.
When changing to products of different type numbers, implement a system-evaluation
test for each of the products.
Rev. 6.00 Sep. 24, 2009 Page iii of xlvi
REJ09B0099-0600
Configuration of This Manual
This manual comprises the following items:
1.
2.
3.
4.
5.
6.
General Precautions in the Handling of MPU/MCU Products
Configuration of This Manual
Preface
Contents
Overview
Description of Functional Modules
• CPU and System-Control Modules
• On-Chip Peripheral Modules
The configuration of the functional description of each module differs according to the
module. However, the generic style includes the following items:
i) Feature
ii) Input/Output Pin
iii) Register Description
iv) Operation
v) Usage Note
When designing an application system that includes this LSI, take notes into account. Each section
includes notes in relation to the descriptions given, and usage notes are given, as required, as the
final part of each section.
7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions for This Edition (only for revised versions)
The list of revisions is a summary of points that have been revised or added to earlier versions.
This does not include all of the revised contents. For details, see the actual locations in this
manual.
11. Index
Rev. 6.00 Sep. 24, 2009 Page iv of xlvi
REJ09B0099-0600
Preface
This LSI is a high-performance microcomputer made up of the H8S/2000 CPU with an internal
32-bit configuration as its core, and the peripheral functions required to configure a system.
A single-power flash memory (F-ZTATTM)*1 version is available for this LSI’s ROM. The F-ZTAT
version provides flexibility as it can be reprogrammed in no time to cope with all situations from
the early stages of mass production to full-scale mass production. This is particularly applicable to
application devices with specifications that will most probably change. The on-chip peripheral
functions for each of the group are shown below.
List of on-chip peripheral functions:
Group Name
H8S/2556 Group
H8S/2552 Group
H8S/2506 Group
H8S/2552
H8S/2506
Product Name
H8S/2556
H8S/2551
H8S/2505
Bus controller
O (16 bits)
O (16 bits)
O (16 bits)
Data transfer controller (DTC)
O
O
O
PC break controller (PBC)
O
O
O
16-bit timer pulse unit (TPU)
×6
×6
×6
8-bit timer (TMR)
×4
×4
×4
Watch dog timer (WDT)
×2
×2
×2
Serial communication interface (SCI)
×5
×5
×5
×2
×2
×2
IEBus * controller (IEB)
⎯
×1
⎯
Controller area network (HCAN)
×1
⎯
⎯
D/A converter
×2
×2
×2
A/D converter
× 16
× 16
× 16
2
I C bus interface 2 (IIC2)
TM 2
Notes: 1. F-ZTAT is a trademark of Renesas Technology Corp.
2. IEBus is a trademark of NEC Electronics Corporation.
Rev. 6.00 Sep. 24, 2009 Page v of xlvi
REJ09B0099-0600
Target Users: This manual was written for users who will be using the H8S/2556 Group,
H8S/2552 Group, and H8S/2506 Group in the design of application systems.
Target users are expected to understand the fundamentals of electrical circuits,
logical circuits, and microcomputers.
Objective:
This manual was written to explain the hardware functions and electrical
characteristics of the H8S/2556 Group, H8S/2552 Group, and H8S/2506 Group.
Refer to the H8S/2600 Series, H8S/2000 Series Software Manual for a detailed
description of the instruction set.
Notes on reading this manual:
• In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized into parts
on the CPU, system control functions, peripheral functions and electrical characteristics.
• In order to understand the details of the CPU's functions
Read the H8S/2600 Series, H8S/2000 Series Software Manual.
• In order to understand the details of a register when its name is known
Read the index that is the final part of the manual to find the page number of the entry on the
register. The addresses, bits, and initial values of the registers are summarized in section 23,
List of Registers.
Examples: Register name:
The following notation is used for cases when the same or a
similar function, e.g. 16-bit timer pulse unit or serial
communication, is implemented on more than one channel:
XXX_N (XXX is the register name and N is the channel
number)
Bit order:
The MSB is on the left and the LSB is on the right.
Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is xxxx.
Signal notation:
An overbar is added to a low-active signal: xxxx
Related Manuals: The latest versions of all related manuals are available from our web site. Please
ensure you have the latest versions of all documents you require.
http://www.renesas.com/
Rev. 6.00 Sep. 24, 2009 Page vi of xlvi
REJ09B0099-0600
H8S/2556, H8S/2552, H8S/2506 manuals:
Document Title
Document No.
H8S/2556, H8S/2552, H8S/2506 Group Hardware Manual
This manual
H8S/2600 Series, H8S/2000 Series Software Manual
REJ09B0139
User's manuals for development tools:
Document Title
Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimized Linkage Editor
Compiler Package Ver.6.01 User's Manual
REJ10B0161
H8S, H8/300 Series Simulator/Debugger User's Manual
REJ10B0211
H8S, H8/300 Series High-performance Embedded Workshop User's Manual REJ10J2000
Rev. 6.00 Sep. 24, 2009 Page vii of xlvi
REJ09B0099-0600
All trademarks and registered trademarks are the property of their respective owners.
Rev. 6.00 Sep. 24, 2009 Page viii of xlvi
REJ09B0099-0600
Contents
Section 1 Overview..................................................................................................1
1.1
1.2
1.3
Features.................................................................................................................................. 1
Internal Block Diagram.......................................................................................................... 2
Pin Arrangements................................................................................................................... 6
1.3.1 Pin Arrangements ..................................................................................................... 6
1.3.2 Pin Arrangements in Each mode............................................................................. 11
1.3.3 Pin Functions .......................................................................................................... 17
Section 2 CPU........................................................................................................25
2.1
2.2
2.3
2.4
2.5
2.6
2.7
Features................................................................................................................................ 25
2.1.1 Differences between H8S/2600 CPU and H8S/2000 CPU ..................................... 26
2.1.2 Differences from H8/300 CPU ............................................................................... 27
2.1.3 Differences from H8/300H CPU............................................................................. 27
CPU Operating Modes......................................................................................................... 28
2.2.1 Normal Mode.......................................................................................................... 28
2.2.2 Advanced Mode...................................................................................................... 29
Address Space...................................................................................................................... 32
Register Configuration......................................................................................................... 33
2.4.1 General Registers.................................................................................................... 34
2.4.2 Program Counter (PC) ............................................................................................ 35
2.4.3 Extended Control Register (EXR) .......................................................................... 35
2.4.4 Condition-Code Register (CCR)............................................................................. 36
2.4.5 Initial Values of CPU Registers .............................................................................. 37
Data Formats........................................................................................................................ 38
2.5.1 General Register Data Formats ............................................................................... 38
2.5.2 Memory Data Formats ............................................................................................ 40
Instruction Set ...................................................................................................................... 40
2.6.1 Table of Instructions Classified by Function .......................................................... 42
2.6.2 Basic Instruction Formats ....................................................................................... 51
Addressing Modes and Effective Address Calculation........................................................ 52
2.7.1 Register Direct⎯Rn ............................................................................................... 53
2.7.2 Register Indirect⎯@ERn ....................................................................................... 53
2.7.3 Register Indirect with Displacement⎯@(d:16, ERn) or @(d:32, ERn)................. 53
2.7.4 Register Indirect with Post-Increment or Pre-Decrement⎯@ERn+ or @-ERn..... 53
2.7.5 Absolute Address⎯@aa:8, @aa:16, @aa:24, or @aa:32....................................... 54
2.7.6 Immediate⎯#xx:8, #xx:16, or #xx:32.................................................................... 54
Rev. 6.00 Sep. 24, 2009 Page ix of xlvi
REJ09B0099-0600
2.8
2.9
2.7.7 Program-Counter Relative⎯@(d:8, PC) or @(d:16, PC) ...................................... 55
2.7.8 Memory Indirect⎯@@aa:8 ................................................................................... 55
2.7.9 Effective Address Calculation ................................................................................ 56
Processing States.................................................................................................................. 59
Usage Notes ......................................................................................................................... 61
2.9.1 TAS Instruction ...................................................................................................... 61
2.9.2 STM/LDM Instruction............................................................................................ 61
2.9.3 Bit Manipulation Instructions ................................................................................. 61
2.9.4 Access Method for Registers with Write-Only Bits ............................................... 63
Section 3 MCU Operating Modes ......................................................................... 67
3.1
3.2
3.3
3.4
Operating Mode Selection ................................................................................................... 67
Register Descriptions........................................................................................................... 68
3.2.1 Mode Control Register (MDCR) ............................................................................ 68
3.2.2 System Control Register (SYSCR)......................................................................... 68
Operating Mode ................................................................................................................... 70
3.3.1 Mode 6.................................................................................................................... 70
3.3.2 Mode 7.................................................................................................................... 70
3.3.3 Pin Functions .......................................................................................................... 70
Address Map in Each Operating Mode................................................................................ 72
Section 4 Exception Handling ............................................................................... 75
4.1
4.2
4.3
4.4
4.5
4.6
4.7
4.8
Exception Handling Types and Priority............................................................................... 75
Exception Sources and Exception Vector Table .................................................................. 75
Reset .................................................................................................................................... 77
4.3.1 Types of Reset ........................................................................................................ 77
4.3.2 Reset Exception Handling ...................................................................................... 78
4.3.3 Interrupts after Reset............................................................................................... 79
4.3.4 State of On-Chip Peripheral Modules after Reset Release ..................................... 79
Trace Exception Handling ................................................................................................... 79
Interrupt Exception Handling .............................................................................................. 80
Trap Instruction Exception Handling................................................................................... 80
Stack State after Exception Handling .................................................................................. 82
Usage Note........................................................................................................................... 82
Section 5 Interrupt Controller................................................................................ 85
5.1
5.2
5.3
Features................................................................................................................................ 85
Input/Output Pins................................................................................................................. 87
Register Descriptions........................................................................................................... 88
5.3.1 Interrupt Priority Registers A to M, and O (IPRA to IPRM, IPRO)....................... 89
Rev. 6.00 Sep. 24, 2009 Page x of xlvi
REJ09B0099-0600
5.4
5.5
5.6
5.3.2 IRQ Enable Register (IER) ..................................................................................... 90
5.3.3 IRQ Sense Control Registers H and L (ISCRH and ISCRL) .................................. 91
5.3.4 IRQ Status Register (ISR)....................................................................................... 93
Interrupt Sources.................................................................................................................. 94
5.4.1 External Interrupts .................................................................................................. 94
5.4.2 Internal Interrupts ................................................................................................... 95
5.4.3 Interrupt Exception Handling Vector Table............................................................ 95
Operation ........................................................................................................................... 100
5.5.1 Interrupt Control Modes and Interrupt Operation ................................................. 100
5.5.2 Interrupt Control Mode 0 ...................................................................................... 103
5.5.3 Interrupt Control Mode 2 ...................................................................................... 105
5.5.4 Interrupt Exception Handling Sequence ............................................................... 107
5.5.5 Interrupt Response Times ..................................................................................... 109
5.5.6 DTC Activation by Interrupt................................................................................. 110
Usage Notes ....................................................................................................................... 112
5.6.1 Contention between Interrupt Generation and Disabling...................................... 112
5.6.2 Instructions That Disable Interrupts...................................................................... 113
5.6.3 When Interrupts Are Disabled .............................................................................. 113
5.6.4 Interrupts during Execution of EEPMOV Instruction........................................... 114
5.6.5 IRQ Interrupt ........................................................................................................ 114
5.6.6 NMI Interrupt Usage Notes .................................................................................. 114
Section 6 PC Break Controller (PBC) .................................................................115
6.1
6.2
6.3
6.4
Features.............................................................................................................................. 115
Register Descriptions ......................................................................................................... 116
6.2.1 Break Address Register A (BARA) ...................................................................... 116
6.2.2 Break Address Register B (BARB) ...................................................................... 117
6.2.3 Break Control Register A (BCRA) ....................................................................... 117
6.2.4 Break Control Register B (BCRB)........................................................................ 118
Operation ........................................................................................................................... 118
6.3.1 PC Break Interrupt Due to Instruction Fetch ........................................................ 118
6.3.2 PC Break Interrupt Due to Data Access................................................................ 119
6.3.3 Notes on PC Break Interrupt Handling ................................................................. 119
6.3.4 Operation in Transitions to Power-Down Modes ................................................. 119
6.3.5 When Instruction Execution Is Delayed by One State.......................................... 120
Usage Notes ....................................................................................................................... 121
6.4.1 Module Stop Mode Setting ................................................................................... 121
6.4.2 PC Break Interrupts .............................................................................................. 121
6.4.3 CMFA and CMFB ................................................................................................ 121
6.4.4 PC Break Interrupt when DTC Is Bus Master ...................................................... 121
Rev. 6.00 Sep. 24, 2009 Page xi of xlvi
REJ09B0099-0600
6.4.5
6.4.6
6.4.7
6.4.8
PC Break Set for Instruction Fetch at Address Following BSR, JSR, JMP, TRAPA,
RTE, or RTS Instruction....................................................................................... 121
I Bit Set by LDC, ANDC, ORC, or XORC Instruction ........................................ 121
PC Break Set for Instruction Fetch at Address Following Bcc Instruction........... 122
PC Break Set for Instruction Fetch at Branch Destination Address of Bcc
Instruction............................................................................................................. 122
Section 7 Bus Controller ..................................................................................... 123
7.1
7.2
7.3
Features.............................................................................................................................. 123
Input/Output Pins............................................................................................................... 125
Register Descriptions......................................................................................................... 125
7.3.1 Bus Width Control Register (ABWCR) ............................................................... 126
7.3.2 Access State Control Register (ASTCR) .............................................................. 126
7.3.3 Wait Control Registers H and L (WCRH, WCRL)............................................... 127
7.3.4 Bus Control Register H (BCRH) .......................................................................... 130
7.3.5 Bus Control Register L (BCRL) ........................................................................... 131
7.3.6 Pin Function Control Register (PFCR) ................................................................. 132
7.4 Bus Control........................................................................................................................ 134
7.4.1 Area Divisions ...................................................................................................... 134
7.4.2 Bus Specifications ................................................................................................ 135
7.4.3 Bus Interface for Each Area.................................................................................. 136
7.4.4 Chip Select Signals ............................................................................................... 137
7.5 Basic Timing...................................................................................................................... 139
7.5.1 On-Chip Memory (ROM, RAM) Access Timing ................................................. 139
7.5.2 On-Chip Peripheral Module Access Timing......................................................... 140
7.5.3 External Address Space Access Timing ............................................................... 144
7.6 Basic Bus Interface ............................................................................................................ 145
7.6.1 Data Size and Data Alignment.............................................................................. 145
7.6.2 Valid Strobes ........................................................................................................ 146
7.6.3 Basic Timing......................................................................................................... 147
7.6.4 Wait Control ......................................................................................................... 155
7.7 Burst ROM Interface ......................................................................................................... 157
7.7.1 Basic Timing......................................................................................................... 157
7.7.2 Wait Control ......................................................................................................... 159
7.8 Idle Cycle........................................................................................................................... 160
7.9 Bus Release........................................................................................................................ 163
7.9.1 Usage Note for Bus Mastership Release............................................................... 164
7.10 Bus Arbitration .................................................................................................................. 165
7.10.1 Operation .............................................................................................................. 165
7.10.2 Bus Mastership Transfer Timing .......................................................................... 165
Rev. 6.00 Sep. 24, 2009 Page xii of xlvi
REJ09B0099-0600
7.10.3 Usage Note for External Bus Mastership Release ................................................ 166
7.11 Resets and the Bus Controller............................................................................................ 166
Section 8 Data Transfer Controller (DTC) ..........................................................167
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
Features.............................................................................................................................. 167
Register Descriptions ......................................................................................................... 169
8.2.1 DTC Mode Register A (MRA) ............................................................................. 170
8.2.2 DTC Mode Register B (MRB).............................................................................. 171
8.2.3 DTC Source Address Register (SAR)................................................................... 172
8.2.4 DTC Destination Address Register (DAR)........................................................... 172
8.2.5 DTC Transfer Count Register A (CRA) ............................................................... 172
8.2.6 DTC Transfer Count Register B (CRB)................................................................ 172
8.2.7 DTC Enable Registers A to G, and I (DTCERA to DTCERG, and DTCERI) ..... 172
8.2.8 DTC Vector Register (DTVECR)......................................................................... 173
Activation Sources ............................................................................................................. 174
Location of Register Information and DTC Vector Table ................................................. 176
Operation ........................................................................................................................... 180
8.5.1 Normal Mode........................................................................................................ 181
8.5.2 Repeat Mode ......................................................................................................... 182
8.5.3 Block Transfer Mode ............................................................................................ 183
8.5.4 Chain Transfer ...................................................................................................... 185
8.5.5 Interrupts............................................................................................................... 186
8.5.6 Operation Timing.................................................................................................. 186
8.5.7 Number of DTC Execution States ........................................................................ 187
Procedures for Using DTC................................................................................................. 189
8.6.1 Activation by Interrupt.......................................................................................... 189
8.6.2 Activation by Software ......................................................................................... 189
Examples of Use of the DTC ............................................................................................. 190
8.7.1 Normal Mode........................................................................................................ 190
8.7.2 Software Activation .............................................................................................. 190
Usage Notes ....................................................................................................................... 191
8.8.1 Module Stop Mode Setting ................................................................................... 191
8.8.2 On-Chip RAM ...................................................................................................... 191
8.8.3 DTCE Bit Setting.................................................................................................. 191
Section 9 I/O Ports ...............................................................................................193
9.1
Port 1.................................................................................................................................. 199
9.1.1 Port 1 Data Direction Register (P1DDR).............................................................. 199
9.1.2 Port 1 Data Register (P1DR)................................................................................. 200
9.1.3 Port 1 Register (PORT1)....................................................................................... 200
Rev. 6.00 Sep. 24, 2009 Page xiii of xlvi
REJ09B0099-0600
9.2
9.3
9.4
9.5
9.6
9.7
9.8
9.9
9.1.4 Pin Functions ........................................................................................................ 200
Port 2.................................................................................................................................. 205
9.2.1 Port 2 Data Direction Register (P2DDR).............................................................. 205
9.2.2 Port 2 Data Register (P2DR) ................................................................................ 206
9.2.3 Port 2 Register (PORT2)....................................................................................... 206
9.2.4 Pin Functions ........................................................................................................ 207
Port 3.................................................................................................................................. 210
9.3.1 Port 3 Data Direction Register (P3DDR).............................................................. 210
9.3.2 Port 3 Data Register (P3DR) ................................................................................ 211
9.3.3 Port 3 Register (PORT3)....................................................................................... 211
9.3.4 Port 3 Open Drain Control Register (P3ODR) ..................................................... 212
9.3.5 Pin Functions ........................................................................................................ 212
Port 4.................................................................................................................................. 216
9.4.1 Port 4 Register (PORT4)....................................................................................... 216
9.4.2 Pin Functions ........................................................................................................ 216
Port 5.................................................................................................................................. 217
9.5.1 Port 5 Data Direction Register (P5DDR).............................................................. 217
9.5.2 Port 5 Data Register (P5DR) ................................................................................ 217
9.5.3 Port 5 Register (PORT5)....................................................................................... 218
9.5.4 Pin Functions ........................................................................................................ 218
Port 7.................................................................................................................................. 219
9.6.1 Port 7 Data Direction Register (P7DDR).............................................................. 219
9.6.2 Port 7 Data Register (P7DR) ................................................................................ 220
9.6.3 Port 7 Register (PORT7)....................................................................................... 220
9.6.4 Pin Functions ........................................................................................................ 221
Port 9.................................................................................................................................. 224
9.7.1 Port 9 Register (PORT9)....................................................................................... 224
9.7.2 Pin Functions ........................................................................................................ 224
Port A................................................................................................................................. 226
9.8.1 Port A Data Direction Register (PADDR)............................................................ 226
9.8.2 Port A Data Register (PADR)............................................................................... 227
9.8.3 Port A Register (PORTA)..................................................................................... 227
9.8.4 Port A Pull-Up MOS Control Register (PAPCR) ................................................. 228
9.8.5 Port A Open Drain Control Register (PAODR).................................................... 228
9.8.6 Pin Functions ........................................................................................................ 229
9.8.7 Input Pull-Up MOS Function (Port A) ................................................................. 232
Port B ................................................................................................................................. 232
9.9.1 Port B Data Direction Register (PBDDR) ............................................................ 233
9.9.2 Port B Data Register (PBDR) ............................................................................... 233
9.9.3 Port B Register (PORTB) ..................................................................................... 234
Rev. 6.00 Sep. 24, 2009 Page xiv of xlvi
REJ09B0099-0600
9.10
9.11
9.12
9.13
9.14
9.15
9.16
9.9.4 Port B Pull-Up MOS Control Register (PBPCR) ................................................. 234
9.9.5 Pin Functions ........................................................................................................ 235
9.9.6 Input Pull-Up MOS Function (Port B).................................................................. 238
Port C ................................................................................................................................. 239
9.10.1 Port C Data Direction Register (PCDDR) ............................................................ 239
9.10.2 Port C Data Register (PCDR) ............................................................................... 240
9.10.3 Port C Register (PORTC) ..................................................................................... 240
9.10.4 Port C Pull-Up MOS Control Register (PCPCR) ................................................. 241
9.10.5 Pin Functions ........................................................................................................ 241
9.10.6 Input Pull-Up MOS Function (Port C).................................................................. 242
Port D................................................................................................................................. 243
9.11.1 Port D Data Direction Register (PDDDR) ............................................................ 243
9.11.2 Port D Data Register (PDDR)............................................................................... 244
9.11.3 Port D Register (PORTD)..................................................................................... 244
9.11.4 Port D Pull-Up MOS Control Register (PDPCR) ................................................. 245
9.11.5 Pin Functions ........................................................................................................ 245
9.11.6 Input Pull-Up MOS Function (Port D) ................................................................. 246
Port E ................................................................................................................................. 247
9.12.1 Port E Data Direction Register (PEDDR)............................................................. 247
9.12.2 Port E Data Register (PEDR)................................................................................ 248
9.12.3 Port E Register (PORTE)...................................................................................... 248
9.12.4 Port E Pull-Up MOS Control Register (PEPCR) .................................................. 249
9.12.5 Pin Functions ........................................................................................................ 249
9.12.6 Input Pull-Up MOS Function (Port E).................................................................. 250
Port F ................................................................................................................................. 251
9.13.1 Port F Data Direction Register (PFDDR) ............................................................. 251
9.13.2 Port F Data Register (PFDR) ................................................................................ 252
9.13.3 Port F Register (PORTF) ...................................................................................... 252
9.13.4 Pin Functions ........................................................................................................ 253
Port G................................................................................................................................. 255
9.14.1 Port G Data Direction Register (PGDDR) ............................................................ 255
9.14.2 Port G Data Register (PGDR)............................................................................... 256
9.14.3 Port G Register (PORTG)..................................................................................... 256
9.14.4 Pin Functions ........................................................................................................ 257
Port H................................................................................................................................. 258
9.15.1 Port H Data Direction Register (PHDDR) ............................................................ 259
9.15.2 Port H Data Register (PHDR)............................................................................... 259
9.15.3 Port H Register (PORTH)..................................................................................... 260
9.15.4 Pin Functions ........................................................................................................ 260
Port J .................................................................................................................................. 261
Rev. 6.00 Sep. 24, 2009 Page xv of xlvi
REJ09B0099-0600
9.16.1 Port J Data Direction Register (PJDDR)............................................................... 261
9.16.2 Port J Data Register (PJDR) ................................................................................. 262
9.16.3 Port J Register (PORTJ) ....................................................................................... 262
9.16.4 Pin Functions ........................................................................................................ 263
9.17 Power Supply Pin Control ................................................................................................. 264
9.17.1 IC Power Control Register (ICPCR)..................................................................... 264
9.18 Handling of Unused Pins ................................................................................................... 265
Section 10 16-Bit Timer Pulse Unit (TPU) ......................................................... 267
10.1 Features.............................................................................................................................. 267
10.2 Input/Output Pins............................................................................................................... 271
10.3 Register Descriptions......................................................................................................... 273
10.3.1 Timer Control Register (TCR).............................................................................. 276
10.3.2 Timer Mode Register (TMDR)............................................................................. 281
10.3.3 Timer I/O Control Register (TIOR)...................................................................... 282
10.3.4 Timer Interrupt Enable Register (TIER)............................................................... 300
10.3.5 Timer Status Register (TSR)................................................................................. 302
10.3.6 Timer Counter (TCNT)......................................................................................... 305
10.3.7 Timer General Register (TGR) ............................................................................. 305
10.3.8 Timer Start Register (TSTR) ................................................................................ 305
10.3.9 Timer Synchro Register (TSYR) .......................................................................... 306
10.4 Operation ........................................................................................................................... 307
10.4.1 Basic Functions..................................................................................................... 307
10.4.2 Synchronous Operation......................................................................................... 313
10.4.3 Buffer Operation................................................................................................... 315
10.4.4 Cascaded Operation .............................................................................................. 318
10.4.5 PWM Modes......................................................................................................... 320
10.4.6 Phase Counting Mode........................................................................................... 325
10.5 Interrupts............................................................................................................................ 332
10.6 DTC Activation.................................................................................................................. 334
10.7 A/D Converter Activation.................................................................................................. 334
10.8 Operation Timing............................................................................................................... 335
10.8.1 Input/Output Timing............................................................................................. 335
10.8.2 Interrupt Signal Timing ........................................................................................ 339
10.9 Usage Notes ....................................................................................................................... 343
10.9.1 Module Stop Mode Setting ................................................................................... 343
10.9.2 Input Clock Restrictions ....................................................................................... 343
10.9.3 Caution on Period Setting ..................................................................................... 344
10.9.4 Contention between TCNT Write and Clear Operations...................................... 344
10.9.5 Contention between TCNT Write and Increment Operations............................... 345
Rev. 6.00 Sep. 24, 2009 Page xvi of xlvi
REJ09B0099-0600
10.9.6 Contention between TGR Write and Compare Match .......................................... 346
10.9.7 Contention between Buffer Register Write and Compare Match ......................... 347
10.9.8 Contention between TGR Read and Input Capture............................................... 348
10.9.9 Contention between TGR Write and Input Capture.............................................. 349
10.9.10 Contention between Buffer Register Write and Input Capture ............................. 350
10.9.11 Contention between Overflow/Underflow and Counter Clearing......................... 351
10.9.12 Contention between TCNT Write and Overflow/Underflow................................ 352
10.9.13 Multiplexing of I/O Pins ....................................................................................... 352
10.9.14 Interrupts in Module Stop Mode........................................................................... 352
Section 11 8-Bit Timers (TMR)...........................................................................353
11.1 Features.............................................................................................................................. 353
11.2 Input/Output Pins ............................................................................................................... 355
11.3 Register Descriptions ......................................................................................................... 355
11.3.1 Timer Counter (TCNT)......................................................................................... 356
11.3.2 Time Constant Register A (TCORA).................................................................... 356
11.3.3 Time Constant Register B (TCORB) .................................................................... 357
11.3.4 Timer Control Register (TCR).............................................................................. 357
11.3.5 Timer Control/Status Register (TCSR)................................................................. 359
11.4 Operation ........................................................................................................................... 364
11.4.1 Pulse Output.......................................................................................................... 364
11.5 Operation Timing............................................................................................................... 365
11.5.1 TCNT Incrementation Timing .............................................................................. 365
11.5.2 Timing of CMFA and CMFB Setting When a Compare-Match Occurs............... 366
11.5.3 Timing of Timer Output When a Compare-Match Occurs ................................... 366
11.5.4 Timing of Compare-Match Clear When a Compare-Match Occurs ..................... 367
11.5.5 TCNT External Reset Timing............................................................................... 367
11.5.6 Timing of Overflow Flag (OVF) Setting .............................................................. 368
11.6 Operation with Cascaded Connection................................................................................ 369
11.6.1 16-Bit Count Mode ............................................................................................... 369
11.6.2 Compare-Match Count Mode ............................................................................... 369
11.7 Interrupt Sources................................................................................................................ 370
11.7.1 Interrupt Sources and DTC Activation ................................................................. 370
11.7.2 A/D Converter Activation..................................................................................... 370
11.8 Usage Notes ....................................................................................................................... 371
11.8.1 Setting Module Stop Mode ................................................................................... 371
11.8.2 Contention between TCNT Write and Clear......................................................... 371
11.8.3 Contention between TCNT Write and Increment ................................................. 372
11.8.4 Contention between TCOR Write and Compare-Match ....................................... 373
11.8.5 Contention between Compare-Matches A and B.................................................. 373
Rev. 6.00 Sep. 24, 2009 Page xvii of xlvi
REJ09B0099-0600
11.8.6 Switching of Internal Clocks and TCNT Operation ............................................. 374
11.8.7 Contention between Interrupts and Module Stop Mode ....................................... 376
11.8.8 Mode Setting in Cascading ................................................................................... 376
Section 12 Watchdog Timer (WDT) ................................................................... 377
12.1 Features.............................................................................................................................. 377
12.2 Input/Output Pin ................................................................................................................ 379
12.3 Register Descriptions......................................................................................................... 380
12.3.1 Timer Counter (TCNT)......................................................................................... 380
12.3.2 Timer Control/Status Register .............................................................................. 380
12.3.3 Reset Control/Status Register (RSTCSR) (WDT_0 only) .................................... 385
12.4 Operation ........................................................................................................................... 386
12.4.1 Watchdog Timer Mode......................................................................................... 386
12.4.2 Interval Timer Mode............................................................................................. 387
12.4.3 Timing of Setting Overflow Flag (OVF) .............................................................. 388
12.4.4 Timing of Setting Watchdog Timer Overflow Flag (WOVF) .............................. 389
12.5 Interrupt Sources................................................................................................................ 389
12.6 Usage Notes ....................................................................................................................... 390
12.6.1 Notes on Register Access ..................................................................................... 390
12.6.2 Contention between Timer Counter (TCNT) Write and Increment ...................... 392
12.6.3 Changing Value of PSS or CKS2 to CKS0........................................................... 392
12.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode................. 392
12.6.5 Internal Reset in Watchdog Timer Mode.............................................................. 393
12.6.6 OVF Flag Clearing in Interval Timer Mode ......................................................... 393
12.6.7 Initialization of TCNT by the TME Bit ................................................................ 393
Section 13 Serial Communication Interface (SCI).............................................. 395
13.1 Features.............................................................................................................................. 395
13.2 Input/Output Pins............................................................................................................... 397
13.3 Register Descriptions......................................................................................................... 398
13.3.1 Receive Shift Register (RSR) ............................................................................... 399
13.3.2 Receive Data Register (RDR)............................................................................... 399
13.3.3 Transmit Data Register (TDR).............................................................................. 400
13.3.4 Transmit Shift Register (TSR) .............................................................................. 400
13.3.5 Serial Mode Register (SMR) ................................................................................ 400
13.3.6 Serial Control Register (SCR) .............................................................................. 405
13.3.7 Serial Status Register (SSR) ................................................................................. 410
13.3.8 Smart Card Mode Register (SCMR)..................................................................... 417
13.3.9 Bit Rate Register (BRR) ....................................................................................... 418
13.4 Operation in Asynchronous Mode ..................................................................................... 425
Rev. 6.00 Sep. 24, 2009 Page xviii of xlvi
REJ09B0099-0600
13.5
13.6
13.7
13.8
13.9
13.4.1 Data Transfer Format............................................................................................ 425
13.4.2 Receive Data Sampling Timing and Reception Margin in Asynchronous
Mode ..................................................................................................................... 427
13.4.3 Clock..................................................................................................................... 428
13.4.4 SCI Initialization (Asynchronous Mode) .............................................................. 428
13.4.5 Serial Data Transmission (Asynchronous Mode) ................................................. 430
13.4.6 Serial Data Reception (Asynchronous Mode)....................................................... 432
Multiprocessor Communication Function.......................................................................... 436
13.5.1 Multiprocessor Serial Data Transmission ............................................................. 438
13.5.2 Multiprocessor Serial Data Reception .................................................................. 440
Operation in Clocked Synchronous Mode ......................................................................... 444
13.6.1 Clock..................................................................................................................... 444
13.6.2 SCI Initialization (Clocked Synchronous Mode) .................................................. 445
13.6.3 Serial Data Transmission (Clocked Synchronous Mode) ..................................... 446
13.6.4 Serial Data Reception (Clocked Synchronous Mode)........................................... 449
13.6.5 Simultaneous Serial Data Transmission and Reception (Clocked Synchronous
Mode).................................................................................................................... 451
Operation in Smart Card Interface ..................................................................................... 453
13.7.1 Pin Connection Example....................................................................................... 453
13.7.2 Data Format (Except for Block Transfer Mode)................................................... 454
13.7.3 Block Transfer Mode ............................................................................................ 455
13.7.4 Receive Data Sampling Timing and Reception Margin........................................ 456
13.7.5 Initialization .......................................................................................................... 457
13.7.6 Serial Data Transmission (Except for Block Transfer Mode)............................... 458
13.7.7 Serial Data Reception (Except for Block Transfer Mode) .................................... 461
13.7.8 Clock Output Control............................................................................................ 462
Interrupt Sources................................................................................................................ 464
13.8.1 Interrupts in Normal Serial Communication Interface Mode ............................... 464
13.8.2 Interrupts in Smart Card Interface Mode .............................................................. 466
Usage Notes ....................................................................................................................... 467
13.9.1 Module Stop Mode Setting ................................................................................... 467
13.9.2 Break Detection and Processing (Asynchronous Mode Only).............................. 467
13.9.3 Mark State and Break Detection (Asynchronous Mode Only) ............................. 467
13.9.4 Receive Error Flags and Transmit Operations
(Clocked Synchronous Mode Only) ..................................................................... 467
13.9.5 Restrictions on Use of DTC.................................................................................. 467
13.9.6 Operation in Case of Mode Transition.................................................................. 468
13.9.7 Notes when Switching from SCK Pin to Port Pin................................................. 471
Rev. 6.00 Sep. 24, 2009 Page xix of xlvi
REJ09B0099-0600
Section 14 I2C Bus Interface 2 (IIC2).................................................................. 475
14.1 Features.............................................................................................................................. 475
14.2 Input/Output Pins............................................................................................................... 478
14.3 Register Descriptions......................................................................................................... 479
14.3.1 I2C Bus Control Register 1 (ICCR1)..................................................................... 479
14.3.2 I2C Bus Control Register 2 (ICCR2)..................................................................... 482
14.3.3 I2C Bus Mode Register (ICMR)............................................................................ 483
14.3.4 I2C Bus Interrupt Enable Register (ICIER)........................................................... 486
14.3.5 I2C Bus Status Register (ICSR)............................................................................. 488
14.3.6 Slave Address Register (SAR).............................................................................. 490
14.3.7 I2C Bus Transmit Data Register (ICDRT) ............................................................ 491
14.3.8 I2C Bus Receive Data Register (ICDRR).............................................................. 491
14.3.9 I2C Bus Shift Register (ICDRS)............................................................................ 491
14.4 Operation ........................................................................................................................... 492
14.4.1 I2C Bus Format...................................................................................................... 492
14.4.2 Master Transmit Operation................................................................................... 493
14.4.3 Master Receive Operation .................................................................................... 495
14.4.4 Slave Transmit Operation ..................................................................................... 497
14.4.5 Slave Receive Operation....................................................................................... 499
14.4.6 Clocked Synchronous Serial Format .................................................................... 501
14.4.7 Noise Canceler...................................................................................................... 503
14.4.8 Example of Use..................................................................................................... 504
14.5 Interrupt Request................................................................................................................ 509
14.6 Bit Synchronous Circuit..................................................................................................... 510
14.7 Note on Usage.................................................................................................................... 511
14.7.1 Setting Module Stop Mode ................................................................................... 511
14.7.2 Issuance of Stop and Repeated Start Conditions................................................... 511
14.7.3 WAIT Bit in I2C Bus Mode Register (ICMR) ...................................................... 511
14.7.4 Usage Note on Master Receive Mode................................................................... 512
14.7.5 Restriction on Setting of Transfer Rate in Use of Multi-Master........................... 512
14.7.6 Restriction on Use of Bit Manipulation Instructions to Set MST and TRS when
Multi-Master Is Used ............................................................................................ 512
Section 15 A/D Converter ................................................................................... 513
15.1 Features.............................................................................................................................. 513
15.2 Input/Output Pins............................................................................................................... 515
15.3 Register Descriptions......................................................................................................... 516
15.3.1 A/D Data Registers A to D (ADDRA to ADDRD) .............................................. 516
15.3.2 A/D Control/Status Register (ADCSR) ................................................................ 517
Rev. 6.00 Sep. 24, 2009 Page xx of xlvi
REJ09B0099-0600
15.4
15.5
15.6
15.7
15.8
15.3.3 A/D Control Register (ADCR) ............................................................................. 520
Interface to Bus Master ...................................................................................................... 521
Operation ........................................................................................................................... 522
15.5.1 Single Mode.......................................................................................................... 522
15.5.2 Scan Mode ............................................................................................................ 523
15.5.3 Input Sampling and A/D Conversion Time .......................................................... 524
15.5.4 External Trigger Input Timing.............................................................................. 526
Interrupt Source ................................................................................................................. 527
A/D Conversion Accuracy Definitions .............................................................................. 527
Usage Notes ....................................................................................................................... 529
15.8.1 Module Stop Mode Setting ................................................................................... 529
15.8.2 Permissible Signal Source Impedance .................................................................. 529
15.8.3 Influences on Absolute Accuracy ......................................................................... 529
15.8.4 Range of Analog Power Supply and Other Pin Settings....................................... 530
15.8.5 Notes on Board Design ......................................................................................... 530
15.8.6 Notes on Noise Countermeasures ......................................................................... 530
Section 16 D/A Converter....................................................................................533
16.1 Features.............................................................................................................................. 533
16.2 Input/Output Pins ............................................................................................................... 534
16.3 Register Descriptions ......................................................................................................... 534
16.3.1 D/A Data Registers 0, 1 (DADR0, DADR1) ........................................................ 534
16.3.2 D/A Control Register (DACR) ............................................................................. 535
16.4 Operation ........................................................................................................................... 536
16.5 Usage Notes ....................................................................................................................... 537
16.5.1 Analog Power Supply Current in Power-Down Mode.......................................... 537
16.5.2 Setting for Module Stop Mode ............................................................................. 537
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group] ...................................539
17.1 Features.............................................................................................................................. 539
17.1.1 IEBus Communications Protocol.......................................................................... 541
17.1.2 Communications Protocol..................................................................................... 543
17.1.3 Transfer Data (Data Field Contents)..................................................................... 551
17.1.4 Bit Format............................................................................................................. 555
17.2 Input/Output Pins ............................................................................................................... 556
17.3 Register Descriptions ......................................................................................................... 556
17.3.1 IEBus Control Register (IECTR).......................................................................... 557
17.3.2 IEBus Command Register (IECMR) .................................................................... 560
17.3.3 IEBus Master Control Register (IEMCR)............................................................. 561
17.3.4 IEBus Master Unit Address Register 1 (IEAR1) .................................................. 563
Rev. 6.00 Sep. 24, 2009 Page xxi of xlvi
REJ09B0099-0600
17.3.5 IEBus Master Unit Address Register 2 (IEAR2) .................................................. 564
17.3.6 IEBus Slave Address Setting Register 1 (IESA1)................................................. 564
17.3.7 IEBus Slave Address Setting Register 2 (IESA2)................................................. 565
17.3.8 IEBus Transmit Message Length Register (IETBFL) .......................................... 565
17.3.9 IEBus Transmit Buffer Register (IETBR) ............................................................ 566
17.3.10 IEBus Reception Master Address Register 1 (IEMA1) ........................................ 567
17.3.11 IEBus Reception Master Address Register 2 (IEMA2) ........................................ 568
17.3.12 IEBus Receive Control Field Register (IERCTL) ................................................ 568
17.3.13 IEBus Receive Message Length Register (IERBFL)............................................ 569
17.3.14 IEBus Receive Buffer Register (IERBR).............................................................. 570
17.3.15 IEBus Lock Address Register 1 (IELA1) ............................................................. 571
17.3.16 IEBus Lock Address Register 2 (IELA2) ............................................................. 571
17.3.17 IEBus General Flag Register (IEFLG) ................................................................. 572
17.3.18 IEBus Transmit/Runaway Status Register (IETSR) ............................................. 576
17.3.19 IEBus Transmit/Runaway Interrupt Enable Register (IEIET) .............................. 579
17.3.20 IEBus Transmit Error Flag Register (IETEF)....................................................... 580
17.3.21 IEBus Receive Status Register (IERSR)............................................................... 583
17.3.22 IEBus Receive Interrupt Enable Register (IEIER)................................................ 585
17.3.23 IEBus Receive Error Flag Register (IEREF) ........................................................ 586
17.4 Operation Descriptions ...................................................................................................... 589
17.4.1 Master Transmit Operation................................................................................... 589
17.4.2 Slave Receive Operation....................................................................................... 591
17.4.3 Master Reception .................................................................................................. 596
17.4.4 Slave Transmission............................................................................................... 599
17.5 Interrupt Sources................................................................................................................ 602
17.6 Usage Notes ....................................................................................................................... 603
17.6.1 Setting Module Stop Mode ................................................................................... 603
17.6.2 TxRDY Flag and Underrun Error ......................................................................... 603
17.6.3 RxRDY Flag and Overrun Error........................................................................... 604
17.6.4 Error Flag s in the IETEF ..................................................................................... 604
17.6.5 Error Flags in IEREF ............................................................................................ 605
17.6.6 Notes on Slave Transmission................................................................................ 606
17.6.7 Notes on DTC Specification ................................................................................. 607
17.6.8 Error Handling in Transmission............................................................................ 607
17.6.9 Power-Down Mode Operation.............................................................................. 608
17.6.10 Notes on Middle-Speed Mode .............................................................................. 608
17.6.11 Notes on Register Access ..................................................................................... 608
Section 18 Controller Area Network (HCAN) [H8S/2556 Group].................... 609
18.1 Features.............................................................................................................................. 609
Rev. 6.00 Sep. 24, 2009 Page xxii of xlvi
REJ09B0099-0600
18.2 Input/Output Pins ............................................................................................................... 611
18.3 Register Descriptions ......................................................................................................... 611
18.3.1 Master Control Register (MCR) ........................................................................... 612
18.3.2 General Status Register (GSR) ............................................................................. 613
18.3.3 Bit Configuration Register (BCR) ........................................................................ 615
18.3.4 Mailbox Configuration Register (MBCR) ............................................................ 617
18.3.5 Transmit Wait Register (TXPR) ........................................................................... 618
18.3.6 Transmit Wait Cancel Register (TXCR)............................................................... 619
18.3.7 Transmit Acknowledge Register (TXACK) ......................................................... 620
18.3.8 Abort Acknowledge Register (ABACK) .............................................................. 621
18.3.9 Receive Complete Register (RXPR)..................................................................... 622
18.3.10 Remote Request Register (RFPR)......................................................................... 623
18.3.11 Interrupt Register (IRR)........................................................................................ 624
18.3.12 Mailbox Interrupt Mask Register (MBIMR)......................................................... 628
18.3.13 Interrupt Mask Register (IMR) ............................................................................. 628
18.3.14 Receive Error Counter (REC)............................................................................... 630
18.3.15 Transmit Error Counter (TEC).............................................................................. 630
18.3.16 Unread Message Status Register (UMSR)............................................................ 630
18.3.17 Local Acceptance Filter Masks (LAFML, LAFMH)............................................ 631
18.3.18 Message Control (MC0 to MC15) ........................................................................ 634
18.3.19 Message Data (MD0 to MD15) ............................................................................ 636
18.4 Operation ........................................................................................................................... 637
18.4.1 Hardware and Software Resets ............................................................................. 637
18.4.2 Initialization after Hardware Reset ....................................................................... 637
18.4.3 Message Transmission .......................................................................................... 643
18.4.4 Message Reception ............................................................................................... 647
18.4.5 HCAN Sleep Mode............................................................................................... 651
18.4.6 HCAN Halt Mode................................................................................................. 653
18.5 Interrupts............................................................................................................................ 654
18.6 DTC Interface .................................................................................................................... 655
18.7 CAN Bus Interface............................................................................................................. 656
18.8 Usage Notes ....................................................................................................................... 656
18.8.1 Module Stop Mode Setting ................................................................................... 656
18.8.2 Reset ..................................................................................................................... 656
18.8.3 HCAN Sleep Mode............................................................................................... 657
18.8.4 Interrupts............................................................................................................... 657
18.8.5 Error Counters....................................................................................................... 657
18.8.6 Register Access..................................................................................................... 657
18.8.7 HCAN Medium-Speed Mode ............................................................................... 657
18.8.8 Register Hold in Standby Modes and Watch Mode.............................................. 657
Rev. 6.00 Sep. 24, 2009 Page xxiii of xlvi
REJ09B0099-0600
18.8.9 Usage of Bit Change Instructions ......................................................................... 658
18.8.10 HCAN TXCR Operation ...................................................................................... 658
18.8.11 HCAN Transmit Procedure .................................................................................. 659
18.8.12 Canceling HCAN Software Reset or HCAN Sleep Mode .................................... 661
18.8.13 Accessing Mailboxes in HCAN Sleep Mode........................................................ 661
Section 19 RAM .................................................................................................. 663
Section 20 Flash Memory.................................................................................... 665
20.1 Features.............................................................................................................................. 665
20.1.1 Block Diagram...................................................................................................... 667
20.1.2 Operating Mode .................................................................................................... 668
20.1.3 Mode Comparison ................................................................................................ 670
20.1.4 Flash MAT Configuration .................................................................................... 671
20.1.5 Block Division ...................................................................................................... 672
20.1.6 Programming/Erasing Interface ............................................................................ 673
20.2 Pin Configuration............................................................................................................... 675
20.3 Register Descriptions......................................................................................................... 676
20.3.1 Programming/Erasing Interface Register.............................................................. 677
20.3.2 Programming/Erasing Interface Parameter........................................................... 684
20.3.3 RAM Emulation Register (RAMER).................................................................... 696
20.3.4 Flash Vector Address Control Register (FVACR)................................................ 697
20.3.5 Flash Vector Address Data Register (FVADR) .................................................... 698
20.4 On-Board Programming Mode .......................................................................................... 699
20.4.1 Boot Mode ............................................................................................................ 699
20.4.2 User Program Mode.............................................................................................. 703
20.4.3 User Boot Mode.................................................................................................... 714
20.4.4 Procedure Program and Storable Area for Programming Data............................. 718
20.5 Protection........................................................................................................................... 726
20.5.1 Hardware Protection ............................................................................................. 726
20.5.2 Software Protection .............................................................................................. 727
20.5.3 Error Protection .................................................................................................... 727
20.6 Flash Memory Emulation in RAM .................................................................................... 729
20.7 Switching between User MAT and User Boot MAT......................................................... 732
20.8 Usage Notes ....................................................................................................................... 733
20.9 Programmer Mode ............................................................................................................. 734
20.9.1 Pin Arrangement of Socket Adapter ..................................................................... 734
20.9.2 Programmer Mode Operation ............................................................................... 736
20.9.3 Memory-Read Mode............................................................................................. 737
20.9.4 Auto-Program Mode ............................................................................................. 738
Rev. 6.00 Sep. 24, 2009 Page xxiv of xlvi
REJ09B0099-0600
20.9.5 Auto-Erase Mode.................................................................................................. 738
20.9.6 Status-Read Mode................................................................................................. 739
20.9.7 Status Polling ........................................................................................................ 739
20.9.8 Transition Time to Programmer Mode ................................................................. 740
20.9.9 Notes on Programmer Mode................................................................................. 740
20.10 Serial Communication Interface Specification for Boot Mode.......................................... 741
20.11 AC Characteristics and Timing in Programmer Mode....................................................... 767
Section 21 Clock Pulse Generator .......................................................................775
21.1 Register Descriptions ......................................................................................................... 776
21.1.1 System Clock Control Register (SCKCR) ............................................................ 776
21.1.2 Low-Power Control Register (LPWRCR) ............................................................ 777
21.2 System Clock Oscillator..................................................................................................... 780
21.2.1 Connecting Crystal Resonator .............................................................................. 780
21.2.2 External Clock Input............................................................................................. 781
21.2.3 Notes on Switching External Clock ...................................................................... 783
21.3 PLL Circuit ........................................................................................................................ 784
21.4 Medium-Speed Clock Divider ........................................................................................... 785
21.5 Bus Master Clock Selection Circuit................................................................................... 785
21.6 System Clock with IEBus .................................................................................................. 785
21.7 Subclock Oscillator............................................................................................................ 786
21.7.1 Connecting 32.768-kHz Crystal Resonator........................................................... 786
21.7.2 Handling Pins when Subclock Is Not Used .......................................................... 787
21.8 Subclock Waveform Generation Circuit............................................................................ 787
21.9 Usage Notes ....................................................................................................................... 788
21.9.1 Note on Crystal Resonator .................................................................................... 788
21.9.2 Note on Board Design........................................................................................... 788
Section 22 Power-Down Modes ..........................................................................791
22.1 Register Descriptions ......................................................................................................... 795
22.1.1 Standby Control Register (SBYCR) ..................................................................... 796
22.1.2 Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).................... 797
22.2 Medium-Speed Mode......................................................................................................... 799
22.3 Sleep Mode ........................................................................................................................ 800
22.3.1 Transition to Sleep Mode...................................................................................... 800
22.3.2 Clearing Sleep Mode ............................................................................................ 800
22.4 Software Standby Mode..................................................................................................... 801
22.4.1 Transition to Software Standby Mode .................................................................. 801
22.4.2 Clearing Software Standby Mode ......................................................................... 801
22.4.3 Oscillation Settling Time after Clearing Software Standby Mode........................ 802
Rev. 6.00 Sep. 24, 2009 Page xxv of xlvi
REJ09B0099-0600
22.5
22.6
22.7
22.8
22.9
22.4.4 Software Standby Mode Application Example..................................................... 802
Hardware Standby Mode ................................................................................................... 804
22.5.1 Transition to Hardware Standby Mode................................................................. 804
22.5.2 Clearing Hardware Standby Mode........................................................................ 804
22.5.3 Hardware Standby Mode Timing.......................................................................... 804
Module Stop Mode ............................................................................................................ 805
Watch Mode....................................................................................................................... 806
22.7.1 Transition to Watch Mode .................................................................................... 806
22.7.2 Clearing Watch Mode........................................................................................... 806
φ Clock Output Disabled Function .................................................................................... 807
Usage Notes ....................................................................................................................... 808
22.9.1 I/O Port Status....................................................................................................... 808
22.9.2 Current Consumption during Oscillation Settling Wait Period ............................ 808
22.9.3 DTC Module Stop................................................................................................. 808
22.9.4 On-Chip Peripheral Module Interrupt................................................................... 808
22.9.5 Writing to MSTPCR ............................................................................................. 808
22.9.6 Entering Watch Mode and DTC Module Stop...................................................... 809
Section 23 List of Registers................................................................................. 811
23.1 Register Addresses (in address order)................................................................................ 812
23.2 Register Bits....................................................................................................................... 832
23.3 Register States in Each Operating Mode ........................................................................... 853
Section 24 Electrical Characteristics ................................................................... 871
24.1
24.2
24.3
24.4
Power Supply Voltage and Operating Frequency Range................................................... 871
Absolute Maximum Ratings .............................................................................................. 873
DC Characteristics ............................................................................................................. 874
AC Characteristics ............................................................................................................. 882
24.4.1 Power-On/Off Timing........................................................................................... 882
24.4.2 Clock Timing ........................................................................................................ 884
24.4.3 Control Signal Timing .......................................................................................... 886
24.4.4 Bus Timing ........................................................................................................... 889
24.4.5 Timing of On-Chip Peripheral Modules ............................................................... 895
24.5 A/D Conversion Characteristics ........................................................................................ 903
24.6 D/A Conversion Characteristics ........................................................................................ 904
24.7 Flash Memory Characteristics ........................................................................................... 905
Appendix
A.
B.
......................................................................................................... 907
I/O Port States in Each Pin State........................................................................................ 907
Product Codes .................................................................................................................... 911
Rev. 6.00 Sep. 24, 2009 Page xxvi of xlvi
REJ09B0099-0600
C.
Package Dimensions .......................................................................................................... 912
Main Revisions for This Edition..........................................................................915
Index
.........................................................................................................923
Rev. 6.00 Sep. 24, 2009 Page xxvii of xlvi
REJ09B0099-0600
Rev. 6.00 Sep. 24, 2009 Page xxviii of xlvi
REJ09B0099-0600
Figures
Sction 1 Overview
Figure 1.1 Internal Block Diagram of H8S/2556 Group .............................................................. 3
Figure 1.2 Internal Block Diagram of H8S/2552 Group .............................................................. 4
Figure 1.3 Internal Block Diagram of H8S/2506 Group .............................................................. 5
Figure 1.4 Pin Arrangement of H8S/2556 Group (FP-144J and FP-144JV) ................................ 6
Figure 1.5 Pin Arrangement of H8S/2552 Group (FP-144J and FP-144JV) ................................ 7
Figure 1.6 Pin Arrangement of H8S/2506 Group (FP-144J and FP-144JV) ................................ 8
Figure 1.7 Pin Arrangement of H8S/2552 Group (BP-176V) ...................................................... 9
Figure 1.8 Pin Arrangement of H8S/2506 Group (BP-176V) .................................................... 10
Section 2 CPU
Figure 2.1 Exception Vector Table (Normal Mode)................................................................... 29
Figure 2.2 Stack Structure in Normal Mode............................................................................... 29
Figure 2.3 Exception Vector Table (Advanced Mode)............................................................... 30
Figure 2.4 Stack Structure in Advanced Mode........................................................................... 31
Figure 2.5 Memory Map............................................................................................................. 32
Figure 2.6 CPU Registers ........................................................................................................... 33
Figure 2.7 Usage of General Registers ....................................................................................... 34
Figure 2.8 Stack Status ............................................................................................................... 35
Figure 2.9 General Register Data Formats (1)............................................................................ 38
Figure 2.9 General Register Data Formats (2)............................................................................ 39
Figure 2.10 Memory Data Formats .............................................................................................. 40
Figure 2.11 Instruction Formats (Examples) ................................................................................ 52
Figure 2.12 Branch Address Specification in Memory Indirect Mode......................................... 56
Figure 2.13 State Transitions........................................................................................................ 60
Figure 2.14 Flowchart of Access Method for Registers with Write-Only Bits............................. 64
Section 3 MCU Operating Modes
Figure 3.1 Address Map of H8S/2556, H8S/2552, and H8S/2506 ............................................. 72
Figure 3.2 Address Map of H8S/2551 ........................................................................................ 73
Figure 3.3 Address Map of H8S/2505 ........................................................................................ 74
Section 4 Exception Handling
Figure 4.1 Reset Sequence (Advanced Mode with On-Chip ROM Enabled)............................. 78
Figure 4.2 Stack State after Exception Handling (Advanced Mode).......................................... 82
Figure 4.3 Operation when SP Value Is Odd.............................................................................. 83
Rev. 6.00 Sep. 24, 2009 Page xxix of xlvi
REJ09B0099-0600
Section 5 Interrupt Controller
Figure 5.1 Block Diagram of Interrupt Controller...................................................................... 86
Figure 5.2 Block Diagram of IRQ7 to IRQ0 Interrupts.............................................................. 94
Figure 5.3 Set Timing for IRQ7F to IRQ0F ............................................................................... 95
Figure 5.4 Block Diagram of Interrupt Control Operation ....................................................... 101
Figure 5.5 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0 . 104
Figure 5.6 Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 2 . 106
Figure 5.7 Interrupt Exception Handling.................................................................................. 108
Figure 5.8 DTC and Interrupt Controller.................................................................................. 111
Figure 5.9 Contention between Interrupt Generation and Disabling ........................................ 113
Section 6 PC Break Controller (PBC)
Figure 6.1 Block Diagram of PC Break Controller .................................................................. 116
Figure 6.2 Operation in Power-Down Mode Transitions ......................................................... 120
Section 7 Bus Controller
Figure 7.1 Block Diagram of Bus Controller ........................................................................... 124
Figure 7.2 Overview of Area Divisions.................................................................................... 135
Figure 7.3 CSn Signal Output Timing (n = 0 to 7) ................................................................... 138
Figure 7.4 On-Chip Memory Access Cycle ............................................................................. 139
Figure 7.5 Pin States during On-Chip Memory Access............................................................ 140
Figure 7.6 On-Chip Peripheral Module Access Cycle ............................................................. 140
Figure 7.7 Pin States during On-Chip Peripheral Module Access............................................ 141
Figure 7.8 On-Chip Port H, Port J, and IIC2 Module Access Cycle ........................................ 141
Figure 7.9 Pin States during On-Chip Port H, Port J, and IIC2 Module Access ...................... 142
Figure 7.10 On-Chip IEB Module Access Cycle ....................................................................... 142
Figure 7.11 Pin States during On-Chip IEB Module Access...................................................... 143
Figure 7.12 On-Chip HCAN Module Access Cycle................................................................... 143
Figure 7.13 Pin States during On-Chip HCAN Module Access................................................. 144
Figure 7.14 Access Sizes and Data Alignment Control (8-Bit Access Space) ........................... 145
Figure 7.15 Access Sizes and Data Alignment Control (16-Bit Access Space) ......................... 146
Figure 7.16 Bus Timing for 8-Bit 2-State Access Space ............................................................ 147
Figure 7.17 Bus Timing for 8-Bit 3-State Access Space ............................................................ 148
Figure 7.18 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte Access)...... 149
Figure 7.19 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte Access) ....... 150
Figure 7.20 Bus Timing for 16-Bit 2-State Access Space (3) (Word Access) ........................... 151
Figure 7.21 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byte Access)...... 152
Figure 7.22 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte Access) ....... 153
Figure 7.23 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access) ........................... 154
Figure 7.24 Example of Wait State Insertion Timing................................................................. 156
Rev. 6.00 Sep. 24, 2009 Page xxx of xlvi
REJ09B0099-0600
Figure 7.25
Figure 7.26
Figure 7.27
Figure 7.28
Figure 7.29
Figure 7.30
Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 1).................. 158
Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0).................. 158
Example of Idle Cycle Operation (1) ...................................................................... 160
Example of Idle Cycle Operation (2) ...................................................................... 161
Relationship between Chip Select (CS) and Read (RD) ......................................... 162
Bus Mastership Released State Transition Timing.................................................. 164
Section 8 Data Transfer Controller (DTC)
Figure 8.1 Block Diagram of DTC ........................................................................................... 168
Figure 8.2 Block Diagram of DTC Activation Source Control ................................................ 175
Figure 8.3 Location of DTC Register Information in Address Space....................................... 176
Figure 8.4 Correspondence between DTC Vector Address and Register Information ............. 177
Figure 8.5 Flowchart of DTC Operation .................................................................................. 181
Figure 8.6 Memory Mapping in Normal Mode ........................................................................ 182
Figure 8.7 Memory Mapping in Repeat Mode ......................................................................... 183
Figure 8.8 Memory Mapping in Block Transfer Mode ............................................................ 184
Figure 8.9 Chain Transfer Operation........................................................................................ 185
Figure 8.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode) ................... 186
Figure 8.11 DTC Operation Timing (Example in Block Transfer Mode, with Block Size of 2)187
Figure 8.12 DTC Operation Timing (Example of Chain Transfer) ............................................ 187
Section 9 I/O Ports
Figure 9.1 Types of Open Drain Outputs ................................................................................. 212
Section 10 16-Bit Timer Pulse Unit (TPU)
Figure 10.1 Block Diagram of TPU ........................................................................................... 270
Figure 10.2 Example of Counter Operation Setting Procedure .................................................. 307
Figure 10.3 Free-Running Counter Operation............................................................................ 308
Figure 10.4 Periodic Counter Operation..................................................................................... 309
Figure 10.5 Example of Setting Procedure for Waveform Output by Compare Match.............. 310
Figure 10.6 Example of 0 Output/1 Output Operation ............................................................... 311
Figure 10.7 Example of Toggle Output Operation ..................................................................... 311
Figure 10.8 Example of Input Capture Operation Setting Procedure ......................................... 312
Figure 10.9 Example of Input Capture Operation ...................................................................... 313
Figure 10.10 Example of Synchronous Operation Setting Procedure .......................................... 314
Figure 10.11 Example of Synchronous Operation........................................................................ 315
Figure 10.12 Compare Match Buffer Operation........................................................................... 316
Figure 10.13 Input Capture Buffer Operation .............................................................................. 316
Figure 10.14 Example of Buffer Operation Setting Procedure..................................................... 316
Figure 10.15 Example of Buffer Operation (1) ............................................................................ 317
Rev. 6.00 Sep. 24, 2009 Page xxxi of xlvi
REJ09B0099-0600
Figure 10.16 Example of Buffer Operation (2) ............................................................................ 318
Figure 10.17 Cascaded Operation Setting Procedure ................................................................... 319
Figure 10.18 Example of Cascaded Operation (1) ....................................................................... 319
Figure 10.19 Example of Cascaded Operation (2) ....................................................................... 320
Figure 10.20 Example of PWM Mode Setting Procedure ............................................................ 322
Figure 10.21 Example of PWM Mode Operation (1)................................................................... 323
Figure 10.22 Example of PWM Mode Operation (2)................................................................... 323
Figure 10.23 Example of PWM Mode Operation (3)................................................................... 324
Figure 10.24 Example of Phase Counting Mode Setting Procedure ............................................ 326
Figure 10.25 Example of Phase Counting Mode 1 Operation ...................................................... 327
Figure 10.26 Example of Phase Counting Mode 2 Operation ...................................................... 328
Figure 10.27 Example of Phase Counting Mode 3 Operation ...................................................... 329
Figure 10.28 Example of Phase Counting Mode 4 Operation ...................................................... 330
Figure 10.29 Phase Counting Mode Application Example .......................................................... 332
Figure 10.30 Count Timing in Internal Clock Operation ............................................................. 335
Figure 10.31 Count Timing in External Clock Operation ............................................................ 335
Figure 10.32 Output Compare Output Timing ............................................................................. 336
Figure 10.33 Input Capture Input Signal Timing ......................................................................... 336
Figure 10.34 Counter Clear Timing (Compare Match) ................................................................ 337
Figure 10.35 Counter Clear Timing (Input Capture).................................................................... 337
Figure 10.36 Buffer Operation Timing (Compare Match) ........................................................... 338
Figure 10.37 Buffer Operation Timing (Input Capture) ............................................................... 338
Figure 10.38 TGI Interrupt Timing (Compare Match) ................................................................. 339
Figure 10.39 TGI Interrupt Timing (Input Capture)..................................................................... 340
Figure 10.40 TCIV Interrupt Setting Timing ............................................................................... 340
Figure 10.41 TCIU Interrupt Setting Timing ............................................................................... 341
Figure 10.42 Timing for Status Flag Clearing by CPU ................................................................ 342
Figure 10.43 Timing for Status Flag Clearing by DTC Activation .............................................. 342
Figure 10.44 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode .................. 343
Figure 10.45 Contention between TCNT Write and Clear Operations......................................... 344
Figure 10.46 Contention between TCNT Write and Increment Operations ................................. 345
Figure 10.47 Contention between TGR Write and Compare Match ............................................ 346
Figure 10.48 Contention between Buffer Register Write and Compare Match............................ 347
Figure 10.49 Contention between TGR Read and Input Capture ................................................. 348
Figure 10.50 Contention between TGR Write and Input Capture ................................................ 349
Figure 10.51 Contention between Buffer Register Write and Input Capture ............................... 350
Figure 10.52 Contention between Overflow and Counter Clearing ............................................. 351
Figure 10.53 Contention between TCNT Write and Overflow .................................................... 352
Rev. 6.00 Sep. 24, 2009 Page xxxii of xlvi
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Figure 11.1 Block Diagram of 8-Bit Timer Module................................................................... 354
Figure 11.2 Example of Pulse Output......................................................................................... 364
Figure 11.3 Count Timing for Internal Clock Input ................................................................... 365
Figure 11.4 Count Timing for External Clock Input .................................................................. 365
Figure 11.5 Timing of CMF Flag Setting ................................................................................... 366
Figure 11.6 Timing of Timer Output.......................................................................................... 366
Figure 11.7 Timing of Compare-Match Clear ............................................................................ 367
Figure 11.8 Timing of Clearing by External Reset Input ........................................................... 367
Figure 11.9 Timing of OVF Setting ........................................................................................... 368
Figure 11.10 Contention between TCNT Write and Clear ........................................................... 371
Figure 11.11 Contention between TCNT Write and Increment.................................................... 372
Figure 11.12 Contention between TCOR Write and Compare-Match ......................................... 373
Section 12
Figure 12.1
Figure 12.1
Figure 12.2
Figure 12.3
Figure 12.4
Figure 12.5
Figure 12.6
Figure 12.7
Figure 12.8
Watchdog Timer (WDT)
Block Diagram of WDT_0 (1) ................................................................................ 378
Block Diagram of WDT_1 (2) ................................................................................ 379
Watchdog Timer Mode Operation .......................................................................... 387
Interval Timer Mode Operation .............................................................................. 388
Timing of OVF Setting ........................................................................................... 388
Timing of WOVF Setting........................................................................................ 389
Writing to TCNT and TCSR (WDT_0)................................................................... 390
Writing to RSTCSR ................................................................................................ 391
Contention between TCNT Write and Increment.................................................... 392
Section 13 Serial Communication Interface (SCI)
Figure 13.1 Block Diagram of SCI............................................................................................. 396
Figure 13.2 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity,
Two Stop Bits) ........................................................................................................ 425
Figure 13.3 Receive Data Sampling Timing in Asynchronous Mode ........................................ 427
Figure 13.4 Relationship between Output Clock and Transfer Data Phase
(Asynchronous Mode)............................................................................................. 428
Figure 13.5 Sample SCI Initialization Flowchart ....................................................................... 429
Figure 13.6 Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................... 430
Figure 13.7 Sample Serial Transmission Flowchart ................................................................... 431
Figure 13.8 Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit) .................................................... 432
Figure 13.9 Sample Serial Reception Data Flowchart (1) .......................................................... 434
Rev. 6.00 Sep. 24, 2009 Page xxxiii of xlvi
REJ09B0099-0600
Figure 13.9 Sample Serial Reception Data Flowchart (2) .......................................................... 435
Figure 13.10 Example of Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A) ............................................ 437
Figure 13.11 Sample Multiprocessor Serial Transmission Flowchart.......................................... 439
Figure 13.12 Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit) ............................... 441
Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (1).......................................... 442
Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (2).......................................... 443
Figure 13.14 Data Format in Clocked Synchronous Communication (For LSB-First) ................ 444
Figure 13.15 Sample SCI Initialization Flowchart ....................................................................... 445
Figure 13.16 Sample SCI Transmission Operation in Clocked Synchronous Mode.................... 447
Figure 13.17 Sample Serial Transmission Flowchart................................................................... 448
Figure 13.18 Example of SCI Operation in Reception................................................................. 449
Figure 13.19 Sample Serial Reception Flowchart ........................................................................ 450
Figure 13.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations ........ 452
Figure 13.21 (1) Schematic Diagram of Smart Card Interface Pin Connections
(Channels 0, 1, 3, and 4) .................................................................................... 453
Figure 13.21 (2) Schematic Diagram of Smart Card Interface Pin Connections
(Channel 2) ........................................................................................................ 454
Figure 13.22 Normal Smart Card Interface Data Format ............................................................. 454
Figure 13.23 Direct Convention (SDIR = SINV = O/E = 0) ........................................................ 455
Figure 13.24 Inverse Convention (SDIR = SINV = O/E = 1) ...................................................... 455
Figure 13.25 Receive Data Sampling Timing in Smart Card Interface Mode
(Using Clock of 372 Times the Transfer Rate) ....................................................... 457
Figure 13.26 Retransfer Operation in SCI Transmit Mode .......................................................... 459
Figure 13.27 TEND Flag Generation Timing in Transmission Operation ................................... 459
Figure 13.28 Example of Transmission Processing Flow ............................................................ 460
Figure 13.29 Retransfer Operation in SCI Receive Mode............................................................ 462
Figure 13.30 Example of Reception Processing Flow.................................................................. 462
Figure 13.31 Timing for Fixing Clock Output Level ................................................................... 463
Figure 13.32 Clock Halt and Restart Procedure ........................................................................... 464
Figure 13.33 Example of Clocked Synchronous Transmission by DTC...................................... 468
Figure 13.34 Sample Flowchart for Mode Transition during Transmission................................. 469
Figure 13.35 Asynchronous Transmission Using Internal Clock................................................. 469
Figure 13.36 Clocked Synchronous Transmission Using Internal Clock..................................... 470
Figure 13.37 Sample Flowchart for Mode Transition during Reception...................................... 471
Figure 13.38 Operation when Switching from SCK Pin to Port Pin ............................................ 472
Figure 13.39 Operation when Switching from SCK Pin to Port Pin
(Example of Preventing Low-Level Output)........................................................... 473
Rev. 6.00 Sep. 24, 2009 Page xxxiv of xlvi
REJ09B0099-0600
Section 14 I2C Bus Interface 2 (IIC2)
Figure 14.1 Block Diagram of I2C Bus Interface 2..................................................................... 477
Figure 14.2 External Circuit Connections of I/O Pins................................................................ 478
Figure 14.3 I2C Bus Formats ...................................................................................................... 492
Figure 14.4 I2C Bus Timing........................................................................................................ 492
Figure 14.5 Master Transmit Mode Operation Timing (1)......................................................... 494
Figure 14.6 Master Transmit Mode Operation Timing (2)......................................................... 494
Figure 14.7 Master Receive Mode Operation Timing (1) .......................................................... 496
Figure 14.8 Master Receive Mode Operation Timing (2) .......................................................... 497
Figure 14.9 Slave Transmit Mode Operation Timing (1) ........................................................... 498
Figure 14.10 Slave Transmit Mode Operation Timing (2) ........................................................... 499
Figure 14.11 Slave Receive Mode Operation Timing (1)............................................................. 500
Figure 14.12 Slave Receive Mode Operation Timing (2)............................................................. 501
Figure 14.13 Clocked Synchronous Serial Transfer Format......................................................... 501
Figure 14.14 Transmit Mode Operation Timing .......................................................................... 502
Figure 14.15 Receive Mode Operation Timing ............................................................................ 503
Figure 14.16 Block Diagram of Noise Canceler........................................................................... 504
Figure 14.17 Sample Flowchart for Master Transmit Mode ........................................................ 505
Figure 14.18 Sample Flowchart for Master Receive Mode .......................................................... 506
Figure 14.19 Sample Flowchart for Slave Transmit Mode........................................................... 507
Figure 14.20 Sample Flowchart for Slave Receive Mode ............................................................ 508
Figure 14.21 The Timing of the Bit Synchronous Circuit ............................................................ 510
Section 15 A/D Converter
Figure 15.1 Block Diagram of A/D Converter ........................................................................... 514
Figure 15.2 Access to ADDR (When Reading H'AA40) ........................................................... 521
Figure 15.3 A/D Conversion Timing (Single-Chip Mode, Channel 1 Selected) ........................ 523
Figure 15.4 A/D Conversion Timing (Scan Mode, Channels AN0 to AN2 Selected)................ 524
Figure 15.5 A/D Conversion Timing.......................................................................................... 525
Figure 15.6 External Trigger Input Timing ................................................................................ 526
Figure 15.7 A/D Conversion Accuracy Definitions ................................................................... 528
Figure 15.8 A/D Conversion Accuracy Definitions ................................................................... 528
Figure 15.9 Example of Analog Input Circuit ............................................................................ 530
Figure 15.10 Example of Analog Input Protection Circuit........................................................... 531
Figure 15.11 Analog Input Pin Equivalent Circuit ....................................................................... 532
Section 16 D/A Converter
Figure 16.1 Block Diagram of D/A Converter ........................................................................... 533
Figure 16.2 D/A Converter Operation Example ......................................................................... 537
Rev. 6.00 Sep. 24, 2009 Page xxxv of xlvi
REJ09B0099-0600
Section 17
Figure 17.1
Figure 17.2
Figure 17.3
Figure 17.4
Figure 17.5
Figure 17.6
Figure 17.7
IEBus™ Controller (IEB) [H8S/2552 Group]
Block Diagram of IEB ............................................................................................ 540
Transfer Signal Format ........................................................................................... 544
Bit Configuration of Slave Status (SSR)................................................................. 553
Locked Address Configuration ............................................................................... 554
IEBus Bit Format (Conceptual Diagram)................................................................ 555
Transmission Signal Format and Registers in Data Transfer .................................. 567
Relationship between Transmission Signal Format and Registers in IEBus Data
Reception ................................................................................................................ 570
Figure 17.8 Master Transmit Operation Timing......................................................................... 591
Figure 17.9 Slave Reception Operation Timing ......................................................................... 594
Figure 17.10 Error Occurrence in the Broadcast Reception (DEE = 1) ....................................... 595
Figure 17.11 Master Receive Operation Timing .......................................................................... 598
Figure 17.12 Slave Transmit Operation Timing........................................................................... 601
Figure 17.13 Relationships among Transfer Interrupt Sources .................................................... 602
Figure 17.14 Relationships among Receive Interrupt Sources..................................................... 602
Figure 17.15 Error Processing in Transfer ................................................................................... 607
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Figure 18.1 HCAN Block Diagram............................................................................................ 610
Figure 18.2 Message Control Register Configuration ................................................................ 634
Figure 18.3 Standard Format ...................................................................................................... 634
Figure 18.4 Extended Format ..................................................................................................... 634
Figure 18.5 Message Data Configuration................................................................................... 636
Figure 18.6 Hardware Reset Flowchart ...................................................................................... 638
Figure 18.7 Software Reset Flowchart ....................................................................................... 639
Figure 18.8 Detailed Description of One Bit.............................................................................. 640
Figure 18.9 Transmission Flowchart .......................................................................................... 644
Figure 18.10 Transmit Message Cancellation Flowchart ............................................................. 646
Figure 18.11 Reception Flowchart ............................................................................................... 648
Figure 18.12 Unread Message Overwrite Flowchart.................................................................... 651
Figure 18.13 HCAN Sleep Mode Flowchart ................................................................................ 652
Figure 18.14 HCAN Halt Mode Flowchart .................................................................................. 653
Figure 18.15 DTC Transfer Flowchart ......................................................................................... 655
Figure 18.16 High-Speed Interface Using PCA82C250............................................................... 656
Figure 18.17 HCAN Transmit Procedure..................................................................................... 660
Section 20 Flash Memory
Figure 20.1 Block Diagram of Flash Memory............................................................................ 667
Figure 20.2 Mode Transition of Flash Memory ......................................................................... 668
Rev. 6.00 Sep. 24, 2009 Page xxxvi of xlvi
REJ09B0099-0600
Figure 20.3 Flash Memory Configuration .................................................................................. 671
Figure 20.4 Block Division of User MAT.................................................................................. 672
Figure 20.5 Overview of User Procedure Program .................................................................... 673
Figure 20.6 System Configuration in Boot Mode....................................................................... 699
Figure 20.7 Automatic-Bit-Rate Adjustment Operation of SCI ................................................. 700
Figure 20.8 Overview of Boot Mode State Transition Diagram................................................. 702
Figure 20.9 Programming/Erasing Overview Flow.................................................................... 703
Figure 20.10 RAM Map when Programming/Erasing Is Executed .............................................. 704
Figure 20.11 Programming Procedure.......................................................................................... 705
Figure 20.12 Erasing Procedure ................................................................................................... 711
Figure 20.13 Sample Procedure of Repeating RAM Emulation, Erasing, and Programming
(Overview) .............................................................................................................. 713
Figure 20.14 Procedure for Programming User MAT in User Boot Mode .................................. 715
Figure 20.15 Procedure for Erasing User MAT in User Boot Mode ............................................ 717
Figure 20.16 Transitions to Error-Protection State....................................................................... 728
Figure 20.17 Emulation of Flash Memory in RAM ..................................................................... 729
Figure 20.18 Example of a RAM-Overlap Operation .................................................................. 730
Figure 20.19 Programming of the Data after Tuning ................................................................... 731
Figure 20.20 Switching between the User MAT and User Boot MAT ........................................ 732
Figure 20.21 On-Chip Flash Memory Map .................................................................................. 734
Figure 20.22 Pin arrangement of Socket Adapter......................................................................... 735
Figure 20.23 Boot Program States................................................................................................ 742
Figure 20.24 Bit-Rate-Adjustment Sequence ............................................................................... 743
Figure 20.25 Communication Protocol Format ............................................................................ 744
Figure 20.26 New Bit-Rate Selection Sequence........................................................................... 754
Figure 20.27 Programming Sequence........................................................................................... 758
Figure 20.28 Erasure Sequence .................................................................................................... 761
Figure 20.29 Memory Read Timing after Command Programming ............................................ 767
Figure 20.30 Waveform of Transition from Memory-Read Mode to Other Mode....................... 768
Figure 20.31 Waveform of CE, OE Enable State Read................................................................ 769
Figure 20.32 Waveform of CE, OE Clock System Read.............................................................. 769
Figure 20.33 Waveform of Automatic Programming Mode......................................................... 770
Figure 20.34 Waveform in Auto-Erase Mode .............................................................................. 771
Figure 20.35 Waveform in Status-Read Mode ............................................................................. 772
Figure 20.36 Oscillation Stabilized Time, Programmer Mode Setup Time and Power Falling
Sequence ................................................................................................................. 773
Section 21 Clock Pulse Generator
Figure 21.1 Block Diagram of Clock Pulse Generator ............................................................... 775
Figure 21.2 Connection of Crystal Resonator (Example)........................................................... 780
Rev. 6.00 Sep. 24, 2009 Page xxxvii of xlvi
REJ09B0099-0600
Figure 21.3 Crystal Resonator Equivalent Circuit...................................................................... 780
Figure 21.4 External Clock Input (Examples) ............................................................................ 781
Figure 21.5 External Clock Input Timing................................................................................... 782
Figure 21.6 External Clock Switching Circuit (Examples) ........................................................ 783
Figure 21.7 External Clock Switching Timing (Examples)........................................................ 784
Figure 21.8 Connection Example of 32.768-kHz Crystal Resonator ......................................... 786
Figure 21.9 Equivalent Circuit for 32.768-kHz Crystal Resonator ............................................ 786
Figure 21.10 Pin Handling when Subclock Is Not Used .............................................................. 787
Figure 21.11 Note on Board Design of Oscillator Circuit............................................................ 788
Figure 21.12 Recommended Connection Circuit between Power Supply Pins and Vss Pin ........ 789
Section 22
Figure 22.1
Figure 22.2
Figure 22.3
Figure 22.4
Power-Down Modes
Mode Transition Diagram ....................................................................................... 794
Medium-Speed Mode Transition and Clearance Timing ........................................ 800
Software Standby Mode Application Example ....................................................... 803
Hardware Standby Mode Timing............................................................................ 805
Section 24 Electrical Characteristics
Figure 24.1 (1) Power Supply Voltage and Operating Ranges
(H8S/2552 Group, H8S/2506 Group) ................................................................. 871
Figure 24.1 (2) Power Supply Voltage and Operating Ranges (H8S/2556 Group) ..................... 872
Figure 24.2 Output Load Circuit ................................................................................................ 882
Figure 24.3 Power-On/Off Timing............................................................................................. 883
Figure 24.4 Power-On Timing.................................................................................................... 883
Figure 24.5 System Clock Timing.............................................................................................. 885
Figure 24.6 Oscillator Settling Timing....................................................................................... 886
Figure 24.7 Reset Input Timing.................................................................................................. 887
Figure 24.8 Interrupt Input Timing............................................................................................. 888
Figure 24.9 Basic Bus Timing: Two-State Access ..................................................................... 891
Figure 24.10 Basic Bus Timing: Three-State Access ................................................................... 892
Figure 24.11 Basic Bus Timing: Three-State Access, One Wait.................................................. 893
Figure 24.12 Burst ROM Access Timing: Two-State Access ...................................................... 894
Figure 24.13 External Bus-Released Timing................................................................................ 894
Figure 24.14 I/O Port Input/Output Timing ................................................................................. 897
Figure 24.15 TPU Input/Output Timing....................................................................................... 898
Figure 24.16 TPU Clock Input Timing ........................................................................................ 898
Figure 24.17 8-Bit Timer Output Timing ..................................................................................... 898
Figure 24.18 8-Bit Timer Clock Input Timing ............................................................................. 898
Figure 24.19 8-Bit Timer Reset Input Timing.............................................................................. 899
Figure 24.20 WDT_1 Output Timing........................................................................................... 899
Rev. 6.00 Sep. 24, 2009 Page xxxviii of xlvi
REJ09B0099-0600
Figure 24.21 SCK Clock Input Timing ........................................................................................ 899
Figure 24.22 SCI Input/Output Timing/Synchronous Mode ........................................................ 899
Figure 24.23 External Trigger Input Timing for A/D Converter.................................................. 900
Figure 24.24 HCAN Input/Output Timing ................................................................................... 900
Figure 24.25 I2C Bus Interface 2 Input/Output Timing ................................................................ 902
Appendix
Figure C.1
Figure C.2
FP-144J and FP-144JV Package Dimensions ......................................................... 912
BP-176V Package Dimensions ............................................................................... 913
Rev. 6.00 Sep. 24, 2009 Page xxxix of xlvi
REJ09B0099-0600
Rev. 6.00 Sep. 24, 2009 Page xl of xlvi
REJ09B0099-0600
Tables
Section 1 Overview
Table 1.1
Pin Arrangements in Operating Mode....................................................................... 11
Table 1.2
Pin Functions............................................................................................................. 17
Section 2 CPU
Table 2.1
Instruction Classification........................................................................................... 41
Table 2.2
Operation Notation.................................................................................................... 42
Table 2.3
Data Transfer Instructions ......................................................................................... 43
Table 2.4
Arithmetic Operations Instructions (1)...................................................................... 44
Table 2.4
Arithmetic Operations Instructions (2)...................................................................... 45
Table 2.5
Logic Operations Instructions ................................................................................... 46
Table 2.6
Shift Instructions ....................................................................................................... 46
Table 2.7
Bit Manipulation Instructions (1) .............................................................................. 47
Table 2.7
Bit Manipulation Instructions (2) .............................................................................. 48
Table 2.8
Branch Instructions ................................................................................................... 49
Table 2.9
System Control Instructions ...................................................................................... 50
Table 2.10 Block Data Transfer Instructions .............................................................................. 51
Table 2.11 Addressing Modes..................................................................................................... 53
Table 2.12 Absolute Address Access Ranges ............................................................................. 54
Table 2.13 Effective Address Calculation (1) ............................................................................. 57
Table 2.13 Effective Address Calculation (2) ............................................................................. 58
Section 3 MCU Operating Modes
Table 3.1
MCU Operating Mode Selection............................................................................... 67
Table 3.2
Pin Function in Each Operating Mode ...................................................................... 71
Section 4 Exception Handling
Table 4.1
Exception Types and Priority .................................................................................... 75
Table 4.2
Exception Handling Vector Table ............................................................................. 76
Table 4.3
Types of Reset........................................................................................................... 77
Table 4.4
State of CCR and EXR after Trace Exception Handling........................................... 80
Table 4.5
State of CCR and EXR after Trap Instruction Exception Handling .......................... 81
Section 5 Interrupt Controller
Table 5.1
Pin Configuration ...................................................................................................... 87
Table 5.2
Interrupt Sources, Vector Addresses, and Interrupt Priorities ................................... 96
Rev. 6.00 Sep. 24, 2009 Page xli of xlvi
REJ09B0099-0600
Table 5.3
Table 5.4
Table 5.5
Table 5.6
Table 5.7
Table 5.8
Table 5.9
Interrupt Control Modes.......................................................................................... 100
Interrupts Selected in Each Interrupt Control Mode (1).......................................... 102
Interrupts Selected in Each Interrupt Control Mode (2).......................................... 102
Operations and Control Signal Functions in Each Interrupt Control Mode ............ 103
Interrupt Response Times (States) .......................................................................... 109
Number of States in Interrupt Handling Routine Execution Status......................... 110
Interrupt Source Selection and Clear Control ......................................................... 112
Section 7 Bus Controller
Table 7.1
Pin Configuration .................................................................................................... 125
Table 7.2
Bus Specifications for Each Area (Basic Bus Interface)......................................... 136
Table 7.3
Data Buses Used and Valid Strobes ........................................................................ 146
Table 7.4
Pin States in Idle Cycle ........................................................................................... 162
Table 7.5
Pin States in Bus Mastership Released State........................................................... 163
Section 8 Data Transfer Controller (DTC)
Table 8.1
Activation Source and DTCER Clearing ................................................................ 175
Table 8.2
Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs................. 178
Table 8.3
Register Function in Normal Mode......................................................................... 182
Table 8.4
Register Function in Repeat Mode.......................................................................... 183
Table 8.5
Register Function in Block Transfer Mode............................................................. 184
Table 8.6
DTC Execution Status............................................................................................. 188
Table 8.7
Number of States Required for Each Execution Status........................................... 188
Section 9 I/O Ports
Table 9.1
Port Functions ......................................................................................................... 194
Table 9.2
Input Pull-Up MOS States (Port A) ........................................................................ 232
Table 9.3
Input Pull-Up MOS States (Port B)......................................................................... 238
Table 9.4
Input Pull-Up MOS States (Port C)......................................................................... 242
Table 9.5
Input Pull-Up MOS States (Port D) ........................................................................ 246
Table 9.6
Input Pull-Up MOS States (Port E)......................................................................... 250
Table 9.7
Examples of Ways to Handle Unused Input Pins.................................................... 265
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.1 TPU Functions ........................................................................................................ 268
Table 10.2 TPU Pins ................................................................................................................. 271
Table 10.3 CCLR0 to CCLR2 (channels 0 and 3)..................................................................... 277
Table 10.4 CCLR0 to CCLR2 (channels 1, 2, 4, and 5)............................................................ 277
Table 10.5 TPSC0 to TPSC2 (channel 0).................................................................................. 278
Table 10.6 TPSC0 to TPSC2 (channel 1).................................................................................. 278
Rev. 6.00 Sep. 24, 2009 Page xlii of xlvi
REJ09B0099-0600
Table 10.7
Table 10.8
Table 10.9
Table 10.10
Table 10.11
Table 10.12
Table 10.13
Table 10.14
Table 10.15
Table 10.16
Table 10.17
Table 10.18
Table 10.19
Table 10.20
Table 10.21
Table 10.22
Table 10.23
Table 10.24
Table 10.25
Table 10.26
Table 10.27
Table 10.28
Table 10.29
Table 10.30
Table 10.31
Table 10.32
Table 10.33
Table 10.34
Table 10.35
Table 10.36
TPSC0 to TPSC2 (channels 2) ................................................................................ 279
TPSC0 to TPSC2 (channel 3).................................................................................. 279
TPSC0 to TPSC2 (channel 4).................................................................................. 280
TPSC0 to TPSC2 (channel 5).................................................................................. 280
MD0 to MD3........................................................................................................... 282
TIORH_0 ................................................................................................................ 284
TIORL_0 ................................................................................................................. 285
TIOR_1 ................................................................................................................... 286
TIOR_2 ................................................................................................................... 287
TIORH_3 ................................................................................................................ 288
TIORL_3 ................................................................................................................. 289
TIOR_4 ................................................................................................................... 290
TIOR_5 ................................................................................................................... 291
TIORH_0 ................................................................................................................ 292
TIORL_0 ................................................................................................................. 293
TIOR_1 ................................................................................................................... 294
TIOR_2 ................................................................................................................... 295
TIORH_3 ................................................................................................................ 296
TIORL_3 ................................................................................................................. 297
TIOR_4 ................................................................................................................... 298
TIOR_5 ................................................................................................................... 299
Register Combinations in Buffer Operation............................................................ 315
Cascaded Combinations .......................................................................................... 318
PWM Output Registers and Output Pins................................................................. 321
Phase Counting Mode Clock Input Pins.................................................................. 325
Up/Down-Count Conditions in Phase Counting Mode 1 ........................................ 327
Up/Down-Count Conditions in Phase Counting Mode 2 ........................................ 328
Up/Down-Count Conditions in Phase Counting Mode 3 ........................................ 329
Up/Down-Count Conditions in Phase Counting Mode 4 ........................................ 330
TPU Interrupts......................................................................................................... 333
Section 11 8-Bit Timers (TMR)
Table 11.1 Pin Configuration .................................................................................................... 355
Table 11.2 8-Bit Timer Interrupt Sources ................................................................................. 370
Table 11.3 Timer Output Priorities ........................................................................................... 373
Table 11.4 Switching of Internal Clock and TCNT Operation ................................................. 374
Section 12 Watchdog Timer (WDT)
Table 12.1 Pin Configuration .................................................................................................... 379
Table 12.2 WDT Interrupt Source............................................................................................. 389
Rev. 6.00 Sep. 24, 2009 Page xliii of xlvi
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.1 Pin Configuration .................................................................................................... 397
Table 13.2 Relationships between N Setting in BRR and Bit Rate B ....................................... 418
Table 13.3 BRR Settings for Various Bit Rates (Asynchronous Mode) ................................... 419
Table 13.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)............................. 420
Table 13.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)................... 421
Table 13.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode) ....................... 422
Table 13.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)....... 423
Table 13.8 Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)
(When n = 0 and S = 372) ....................................................................................... 423
Table 13.9 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode)
(when S = 372)........................................................................................................ 424
Table 13.10 Serial Transfer Formats (Asynchronous Mode) ...................................................... 426
Table 13.11 SSR Status Flags and Receive Data Handling ........................................................ 433
Table 13.12 Interrupt Sources of Serial Communication Interface Mode................................... 465
Table 13.13 Interrupt Sources in Smart Card Interface Mode .................................................... 466
Section 14 I2C Bus Interface 2 (IIC2)
Table 14.1 I2C Bus Interface Pins ............................................................................................. 478
Table 14.2 Transfer Rate........................................................................................................... 481
Table 14.3 Interrupt Requests ................................................................................................... 509
Table 14.4 Time for Monitoring SCL ....................................................................................... 510
Section 15 A/D Converter
Table 15.1 Pin Configuration .................................................................................................... 515
Table 15.2 Analog Input Channels and Corresponding ADDR Registers ................................ 516
Table 15.3 A/D Conversion Time (Single Mode) ..................................................................... 525
Table 15.4 A/D Conversion Time (Scan Mode) ....................................................................... 526
Table 15.5 A/D Converter Interrupt Source .............................................................................. 527
Table 15.6 Analog Pin Specifications ....................................................................................... 531
Section 16 D/A Converter
Table 16.1 Pin Configuration .................................................................................................... 534
Table 16.2 D/A Conversion Control ......................................................................................... 536
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Table 17.1 Mode Types............................................................................................................. 541
Table 17.2 Transfer speed and Maximum Number of Transfer Bytes in Each Communications
Mode ....................................................................................................................... 542
Table 17.3 Contents of Message Length bits ............................................................................ 547
Rev. 6.00 Sep. 24, 2009 Page xliv of xlvi
REJ09B0099-0600
Table 17.4
Table 17.5
Table 17.6
Table 17.7
Control Bit Contents................................................................................................ 551
Control Field for Locked Slave Unit ....................................................................... 552
Pin Configuration .................................................................................................... 556
List of System Clock Division Ratio....................................................................... 559
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Table 18.1 Pin Configuration .................................................................................................... 611
Table 18.2 Limits for Settable Value ........................................................................................ 640
Table 18.3 Setting Range for TSEG1 and TSEG2 in BCR ....................................................... 642
Table 18.4 HCAN Interrupt Sources......................................................................................... 654
Table 18.5 Interval Limitation between TXPR and TXPR or between TXPR and TXCR ....... 660
Section 20 Flash Memory
Table 20.1 MD Pin Setting and Operating Mode...................................................................... 669
Table 20.2 Comparison of Programming Modes ...................................................................... 670
Table 20.3 Pin Configuration .................................................................................................... 675
Table 20.4 Register/Parameter and Target Mode...................................................................... 677
Table 20.5 Parameters and Target Modes ................................................................................. 685
Table 20.6 Division of User MAT Area.................................................................................... 697
Table 20.7 System Clock Frequency for Automatic-Bit-Rate Adjustment by This LSI ........... 700
Table 20.8 Executable MAT ..................................................................................................... 719
Table 20.9 (1) Useable Area for Programming in User Program Mode................................... 719
Table 20.9 (2) Useable Area for Erasure in User Program Mode............................................. 721
Table 20.9 (3) Useable Area for Programming in User Boot Mode......................................... 722
Table 20.9 (4) Useable Area for Erasure in User Boot Mode .................................................. 724
Table 20.10 Hardware Protection................................................................................................ 726
Table 20.11 Software Protection ................................................................................................. 727
Table 20.12 Setting Procedure of each Operation Mode of Programmer Mode ......................... 736
Table 20.13 Each Command in Programmer Mode .................................................................... 737
Table 20.14 Return Codes in Status-Read Mode ........................................................................ 739
Table 20.15 True Value Table of Status Polling Output ............................................................. 739
Table 20.16 Inquiry and Selection Commands ........................................................................... 745
Table 20.17 Programming/Erasing Command ............................................................................ 756
Table 20.18 Status Code.............................................................................................................. 766
Table 20.19 Error Code............................................................................................................... 766
Table 20.20 AC Characteristics in Memory Read Mode ............................................................ 767
Table 20.21 AC Characteristics in Transition from Memory-Read Mode to Other Mode.......... 768
Table 20.22 AC Characteristics in Memory-Read Mode ............................................................ 769
Table 20.23 AC Characteristics in Auto-Program Mode ............................................................ 770
Table 20.24 AC Characteristic in Auto-Erase Mode................................................................... 771
Rev. 6.00 Sep. 24, 2009 Page xlv of xlvi
REJ09B0099-0600
Table 20.25 AC Characteristics in Status-Read Mode................................................................ 772
Table 20.26 Transition Time Rules before Command Wait State .............................................. 773
Section 21 Clock Pulse Generator
Table 21.1 Damping Resistance Value ..................................................................................... 780
Table 21.2 Crystal Resonator Characteristics ........................................................................... 781
Table 21.3 External Clock Input Conditions............................................................................. 782
Section 22 Power-Down Modes
Table 22.1 LSI Internal States in Each Mode ........................................................................... 791
Table 22.2 Power-Down Mode Transition Conditions ............................................................. 795
Table 22.3 Oscillation Settling Time Settings........................................................................... 802
Table 22.4 φ Pin State in Each Processing State ....................................................................... 807
Section 24
Table 24.1
Table 24.2
Table 24.2
Table 24.2
Table 24.3
Table 24.4
Table 24.5
Table 24.6
Table 24.6
Table 24.7
Table 24.8
Table 24.9
Table 24.10
Table 24.11
Table 24.12
Table 24.13
Electrical Characteristics
Absolute Maximum Ratings.................................................................................... 873
DC Characteristics (1)............................................................................................. 874
DC Characteristics (2)............................................................................................. 876
DC Characteristics (3)............................................................................................. 878
Permissible Output Currents ................................................................................... 880
Bus Drive Characteristics........................................................................................ 881
Power-On/Off Timing............................................................................................. 882
Clock Timing (1)..................................................................................................... 884
Clock Timing (2)..................................................................................................... 885
Control Signal Timing............................................................................................. 886
Bus Timing.............................................................................................................. 889
Timing of On-Chip Peripheral Modules ................................................................. 895
I2C Bus Interface 2 Timing...................................................................................... 901
A/D Conversion Characteristics.............................................................................. 903
D/A Conversion Characteristics.............................................................................. 904
Flash Memory Characteristics................................................................................. 905
Rev. 6.00 Sep. 24, 2009 Page xlvi of xlvi
REJ09B0099-0600
Section 1 Overview
Section 1 Overview
1.1
Features
• High-speed H8S/2000 central processing unit with an internal 16-bit architecture
⎯ Upward-compatible with H8/300 and H8/300H CPUs on an object level
⎯ Sixteen 16-bit general registers
⎯ 65 basic instructions
• Various peripheral functions
⎯ PC break controller
⎯ Data transfer controller (DTC)
⎯ 16-bit timer-pulse unit (TPU)
⎯ 8-bit timer (TMR)
⎯ Watchdog timer (WDT)
⎯ Serial communication interface (SCI)
⎯ I2C bus interface 2 (IIC2)
⎯ 10-bit A/D converter
⎯ 8-bit D/A converter
⎯ IEBusTM controller (IEB) (H8S/2552, H8S/2551)
⎯ Controller area network (HCAN) (H8S/2556)
• On-chip memory
ROM
Part No.
ROM
RAM
Flash memory
version
HD64F2556
512 kbytes
32 kbytes
HD64F2552
512 kbytes
32 kbytes
HD64F2551
384 kbytes
24 kbytes
HD64F2506
512 kbytes
32 kbytes
HD64F2505
384 kbytes
32 kbytes
Remarks
Rev. 6.00 Sep. 24, 2009 Page 1 of 928
REJ09B0099-0600
Section 1 Overview
• General I/O ports
Support two types of the port with different power supply sources
⎯ H8S/2556 Group
I/O pins: 102
HCAN pins: 2 (one input and one output)
Input pins: 16
⎯ H8S/2552 Group and H8S/2506 Group
I/O pins: 104
Input port: 16
• Supports various power-down modes
• Compact package
2
Body Size
Pin Pitch
Package
Code*
QFP-144
FP-144J/FP-144JV
20.0 × 20.0 mm
0.5 mm
LFBGA-176*1
BP-176V
13.0 × 13.0 mm
0.8 mm
Notes: 1. Available only in the H8S/2552 Group and H8S/2506 Group.
2. Package code ending in the letter V designate Pb-free Product.
1.2
Internal Block Diagram
Figures 1.1 to 1.3 show the internal block diagrams.
Rev. 6.00 Sep. 24, 2009 Page 2 of 928
REJ09B0099-0600
Port A
PA7/A23
PA6/A22
PA5/A21
PA4/A20
PA3/A19
PA2/A18
PA1/A17
PA0/A16
Port B
PB7/A15
PB6/A14
PB5/A13
PB4/A12
PB3 / A11
PB2/A10
PB1/A9
PB0/A8
Port C
PC7/A7
PC6/A6
PC5/A5
PC4/A4
PC3/A3
PC2/A2
PC1/A1
PC0/A0
Port 3
Port E
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
Port 9
Port D
P97/AN15/DA1
P96/AN14/DA0
P95/AN13
P94/AN12
P93/AN11
P92/AN10
P91/AN9
P90/AN8
PLL for
system clock
H8S/2000 CPU
Sub clock
pulse
generator
Bus controller
Internal data bus
Internal address bus
System
clock
pulse
generator
Port F
PF7/φ
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
PE7/D7
PE6/D6
PE5/D5
PE4/D4
PE3/D3
PE2/D2
PE1/D1
PE0/D0
MD2
MD1
MD0
EXTAL
XTAL
OSC1
OSC2
STBY
RES
NMI
PD7/D15
PD6/D14
PD5/D13
PD4/D12
PD3/D11
PD2/D10
PD1/D9
PD0/D8
TEST
P1VCC
P1VCC
P2VCC
VSS
VSS
VSS
VCL
VCC
VSS
VSS
Section 1 Overview
Interrupt controller
PC break controller
(2 channels)
WDT0
8-bit timer (4 channels)
ROM
Port 1
P10 / TIOCA0
P11 / TIOCB0
P12 / TIOCC0 / TCLKA
P13 / TIOCD0 / TCLKB
P14 / TIOCA1/IRQ0
P15 / TIOCB1 / TCLKC
P16 / TIOCA2/IRQ1
P17 / TIOCB2/ TCLKD
WDT1 (sub
clock operation)
Peripheral data bus
Peripheral address bus
DTC
Port G
PG4/CS0
PG1/CS3/IRQ7
PG0/IRQ6
SCI (5 channels)
RAM
2
I C bus interface 2
Port 2
P52/SCK2
P51/RxD2
P50/TxD2
Port 5
D/A converter (2 channels)
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
TPU (6 channels)
A/D converter (16 channels)
Port 7
Port 4
P47/AN7
P46/AN6
P45/AN5
P44/AN4
P43/AN3
P42/AN2
P41/AN1
P40/AN0
Port J
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
HRxD
HTxD
Vref
AVCC
AVSS
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
Port H
P70/TMRI01/TMCI01/CS4
P71/TMRI23/TMCI23/CS5
P72/TMO0/CS6
P73/TMO1/CS7
P74/TMO2/MRES
P75/T MO 3/SCK3
P76/RxD3
P77/TxD3
HCAN (1 channel)
Figure 1.1 Internal Block Diagram of H8S/2556 Group
Rev. 6.00 Sep. 24, 2009 Page 3 of 928
REJ09B0099-0600
Port A
Port B
PB7/A15
PB6/A14
PB5/A13
PB4/A12
PB3 / A11
PB2/A10
PB1/A9
PB0/A8
Port C
PC7/A7
PC6/A6
PC5/A5
PC4/A4
PC3/A3
PC2/A2
PC1/A1
PC0/A0
Port 3
H8S/2000 CPU
Sub clock
pulse
generator
Bus controller
Internal data bus
Internal address bus
Port F
System
clock
pulse
generator
Interrupt controller
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
P97/AN15/DA1
P96/AN14/DA0
P95/AN13
P94/AN12
P93/AN11
P92/AN10
P91/AN9
P90/AN8
DTC
PC break controller
(2 channels)
WDT0
ROM
WDT1 (sub
clock operation)
8-bit timer (4 channels)
Port 1
P10/TIOCA0
P11/TIOCB0
P12/TIOCC0/TCLKA
P13/TIOCD0/TCLKB
P14/TIOCA1/IRQ0
P15/TIOCB1/TCLKC
P16/TIOCA2/IRQ1
P17/TIOCB2/TCLKD
PA7/A23
PA6/A22
PA5/A21
PA4/A20
PA3/A19
PA2/A18
PA1/A17
PA0/A16
Port 9
Port E
Peripheral data bus
Peripheral address bus
PG4/CS0
PG3/Rx/CS1
PG2/Tx/CS2
PG1/CS3/IRQ7
PG0/IRQ6
Port D
PLL for
system clock
Port G
PF7/φ
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
PE7 / D7
PE6 / D6
PE5 / D5
PE4 / D4
PE3 / D3
PE2 / D2
PE1 / D1
PE0 / D0
MD2
MD1
MD0
EXTAL
XTAL
OSC1
OSC2
STBY
RES
NMI
PD7 / D15
PD6 / D14
PD5 / D13
PD4 / D12
PD3 / D11
PD2 / D10
PD1 / D9
PD0 / D8
TEST
P1VCC
P1VCC
P2VCC
VSS
VSS
VSS
VCL
VCC
VSS
VSS
Section 1 Overview
SCI (5 channels)
RAM
2
I C bus interface 2
Port 2
P52/SCK2
P51/RxD2
P50/TxD2
Port 5
D/A converter (2 channels)
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
TPU (6 channels)
A/D converter (16 channels)
Port 4
P47 / AN7
P46 / AN6
P45 / AN5
P44 / AN4
P43 / AN3
P42 / AN2
P41 / AN1
P40 / AN0
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
Port 7
P70 / T M R I 0 1 / T M C I 0 1 /CS4
P71 / T M R I 2 3 / T M C I 2 3 /CS5
P72 / TMO0/CS6
P73 / TMO1/CS7
P74 / T M O 2 / MRES
P75 / T M O 3 / SCK3
P76 /RxD3
P77 / TxD3
Port J
Vref
AVCC
AVSS
Port H
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
IEB (1 channel)
Figure 1.2 Internal Block Diagram of H8S/2552 Group
Rev. 6.00 Sep. 24, 2009 Page 4 of 928
REJ09B0099-0600
Port A
Port B
PB7/A15
PB6/A14
PB5/A13
PB4/A12
PB3 / A11
PB2/A10
PB1/A9
PB0/A8
Port C
PC7/A7
PC6/A6
PC5/A5
PC4/A4
PC3/A3
PC2/A2
PC1/A1
PC0/A0
Port 3
H8S/2000 CPU
Sub clock
pulse
generator
Bus controller
Internal data bus
Internal address bus
Port F
System
clock
pulse
generator
Interrupt controller
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
P97/AN15/DA1
P96/AN14/DA0
P95/AN13
P94/AN12
P93/AN11
P92/AN10
P91/AN9
P90/AN8
DTC
PC break controller
(2 channels)
WDT
ROM
WDT1 (sub
clock operation)
8-bit timer (4 channels)
Port 1
P10/TIOCA0
P11/TIOCB0
P12/TIOCC0/TCLKA
P13/TIOCD0/TCLKB
P14/TIOCA1/IRQ0
P15/TIOCB1/TCLKC
P16/TIOCA2/IRQ1
P17/TIOCB2/TCLKD
PA7/A23
PA6/A22
PA5/A21
PA4/A20
PA3/A19
PA2/A18
PA1/A17
PA0/A16
Port 9
Port E
Peripheral data bus
Peripheral address bus
PG4/CS0
PG3/CS1
PG2/CS2
PG1/CS3/IRQ7
PG0/IRQ6
Port D
PLL for
system clock
Port G
PF7/φ
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
PE7 / D7
PE6 / D6
PE5 / D5
PE4 / D4
PE3 / D3
PE2 / D2
PE1 / D1
PE0 / D0
MD2
MD1
MD0
EXTAL
XTAL
OSC1
OSC2
STBY
RES
NMI
PD7 / D15
PD6 / D14
PD5 / D13
PD4 / D12
PD3 / D11
PD2 / D10
PD1 / D9
PD0 / D8
TEST
P1VCC
P1VCC
P2VCC
VSS
VSS
VSS
VCL
VCC
VSS
VSS
Section 1 Overview
SCI (5 channels)
RAM
2
I C bus interface 2
Port 2
P52/SCK2
P51/RxD2
P50/TxD2
Port 5
D/A converter (2 channels)
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
TPU (6 channels)
Port 4
P47 / AN7
P46 / AN6
P45 / AN5
P44 / AN4
P43 / AN3
P42 / AN2
P41 / AN1
P40 / AN0
PJ7
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
Port 7
P70 / T M R I 0 1 / T M C I 0 1 /CS4
P71 / T M R I 2 3 / T M C I 2 3 /CS5
P72 / TMO0/CS6
P73 / TMO1/CS7
P74 / T M O 2 / MRES
P75 / T M O 3 / SCK3
P76 /RxD3
P77 / TxD3
Port J
Vref
AVCC
AVSS
Port H
PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
A/D converter (16 channels)
Figure 1.3 Internal Block Diagram of H8S/2506 Group
Rev. 6.00 Sep. 24, 2009 Page 5 of 928
REJ09B0099-0600
Section 1 Overview
1.3
Pin Arrangements
1.3.1
Pin Arrangements
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
FP-144J/FP-144JV
(top view)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
Vref
P40/AN0
P41/AN1
P42/AN2
P43/AN3
AVss
P44/AN4
P45/AN5
P46/AN6
P47/AN7
P90/AN8
P91/AN9
P92/AN10
P93/AN11
P94/AN12
P95/AN13
P96/AN14/DA0
P97/AN15/DA1
Vss
PJ0
PJ1
PJ2
PJ3
PJ4
PJ5
PJ6
PJ7
PH0
PH1
PH2
PH3
PH4
PH5
PH6
PH7
PA7/A23
PE5/D5
PE6/D6
PE7/D7
PD0/D8
PD1/D9
PD2/D10
PD3/D11
PD4/D12
PD5/D13
PD6/D14
PD7/D15
Vss
PC0/A0
P1Vcc
PC1/A1
PC2/A2
PC3/A3
PC4/A4
PC5/A5
PC6/A6
PC7/A7
PB0/A8
PB1/A9
PB2/A10
PB3/A11
PB4/A12
PB5/A13
PB6/A14
PB7/A15
PA0/A16
PA1/A17
PA2/A18
PA3/A19
PA4/A20
PA5/A21
PA6/A22
P17/TIOCB2/TCLKD
P16/TIOCA2/IRQ1
P15/TIOCB1/TCLKC
P14/TIOCA1/IRQ0
P13/TIOCD0/TCLKB
P12/TIOCC0/TCLKA
P11/TIOCB0
P10/TIOCA0
Vss
P2Vcc
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
P77/TxD3
P76/RxD3
P75/TMO3/SCK3
P74/TMO2/MRES
P73/TMO1/CS7
P72/TMO0/CS6
P71/TMRI23/TMCI23/CS5
P70/TMRI01/TMCI01/CS4
PG4/CS0
HRxD
HTxD
PG1/CS3/IRQ7
PG0/IRQ6
PE0/D0
PE1/D1
PE2/D2
PE3/D3
PE4/D4
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
RES
STBY
MD1
MD0
Vcc
EXTAL
Vss
XTAL
MD2
NMI
OSC1
OSC2
VCL*
TEST
Vss
PF7/φ
P1Vcc
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
P52/SCK2
P51/RxD2
P50/TxD2
AVcc
Figures 1.4 to 1.8 show the pin arrangement.
Notes: * An external capacitor must be connected to the VCL pin. (Do not connect
to the system power.)
1. Powers within specified voltages must be supplied to all power supply pins.
If not, this LSI may not operate correctly.
2. Capacitors for stabilization should be inserted near the pin between the
power supply pins (P1Vcc (14, 84), P2Vcc (118), Vcc (96)) and Vss pin.
For an example of connection, see section 21.9.2, Note on Board Design.
88
0.47 μF
Figure 1.4 Pin Arrangement of H8S/2556 Group (FP-144J and FP-144JV)
Rev. 6.00 Sep. 24, 2009 Page 6 of 928
REJ09B0099-0600
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
FP-144J/FP-144JV
(top view)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
Vref
P40/AN0
P41/AN1
P42/AN2
P43/AN3
AVss
P44/AN4
P45/AN5
P46/AN6
P47/AN7
P90/AN8
P91/AN9
P92/AN10
P93/AN11
P94/AN12
P95/AN13
P96/AN14/DA0
P97/AN15/DA1
Vss
PJ0
PJ1
PJ2
PJ3
PJ4
PJ5
PJ6
PJ7
PH0
PH1
PH2
PH3
PH4
PH5
PH6
PH7
PA7/A23
PE5/D5
PE6/D6
PE7/D7
PD0/D8
PD1/D9
PD2/D10
PD3/D11
PD4/D12
PD5/D13
PD6/D14
PD7/D15
Vss
PC0/A0
P1Vcc
PC1/A1
PC2/A2
PC3/A3
PC4/A4
PC5/A5
PC6/A6
PC7/A7
PB0/A8
PB1/A9
PB2/A10
PB3/A11
PB4/A12
PB5/A13
PB6/A14
PB7/A15
PA0/A16
PA1/A17
PA2/A18
PA3/A19
PA4/A20
PA5/A21
PA6/A22
P17/TIOCB2/TCLKD
P16/TIOCA2/IRQ1
P15/TIOCB1/TCLKC
P14/TIOCA1/IRQ0
P13/TIOCD0/TCLKB
P12/TIOCC0/TCLKA
P11/TIOCB0
P10/TIOCA0
Vss
P2Vcc
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
P77/TxD3
P76/RxD3
P75/TMO3/SCK3
P74/TMO2/MRES
P73/TMO1/CS7
P72/TMO0/CS6
P71/TMRI23/TMCI23/CS5
P70/TMRI01/TMCI01/CS4
PG4/CS0
PG3/Rx/CS1
PG2/Tx/CS2
PG1/CS3/IRQ7
PG0/IRQ6
PE0/D0
PE1/D1
PE2/D2
PE3/D3
PE4/D4
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
RES
STBY
MD1
MD0
Vcc
EXTAL
Vss
XTAL
MD2
NMI
OSC1
OSC2
VCL*
TEST
Vss
PF7/φ
P1Vcc
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
P52/SCK2
P51/RxD2
P50/TxD2
AVcc
Section 1 Overview
Notes: * An external capacitor must be connected to the VCL pin. (Do not connect
to the system power.)
1. Powers within specified voltages must be supplied to all power supply pins.
If not, this LSI may not operate correctly.
2. Capacitors for stabilization should be inserted near the pin between the
power supply pins (P1Vcc (14, 84), P2Vcc (118), Vcc (96)) and Vss pin.
For an example of connection, see section 21.9.2, Note on Board Design.
88
0.47 μF
Figure 1.5 Pin Arrangement of H8S/2552 Group (FP-144J and FP-144JV)
Rev. 6.00 Sep. 24, 2009 Page 7 of 928
REJ09B0099-0600
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
FP-144J/FP-144JV
(top view)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
Vref
P40/AN0
P41/AN1
P42/AN2
P43/AN3
AVss
P44/AN4
P45/AN5
P46/AN6
P47/AN7
P90/AN8
P91/AN9
P92/AN10
P93/AN11
P94/AN12
P95/AN13
P96/AN14/DA0
P97/AN15/DA1
Vss
PJ0
PJ1
PJ2
PJ3
PJ4
PJ5
PJ6
PJ7
PH0
PH1
PH2
PH3
PH4
PH5
PH6
PH7
PA7/A23
PE5/D5
PE6/D6
PE7/D7
PD0/D8
PD1/D9
PD2/D10
PD3/D11
PD4/D12
PD5/D13
PD6/D14
PD7/D15
Vss
PC0/A0
P1Vcc
PC1/A1
PC2/A2
PC3/A3
PC4/A4
PC5/A5
PC6/A6
PC7/A7
PB0/A8
PB1/A9
PB2/A10
PB3/A11
PB4/A12
PB5/A13
PB6/A14
PB7/A15
PA0/A16
PA1/A17
PA2/A18
PA3/A19
PA4/A20
PA5/A21
PA6/A22
P17/TIOCB2/TCLKD
P16/TIOCA2/IRQ1
P15/TIOCB1/TCLKC
P14/TIOCA1/IRQ0
P13/TIOCD0/TCLKB
P12/TIOCC0/TCLKA
P11/TIOCB0
P10/TIOCA0
Vss
P2Vcc
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
P77/TxD3
P76/RxD3
P75/TMO3/SCK3
P74/TMO2/MRES
P73/TMO1/CS7
P72/TMO0/CS6
P71/TMRI23/TMCI23/CS5
P70/TMRI01/TMCI01/CS4
PG4/CS0
PG3/CS1
PG2/CS2
PG1/CS3/IRQ7
PG0/IRQ6
PE0/D0
PE1/D1
PE2/D2
PE3/D3
PE4/D4
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
P27/TIOCB5
P26/TIOCA5
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
RES
STBY
MD1
MD0
Vcc
EXTAL
Vss
XTAL
MD2
NMI
OSC1
OSC2
VCL*
TEST
Vss
PF7/φ
P1Vcc
PF6/AS
PF5/RD
PF4/HWR
PF3/LWR/ADTRG/IRQ3
PF2/WAIT
PF1/BACK/BUZZ
PF0/BREQ/IRQ2
P52/SCK2
P51/RxD2
P50/TxD2
AVcc
Section 1 Overview
Notes: * An external capacitor must be connected to the VCL pin. (Do not connect
to the system power.)
1. Powers within specified voltages must be supplied to all power supply pins.
If not, this LSI may not operate correctly.
2. Capacitors for stabilization should be inserted near the pin between the
power supply pins (P1Vcc (14, 84), P2Vcc (118), Vcc (96)) and Vss pin.
For an example of connection, see section 21.9.2, Note on Board Design.
88
0.47 μF
Figure 1.6 Pin Arrangement of H8S/2506 Group (FP-144J and FP-144JV)
Rev. 6.00 Sep. 24, 2009 Page 8 of 928
REJ09B0099-0600
Section 1 Overview
A
B
C
D
E
F
G
H
J
L
M
N
P
R
Vss
PF6/
AS
PF3/
LWR/
ADTRG/
IRQ3
PF0/
BREQ/
IRQ2
P50/
TxD2
Vref
15
OSC1
Vss
PF5/
RD
PF1/
BACK/
BUZZ
P51/
RxD2
AVcc
Vref
14
MD2
VCL
PF7/
φ
PF4/
HWR
P52/
SCK2
AVcc
AVcc
Vref
13
NMI
TEST
P1Vcc
PF2/
WAIT
AVcc
P40/
AN0
P41/
AN1
AVss
12
P12/
P11/
TIOCC0/
TIOCB0 TCLKA
P42/
AN2
P44/
AN4
P43/
AN3
AVss
11
Vss
P2Vcc
P2Vcc
P90/
AN8
P47/
AN7
P45/
AN5
P46/
AN6
10
P36/
RxD4
P2Vcc
P2Vcc
P94/
AN12
P93/
AN11
P91/
AN9
P92/
AN10
9
P97/
AN15/
DA1
P96/
AN14/
DA0
Vss
P95/
AN13
8
15
P17/
TIOCB2/
TCLKD
P26/
TIOCA5
P23/
TIOCD3
P20/
TIOCA3
MD1
EXTAL
XTAL
Vss
OSC2
14
Vss
P27/
TIOCB5
P25/
TIOCB4
P21/
TIOCB3
STBY
Vcc
Vss
Vss
13
Vss
P15/
P16/
TIOCB1/ TIOCA2/
TCLKC
IRQ1
P22/
TIOCC3
RES
Vss
Vss
12
Vss
P13/
P14/
TIOCD0/ TIOCA1/
TCLKB
IRQ0
P24/
TIOCA4
MD0
Vss
Vss
11
Vss
P10/
TIOCA0
10
Vss
9
P37/
TxD4
K
8
P33/
TxD1/
SCL1
P32/
SCK0/
SDA1/
IRQ4
P34/
RxD1/
SDA0
P35/
SCK1/
SCK4/
SCL0/
IRQ5
7
P77/
TxD3
P76/
RxD3
P30/
TxD0
P31/
RxD0
PJ1
PJ0
Vss
Vss
7
6
P73/
TMO1/
CS7
P72/
TMO0/
CS6
P74/
TMO2/
MRES
P75/
TMO3/
SCK3
PJ4
PJ3
PJ2
Vss
6
5
P70/
TMRI01/
TMCI01/
CS4
PG4/
CS0
P71/
TMRI23/
TMCI23/
CS5
PG3/
Rx/
CS1
PH1
PJ7
PJ6
PJ5
5
4
PG2/
Tx/
CS2
PG1/
CS3/
IRQ7
PG0/
IRQ6
PE1/
D1
PD4/
D12
PC0/
A0
P1Vcc
P1Vcc
PC3/
A3
PC7/
A7
PB6/
A14
PA3/
A19
PH4
PH2
PH0
4
3
PE0/
D0
PE2/
D2
PE6/
D6
PD1/
D9
PD6/
D14
P1Vcc
P1Vcc
P1Vcc
PC4/
A4
PB0/
A8
PB3/
A11
PA1/
A17
PH7
PH5
PH3
3
2
PE3/
D3
PE4/
D4
PD0/
D8
PD3/
D11
PD7/
D15
Vss
Vss
PC2/
A2
PC6/
A6
PB2/
A10
PB5/
A13
PA0/
A16
PA4/
A20
PA6/
A22
PH6
2
1
PE5/
D5
PE7/
D7
PD2/
D10
PD5/
D13
Vss
Vss
Vss
PC1/
A1
PC5/
A5
PB1/
A9
PB4/
A12
PB7/
A15
PA2/
A18
PA5/
A21
PA7/
A23
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
INDEX
BP-176V
(Top View)
Notes: 1. Supply given voltages to all the power pins. If not, this LSI may not operate correctly.
2. An external capacitor must be connected to the VCL pin. (Do not apply system power.)
3. External capacitors must be connected between a Vss pin and the following pins:
each supply power pin, P1Vcc (G3, K12), P2Vcc (D9), Vcc (F14). For an example of
connection, see section 21.9.2, Note on Board Design.
J13
0.47μF
Figure 1.7 Pin Arrangement of H8S/2552 Group (BP-176V)
Rev. 6.00 Sep. 24, 2009 Page 9 of 928
REJ09B0099-0600
Section 1 Overview
A
B
C
D
E
F
G
H
J
L
M
N
P
R
Vss
PF6/
AS
PF3/
LWR/
ADTRG/
IRQ3
PF0/
BREQ/
IRQ2
P50/
TxD2
Vref
15
OSC1
Vss
PF5/
RD
PF1/
BACK/
BUZZ
P51/
RxD2
AVcc
Vref
14
MD2
VCL
PF7/
φ
PF4/
HWR
P52/
SCK2
AVcc
AVcc
Vref
13
NMI
TEST
P1Vcc
PF2/
WAIT
AVcc
P40/
AN0
P41/
AN1
AVss
12
P12/
P11/
TIOCC0/
TIOCB0 TCLKA
P42/
AN2
P44/
AN4
P43/
AN3
AVss
11
Vss
P2Vcc
P2Vcc
P90/
AN8
P47/
AN7
P45/
AN5
P46/
AN6
10
P37/
TxD4
P36/
RxD4
P2Vcc
P2Vcc
P94/
AN12
P93/
AN11
P91/
AN9
P92/
AN10
9
8
P33/
TxD1/
SCL1
P32/
SCK0/
SDA1/
IRQ4
P34/
RxD1/
SDA0
P35/
SCK1/
SCK4/
SCL0/
IRQ5
P97/
AN15/
DA1
P96/
AN14/
DA0
Vss
P95/
AN13
8
7
P77/
TxD3
P76/
RxD3
P30/
TxD0
P31/
RxD0
PJ1
PJ0
Vss
Vss
7
6
P73/
TMO1/
CS7
P72/
TMO0/
CS6
P74/
TMO2/
MRES
P75/
TMO3/
SCK3
PJ4
PJ3
PJ2
Vss
6
5
P70/
TMRI01/
TMCI01/
CS4
PG4/
CS0
P71/
TMRI23/
TMCI23/
CS5
PG3/
CS1
PH1
PJ7
PJ6
PJ5
5
4
PG2/
CS2
PG1/
CS3/
IRQ7
PG0/
IRQ6
PE1/
D1
PD4/
D12
PC0/
A0
P1Vcc
P1Vcc
PC3/
A3
PC7/
A7
PB6/
A14
PA3/
A19
PH4
PH2
PH0
4
3
PE0/
D0
PE2/
D2
PE6/
D6
PD1/
D9
PD6/
D14
P1Vcc
P1Vcc
P1Vcc
PC4/
A4
PB0/
A8
PB3/
A11
PA1/
A17
PH7
PH5
PH3
3
2
PE3/
D3
PE4/
D4
PD0/
D8
PD3/
D11
PD7/
D15
Vss
Vss
PC2/
A2
PC6/
A6
PB2/
A10
PB5/
A13
PA0/
A16
PA4/
A20
PA6/
A22
PH6
2
1
PE5/
D5
PE7/
D7
PD2/
D10
PD5/
D13
Vss
Vss
Vss
PC1/
A1
PC5/
A5
PB1/
A9
PB4/
A12
PB7/
A15
PA2/
A18
PA5/
A21
PA7/
A23
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
15
P17/
TIOCB2/
TCLKD
P26/
TIOCA5
P23/
TIOCD3
P20/
TIOCA3
MD1
EXTAL
XTAL
Vss
OSC2
14
Vss
P27/
TIOCB5
P25/
TIOCB4
P21/
TIOCB3
STBY
Vcc
Vss
Vss
13
Vss
P15/
P16/
P22/
TIOCB1/ TIOCA2/
TIOCC3
TCLKC
IRQ1
RES
Vss
Vss
12
Vss
P13/
P14/
P24/
TIOCD0/ TIOCA1/
TIOCA4
TCLKB
IRQ0
MD0
Vss
Vss
11
Vss
P10/
TIOCA0
10
Vss
9
INDEX
K
BP-176V
(Top view)
Notes: 1. Supply given voltages to all the power pins. If not, this LSI may not operate correctly.
2. An external capacitor must be connected to the VCL pin. (Do not apply system power.)
3. External capacitors must be connected between a Vss pin and the following pins:
each supply power pin, P1Vcc (G3, K12), P2Vcc (D9), Vcc (F14). For an example of
connection, see section 21.9.2, Note on Board Design.
Figure 1.8 Pin Arrangement of H8S/2506 Group (BP-176V)
Rev. 6.00 Sep. 24, 2009 Page 10 of 928
REJ09B0099-0600
J13
0.47μF
Section 1 Overview
1.3.2
Pin Arrangements in Each mode
Pin arrangements in each mode are shown below.
Table 1.1
Pin Arrangements in Operating Mode
Pin No.
Pin Name
FP-144J,
FP-144JV BP-176V*4 Mode 6
Mode 7
Power
Supply
Flash Memory
Programmer Mode*5 Source
1
A1
PE5/D5
PE5
OE
P1Vcc
2
C3
PE6/D6
PE6
WE
P1Vcc
3
B1
PE7/D7
PE7
CE
P1Vcc
4
C2
D8
PD0
D0
P1Vcc
5
D3
D9
PD1
D1
P1Vcc
6
C1
D10
PD2
D2
P1Vcc
7
D2
D11
PD3
D3
P1Vcc
8
E4
D12
PD4
D4
P1Vcc
9
D1
D13
PD5
D5
P1Vcc
10
E3
D14
PD6
D6
P1Vcc
11
E2
D15
PD7
D7
P1Vcc
12
G2, G1,
Vss
F2, F1, E1
Vss
Vss
Vss
13
F4
PC0
A0
P1Vcc
14
H4, H3,
P1Vcc
G4, G3, F3
P1Vcc
Vcc
P1Vcc
15
H1
PC1/A1
PC1
A1
P1Vcc
16
H2
PC2/A2
PC2
A2
P1Vcc
17
J4
PC3/A3
PC3
A3
P1Vcc
18
J3
PC4/A4
PC4
A4
P1Vcc
19
J1
PC5/A5
PC5
A5
P1Vcc
PC0/A0
Rev. 6.00 Sep. 24, 2009 Page 11 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Pin Name
Mode 7
Flash Memory
Programmer Mode*5
Power
Supply
Source
PC6/A6
PC6
A6
P1Vcc
K4
PC7/A7
PC7
A7
P1Vcc
22
K3
PB0/A8
PB0
A8
P1Vcc
23
K1
PB1/A9
PB1
A9
P1Vcc
24
K2
PB2/A10
PB2
A10
P1Vcc
25
L3
PB3/A11
PB3
A11
P1Vcc
26
L1
PB4/A12
PB4
A12
P1Vcc
27
L2
PB5/A13
PB5
A13
P1Vcc
28
L4
PB6/A14
PB6
A14
P1Vcc
29
M1
PB7/A15
PB7
A15
P1Vcc
30
M2
PA0/A16
PA0
A16
P1Vcc
31
M3
PA1/A17
PA1
A17
P1Vcc
FP-144J,
FP-144JV BP-176V*4 Mode 6
20
J2
21
32
N1
PA2/A18
PA2
A18
P1Vcc
33
M4
PA3/A19
PA3
NC
P1Vcc
34
N2
PA4/A20
PA4
NC
P1Vcc
35
P1
PA5/A21
PA5
NC
P1Vcc
36
P2
PA6/A22
PA6
NC
P1Vcc
37
R1
PA7/A23
PA7
NC
P1Vcc
38
N3
PH7
PH7
NC
P1Vcc
39
R2
PH6
PH6
NC
P1Vcc
40
P3
PH5
PH5
NC
P1Vcc
41
N4
PH4
PH4
NC
P1Vcc
42
R3
PH3
PH3
NC
P1Vcc
43
P4
PH2
PH2
NC
P1Vcc
44
M5
PH1
PH1
NC
P1Vcc
45
R4
PH0
PH0
NC
P1Vcc
46
N5
PJ7
PJ7
NC
P1Vcc
47
P5
PJ6
PJ6
NC
P1Vcc
Rev. 6.00 Sep. 24, 2009 Page 12 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Pin Name
Mode 7
Flash Memory
Programmer Mode*5
Power
Supply
Source
PJ5
PJ5
NC
P1Vcc
M6
PJ4
PJ4
NC
P1Vcc
50
N6
PJ3
PJ3
NC
P1Vcc
51
P6
PJ2
PJ2
NC
P1Vcc
52
M7
PJ1
PJ1
NC
P1Vcc
53
N7
PJ0
PJ0
NC
P1Vcc
54
R7, R6,
P8, P7
Vss
Vss
Vss
Vss
55
M8
P97/AN15/DA1
P97/AN15/DA1
NC
AVcc
56
N8
P96/AN14/DA0
P96/AN14/DA0
NC
AVcc
57
R8
P95/AN13
P95/AN13
NC
AVcc
58
M9
P94/AN12
P94/AN12
NC
AVcc
59
N9
P93/AN11
P93/AN11
NC
AVcc
60
R9
P92/AN10
P92/AN10
NC
AVcc
61
P9
P91/AN9
P91/AN9
NC
AVcc
62
M10
P90/AN8
P90/AN8
NC
AVcc
63
N10
P47/AN7
P47/AN7
NC
AVcc
64
R10
P46/AN6
P46/AN6
NC
AVcc
65
P10
P45/AN5
P45/AN5
NC
AVcc
66
N11
P44/AN4
P44/AN4
NC
AVcc
67
R12, R11
AVss
AVss
Vss
AVss
68
P11
P43/AN3
P43/AN3
NC
AVcc
69
M11
P42/AN2
P42/AN2
NC
AVcc
70
P12
P41/AN1
P41/AN1
NC
AVcc
71
N12
P40/AN0
P40/AN0
NC
AVcc
72
R15, R14,
R13
Vref
Vref
Vcc
Vref
73
P14, P13,
N13, M12
AVcc
AVcc
Vcc
AVcc
74
P15
P50/TxD2
P50/TxD2
NC
P1Vcc
FP-144J,
FP-144JV BP-176V*4 Mode 6
48
R5
49
Rev. 6.00 Sep. 24, 2009 Page 13 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Pin Name
Mode 7
Flash Memory
Programmer Mode*5
Power
Supply
Source
P51/RxD2
P51/RxD2
NC
P1Vcc
M13
P52/SCK2
P52/SCK2
NC
P1Vcc
77
N15
PF0/BREQ/IRQ2
PF0/IRQ2
Vcc
P1Vcc
78
M14
PF1/BACK/BUZZ
PF1/BUZZ
NC
P1Vcc
79
L12
PF2/WAIT
PF2
NC
P1Vcc
80
M15
PF3/LWR/ADTRG/ PF3/ADTRG/IRQ3
IRQ3
Vcc
P1Vcc
81
L13
HWR
PF4
NC
P1Vcc
82
L14
RD
PF5
NC
P1Vcc
83
L15
AS
PF6
NC
P1Vcc
84
K12
P1Vcc
P1Vcc
Vcc
P1Vcc
85
K13
PF7/φ
PF7/φ
NC
P1Vcc
86
K15, K14
Vss
Vss
Vss
Vss
87
J12
TEST
TEST
Vss
Vcc
88
J13
VCL
VCL
VCL
VCL
89
J15
OSC2
OSC2
NC
⎯
90
J14
OSC1
OSC1
Vss
⎯
91
H12
NMI
NMI
Vcc
Vcc
92
H13
MD2
MD2
Vss
Vcc
93
G15
XTAL
XTAL
XTAL
⎯
94
H15, H14, Vss
G14, G13,
G12, F13,
F12
Vss
Vss
Vss
95
F15
EXTAL
EXTAL
EXTAL
Vcc
96
F14
Vcc
Vcc
Vcc
Vcc
97
E12
MD0
MD0
Vss
Vcc
98
E15
MD1
MD1
Vss
Vcc
99
E14
STBY
STBY
Vcc
Vcc
100
E13
RES
RES
RES
Vcc
FP-144J,
FP-144JV BP-176V*4 Mode 6
75
N14
76
Rev. 6.00 Sep. 24, 2009 Page 14 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Pin Name
Mode 7
Flash Memory
Programmer Mode*5
Power
Supply
Source
P20/TIOCA3
P20/TIOCA3
NC
P2Vcc
D14
P21/TIOCB3
P21/TIOCB3
NC
P2Vcc
103
D13
P22/TIOCC3
P22/TIOCC3
NC
P2Vcc
104
C15
P23/TIOCD3
P23/TIOCD3
NC
P2Vcc
105
D12
P24/TIOCA4
P24/TIOCA4
NC
P2Vcc
106
C14
P25/TIOCB4
P25/TIOCB4
NC
P2Vcc
107
B15
P26/TIOCA5
P26/TIOCA5
NC
P2Vcc
108
B14
P27/TIOCB5
P27/TIOCB5
NC
P2Vcc
109
A15
P17/TIOCB2/
TCLKD
P17/TIOCB2/
TCLKD
NC
P2Vcc
110
C13
P16/TIOCA2/IRQ1 P16/TIOCA2/IRQ1
Vss
P2Vcc
111
B13
P15/TIOCB1/
TCLKC
NC
P2Vcc
112
C12
P14/TIOCA1/IRQ0 P14/TIOCA1/IRQ0
Vss
P2Vcc
113
B12
P13/TIOCD0/
TCLKB
P13/TIOCD0/
TCLKB
NC
P2Vcc
114
D11
P12/TIOCC0/
TCLKA
P12/TIOCC0/
TCLKA
NC
P2Vcc
115
C11
P11/TIOCB0
P11/TIOCB0
NC
P2Vcc
116
B11
P10/TIOCA0
P10/TIOCA0
NC
P2Vcc
117
B10, A14,
A13, A12,
A11, A10
Vss
Vss
Vss
Vss
118
D10, D9,
C10, C9
P2Vcc
P2Vcc
Vcc
P2Vcc
119
A9
P37/TxD4
P37/TxD4
NC
P2Vcc
120
B9
P36/RxD4
P36/RxD4
NC
P2Vcc
121
D8
P35/SCK1/SCK4/
SCL0/IRQ5
P35/SCK1/SCK4/
SCL0/IRQ5
NC
P2Vcc
122
C8
P34/RxD1/SDA0
P34/RxD1/SDA0
NC
P2Vcc
123
A8
P33/TxD1/SCL1
P33/TxD1/SCL1
NC
P2Vcc
124
B8
P32/SCK0/SDA1/
IRQ4
P32/SCK0/SDA1/
IRQ4
NC
P2Vcc
FP-144J,
FP-144JV BP-176V*4 Mode 6
101
D15
102
P15/TIOCB1/
TCLKC
Rev. 6.00 Sep. 24, 2009 Page 15 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Pin Name
Mode 7
Flash Memory
Programmer Mode*5
Power
Supply
Source
P31/RxD0
P31/RxD0
NC
P2Vcc
C7
P30/TxD0
P30/TxD0
NC
P2Vcc
127
A7
P77/TxD3
P77/TxD3
NC
P2Vcc
128
B7
P76/RxD3
P76/RxD3
NC
P2Vcc
FP-144J,
FP-144JV BP-176V*4 Mode 6
125
D7
126
129
D6
P75/TMO3/SCK3
P75/TMO3/SCK3
NC
P2Vcc
130
C6
P74/TMO2/MRES P74/TMO2/MRES
NC
P2Vcc
131
A6
P73/TMO1/CS7
P73/TMO1
NC
P2Vcc
132
B6
P72/TMO0/CS6
P72/TMO0
NC
P2Vcc
133
C5
P71/TMRI23/
TMCI23/CS5
P71/TMRI23/
TMCI23
NC
P2Vcc
134
A5
P70/TMRI01/
TMCI01/CS4
P70/TMRI01/
TMCI01
NC
P2Vcc
135
B5
PG4/CS0
PG4
NC
P1Vcc
NC
P1Vcc
NC
P1Vcc
136
D5
1
HRxD*
HRxD*
2
PG3/Rx/CS1*
PG3/CS1*
137
A4
3
PG3/Rx*
2
PG3*3
HTxD*1
HTxD*1
PG2/Tx/CS2*
PG2/CS2*
1
2
3
PG2/Tx*
2
PG2*3
138
B4
PG1/CS3/IRQ7
PG1/IRQ7
NC
P1Vcc
139
C4
PG0/IRQ6
PG0/IRQ6
NC
P1Vcc
140
A3
PE0/D0
PE0
NC
P1Vcc
141
D4
PE1/D1
PE1
NC
P1Vcc
142
B3
PE2/D2
PE2
NC
P1Vcc
143
A2
PE3/D3
PE3
Vcc
P1Vcc
144
B2
PE4/D4
PE4
Vss
P1Vcc
Notes: 1.
2.
3.
4.
5.
Symbol name for the H8S/2556 Group
Symbol name for the H8S/2552 Group
Symbol name for the H8S/2506 Group
Available only in the H8S/2552 Group and H8S/2506 Group.
NC pins should be left open.
Rev. 6.00 Sep. 24, 2009 Page 16 of 928
REJ09B0099-0600
Section 1 Overview
1.3.3
Pin Functions
Table 1.2 lists the pins functions in each mode.
Table 1.2
Pin Functions
Pin No.
Type
Symbol
FP-144J,
2
FP-144JV BP-176V* I/O
Power
supply
Vcc
96
F14
I
Power supply pin. Connect this pin to the system power
supply.
P1Vcc
14, 84
F3, G3,
G4, H3,
H4, K12
I
Power supply pin for ports indicated that its power is
supplied by P1Vcc (see table 1.1).
P2Vcc
118
C9, C10,
D9, D10
I
Pins for connecting a capacitor to stabilize the internal
step-down voltage.
Function
Power supply pin for ports indicated that its power is
supplied by P2Vcc (see table 1.1).
Clock
VCL
88
J13
O
Pin for connecting the on-chip step-down power supply to
a capacitor for voltage stabilization. Must not be directly
connected to a power supply. A capacitor of 0.47 μF must
be connected between this pin and Vss. (Place close to
the pin.)
VSS
12, 54,
86, 94,
117
I
G2, G1,
F2, F1,
E1, R7,
R6, P8,
P7, K15,
K14, H15,
H14, G14,
G13, G12,
F13, F12,
B10, A14,
A13, A12,
A11, A10
Ground pins. Connect this pin to the system power supply
(0V).
XTAL
93
G15
I
For connection to a crystal resonator. For examples of
connecting crystal resonator and external clock input, see
section 21, Clock Pulse Generator.
EXTAL
95
F15
I
For connection to a crystal resonator or a ceramic
resonator. This pin can be also used for external clock
input. For examples of connecting crystal resonator and
external clock input, see section 21, Clock Pulse
Generator.
Rev. 6.00 Sep. 24, 2009 Page 17 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Type
Symbol
FP-144J,
2
FP-144JV BP-176V* I/O
Clock
OSC1
90
J14
I
Connects to a 32.768 kHz crystal resonator. For examples
of connecting crystal resonator, see section 21, Clock
Pulse Generator.
OSC2
89
J15
I
Connects to a 32.768 kHz crystal resonator. For examples
of connecting crystal resonator, see section 21, Clock
Pulse Generator.
φ
85
K13
O
Supplies clock pulses to external devices.
92
H13
I
98
E15
97
E12
Sets the operating mode. Inputs at these pins should not
be changed during operation. Be sure to fix the levels of
the mode pins (MD2 to MD0) by pull-down or pull-up,
except for mode changing.
100
E13
I
Reset input pin. When this pin is low, this LSI enters the
power-on reset state.
MRES*
130
C6
I
Reset input pin. When this pin is low, this LSI enters the
manual reset state.
STBY*
99
E14
I
When this pin is low, a transition is made to hardware
standby mode.
BREQ
77
N15
I
Indicates that an external bus master is requesting bus
mastership.
BACK
78
M14
O
Indicates that the bus is released to an external bus
master.
87
J12
I
Test pin. Connect to a Vss.
91
H12
I
Nonmaskable interrupt pin. If this pin is not used, it should
be fixed-high.
IRQ7
138
B4
I
These pins request maskable interrupts.
IRQ6
139
C4
IRQ5
121
D8
IRQ4
124
B8
IRQ3
80
M15
IRQ2
77
N15
IRQ1
110
C13
IRQ0
112
C12
Operating MD2
mode
MD1
control
MD0
System
control
RES*
1
1
1
TEST*
1
1
Interrupts NMI*
Rev. 6.00 Sep. 24, 2009 Page 18 of 928
REJ09B0099-0600
Function
Section 1 Overview
Pin No.
FP-144J,
2
FP-144JV BP-176V* I/O
Function
Type
Symbol
Address
bus
A23 to A0 37 to 15,
13
R1, P2,
P1, N2,
M4, N1,
M3, M2,
M1, L4,
L2, L1,
L3, K2,
K1, K3,
K4, J2,
J1, J3,
J4, H2,
H1, F4
O
Outputs addresses.
Data bus
D15 to D0 11 to 1,
144 to
140
E2, E3,
D1, E4,
D2, C1,
D3, C2,
B1, C3,
A1, B2,
A2, B3,
D4, A3
I/O
Bi-directional bus.
Bus
control
CS7
131
A6
O
Chip select signals for areas 7 to 0.
CS6
132
B6
CS5
133
C5
CS4
134
A5
CS3
138
B4
CS2
137
A4
CS1
136
D5
Pins CS2 and CS1 are not supported by the H8S/2556
Group.
CS0
135
B5
AS
83
L15
O
Indicates that data output on the address bus is valid
when this pin is a low level.
RD
82
L14
O
Indicates that an access to the external address space is
in progress when this pin is a low level.
HWR
81
L13
O
Strobe signal. Indicates that data on the upper bits (D15
to D8) of the data bus is valid during a write access.
LWR
80
M15
O
Strobe signal. Indicates that data on the upper bits (D7 to
D0) of the data bus is valid during a write access.
Rev. 6.00 Sep. 24, 2009 Page 19 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Type
Symbol
FP-144J,
2
FP-144JV BP-176V* I/O
Bus
control
WAIT
79
L12
I
Requests insertion of wait cycles in a bus cycle when the
access is made to the external address space.
16-bit
TCLKD
timerTCLKC
pulse unit
TCLKB
(TPU)
109
A15
I
These pins input an external clock.
111
B13
113
B12
TCLKA
114
D11
TIOCA0
116
B11
I/O
TIOCB0
115
C11
Pins for the TGRA_0 to TGRD_0 input capture input,
output compare output, or PWM output.
TIOCC0
114
D11
TIOCD0
113
B12
TIOCA1
112
C12
I/O
TIOCB1
111
B13
Pins for the TGRA_1 and TGRB_1 input capture input,
output compare output, or PWM output.
TIOCA2
110
C13
I/O
TIOCB2
109
A15
Pins for the TGRA_2 and TGRB_2 input capture input,
output compare output, or PWM output.
TIOCA3
101
D15
I/O
TIOCB3
102
D14
Pins for the TGRA_3 and TGRD_3 input capture input,
output compare output, or PWM output.
TIOCC3
103
D13
TIOCD3
104
C15
TIOCA4
105
D12
I/O
TIOCB4
106
C14
Pins for the TGRA_4 and TGRB_4 input capture input,
output compare output, or PWM output.
TIOCA5
107
B15
I/O
TIOCB5
108
B14
Pins for the TGRA_5 and TGRB_5 input capture input,
output compare output, or PWM output.
8-bit timer TMO3
129
Compare-match output pins
130
D6, C6,
A6, B6
O
TMO2
TMO1
131
TMO0
132
TMCI23
133
C5
I
Pins for external clock input to the counter
TMCI01
134
A5
TMRI23
133
C5
I
Counter reset input pins.
TMRI01
134
A5
Rev. 6.00 Sep. 24, 2009 Page 20 of 928
REJ09B0099-0600
Function
Section 1 Overview
Pin No.
FP-144J,
2
FP-144JV BP-176V* I/O
Function
BUZZ
Watch
dog timer
(WDT)
78
M14
O
Outputs pulse signal divided by the watchdog timer.
Serial
communication
interface
(SCI)/
smart
card
interface
TxD4
119
A9
O
Data output pins
TxD3
127
A7
TxD2
74
P15
TxD1
123
A8
TxD0
126
C7
RxD4
120
B9
I
Data input pins
RxD3
128
B7
RxD2
75
N14
RxD1
122
C8
RxD0
125
D7
SCK4
121
D8
I/O
Clock input/output pins
SCK3
129
D6
SCK2
76
M13
SCK1
121
D8
SCK0
124
B8
SCL1
123
A8
SCL0
121
D8
SDA1
124
B8
SDA0
122
C8
55 to 66,
68 to 71
I
M8, N8,
R8, M9,
N9, R9,
P9, M10,
N10, R10,
P10, N11,
P11, M11,
P12, N12
Analog input pins for A/D converter.
80
M15
I
Pin for input of an external trigger to start A/D conversion
55
M8
O
Analog output pins for the D/A converter.
56
N8
Type
2
I C bus
interface
2 (IIC2)
Symbol
A/D
AN15 to
converter AN0
ADTRG
D/A
DA1
converter
DA0
SCK4 and SCK1 are NMOS push-pull outputs.
2
I/O
I C clock input/output pins. These pins are capable of
driving bus. Pin SCL0 is an NMOS open-drain output.
I/O
I C data input/output pins. These pins are capable of
driving bus. Pin SDA0 is an NMOS open-drain output.
2
Rev. 6.00 Sep. 24, 2009 Page 21 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
Type
Symbol
A/D
AVcc
converter,
D/A
converter
AVss
Vref
IEBus
Tx
controller
(IEB)
Rx
TM
FP-144J,
2
FP-144JV BP-176V* I/O
Function
73
M12, N13, I
P13, P14
Power supply pin for the A/D and D/A converters. If both
converters are not used, connect this pin to the system
power supply (Vcc level).
67
R11, R12
I
Ground pin for the A/D and D/A converters. Connect this
pin to the system power supply (0 V).
72
R13, R14,
R15
I
Reference voltage input pin for the A/D and D/A
converters. If both converters are not used, connect this
pin to the system power supply (Vcc level).
137
A4
O
Transmit data output pin for the IEB.
(Supported only by the H8S/2552 Group.)
136
D5
I
Receive data input pin for the IEB.
(Supported only by the H8S/2552 Group.)
Controller HTxD
area
network
(HCAN) HRxD
137
A4
O
Pin for CAN bus transmission.
(Supported only by the H8S/2556 Group.)
136
D5
I
Pin for CAN bus reception.
(Supported only by the H8S/2556 Group.)
I/O ports
P17 to
P10
109 to
116
A15, C13,
B13, C12,
B12, D11,
C11, B11
I/O
8-bit I/O pins
P27 to
P20
108 to
101
B14, B15,
C14, D12,
C15, D13,
D14, D15
I/O
8-bit I/O pins
P37 to
P30
119 to
126
A9, B9,
D8, C8,
A8, B8,
D7, C7
I/O
8-bit I/O pins.
P47 to
P40
63 to 66,
68 to 71
N10, R10, I
P10, N11,
P11, M11,
P12, N12
8-bit input pins
P52 to
P50
76 to 74
M13, N14, I/O
P15
3-bit I/O pins
Rev. 6.00 Sep. 24, 2009 Page 22 of 928
REJ09B0099-0600
Pins P34 and P35 are NMOS push-pull outputs.
Section 1 Overview
Pin No.
Type
Symbol
FP-144J,
2
FP-144JV BP-176V* I/O
I/O ports
P77 to
P70
127 to
134
A7, B7,
D6, C6,
A6, B6,
C5, A5
I/O
8-bit I/O pins
P97 to
P90
55 to 62
M8, N8,
R8, M9,
N9, R9,
P9, M10
I
8-bit input pins
PA7 to
PA0
37 to 30
R1, P2,
P1, N2,
M4, N1,
M3, M2
I/O
8-bit I/O pins
PB7 to
PB0
29 to 22
M1, L4,
L2, L1,
L3, K2,
K1, K3
I/O
8-bit I/O pins
PC7 to
PC0
21 to 15,
13
K4, J2,
J1, J3,
J4, H2,
H1, F4
I/O
8-bit I/O pins
PD7 to
PD0
11 to 4
E2, E3,
D1, E4,
D2, C1,
D3, C2
I/O
8-bit I/O pins
PE7 to
PE0
3 to 1,
144 to
140
B1, C3,
A1, B2,
A2, B3,
D4, A3
I/O
8-bit I/O pins
PF7 to
PF0
85, 83 to
77
K13, L15,
L14, L13,
M15, L12,
M14, N15
I/O
8-bit I/O pins
PG4 to
PG0
135 to
139
B5, D5,
A4, B4,
C4
I/O
5-bit I/O pins
Function
Pins PG3 and PG2 are not supported by the H8S/2556
Group.
Rev. 6.00 Sep. 24, 2009 Page 23 of 928
REJ09B0099-0600
Section 1 Overview
Pin No.
FP-144J,
2
FP-144JV BP-176V* I/O
Function
PH7 to
PH0
38 to 45
N3, R2,
P3, N4,
R3, P4,
M5, R4
I/O
8-bit I/O pins
PJ7 to
PJ0
46 to 53
N5, P5,
R5, M6,
N6, P6,
M7, N7
I/O
8-bit I/O pins
Type
Symbol
I/O ports
Notes: 1. Countermeasure against noise should be executed or may result in malfunction.
2. Available only in the H8S/2552 Group and H8S/2506 Group.
Rev. 6.00 Sep. 24, 2009 Page 24 of 928
REJ09B0099-0600
Section 2 CPU
Section 2 CPU
The H8S/2000 CPU is a high-speed central processing unit with an internal 32-bit architecture that
is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2000 CPU has sixteen 16-bit
general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control.
This section describes the H8S/2000 CPU. The usable modes and address spaces differ depending
on the product. For details on each product, see section 3, MCU Operating Modes.
2.1
Features
• Upward-compatible with H8/300 and H8/300H CPU
⎯ Can execute H8/300 and H8/300H CPU object programs
• General-register architecture
⎯ Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
• 65 basic instructions
⎯ 8/16/32-bit arithmetic and logic instructions
⎯ Multiply and divide instructions
⎯ Powerful bit-manipulation instructions
• Eight addressing modes
⎯ Register direct [Rn]
⎯ Register indirect [@ERn]
⎯ Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
⎯ Register indirect with post-increment or pre-decrement [@ERn+ or @–ERn]
⎯ Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
⎯ Immediate [#xx:8, #xx:16, or #xx:32]
⎯ Program-counter relative [@(d:8,PC) or @(d:16,PC)]
⎯ Memory indirect [@@aa:8]
• 16-Mbyte address space
⎯ Program: 16 Mbytes
⎯ Data:
16 Mbytes
• High-speed operation
⎯ All frequently-used instructions execute in one or two states
⎯ 8/16/32-bit register-register add/subtract
: 1 state
⎯ 8 × 8-bit register-register multiply : 12 states
⎯ 16 ÷ 8-bit register-register divide
: 12 states
Rev. 6.00 Sep. 24, 2009 Page 25 of 928
REJ09B0099-0600
Section 2 CPU
⎯ 16 × 16-bit register-register multiply : 20 states
⎯ 32 ÷ 16-bit register-register divide : 20 states
• Two CPU operating modes
⎯ Normal mode*
⎯ Advanced mode
• Power-down state
⎯ Transition to power-down state by a SLEEP instruction
⎯ CPU clock speed selection
Note: * Normal mode is not available in this LSI.
2.1.1
Differences between H8S/2600 CPU and H8S/2000 CPU
The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.
• Register configuration
⎯ The MAC register is supported by the H8S/2600 CPU only.
• Basic instructions
⎯ The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported by the
H8S/2600 CPU only.
• The number of execution states of the MULXU and MULXS instructions;
Execution States
Instruction
MULXU
MULXS
Mnemonic
H8S/2600
H8S/2000
MULXU.B Rs, Rd
3
12
MULXU.W Rs, ERd
4
20
MULXS.B Rs, Rd
4
13
MULXS.W Rs, ERd
5
21
In addition, there are differences in address space, CCR and EXR register functions, and powerdown modes, etc., depending on the model.
Rev. 6.00 Sep. 24, 2009 Page 26 of 928
REJ09B0099-0600
Section 2 CPU
2.1.2
Differences from H8/300 CPU
In comparison to the H8/300 CPU, the H8S/2000 CPU has the following enhancements:
• More general registers and control registers
⎯ Eight 16-bit expanded registers, and one 8-bit and two 32-bit control registers, have been
added.
• Expanded address space
⎯ Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
⎯ Advanced mode supports a maximum 16-Mbyte address space.
• Enhanced addressing
⎯ The addressing modes have been enhanced to make effective use of the 16-Mbyte address
space.
• Enhanced instructions
⎯ Addressing modes of bit-manipulation instructions have been enhanced.
⎯ Signed multiply and divide instructions have been added.
⎯ Two-bit shift instructions have been added.
⎯ Instructions for saving and restoring multiple registers have been added.
⎯ A test and set instruction has been added.
• Higher speed
⎯ Basic instructions execute twice as fast.
2.1.3
Differences from H8/300H CPU
In comparison to the H8/300H CPU, the H8S/2000 CPU has the following enhancements:
• Additional control register
⎯ One 8-bit control registers have been added.
• Enhanced instructions
⎯ Addressing modes of bit-manipulation instructions have been enhanced.
⎯ Two-bit shift instructions have been added.
⎯ Instructions for saving and restoring multiple registers have been added.
⎯ A test and set instruction has been added.
• Higher speed
⎯ Basic instructions execute twice as fast.
Rev. 6.00 Sep. 24, 2009 Page 27 of 928
REJ09B0099-0600
Section 2 CPU
2.2
CPU Operating Modes
The H8S/2000 CPU has two operating modes: normal and advanced. Normal mode supports a
maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address
space. The mode is selected by the mode pins.
2.2.1
Normal Mode
The exception vector table and stack have the same structure as in the H8/300 CPU.
• Address Space
Linear access is provided to a maximum address space of 64 kbytes.
• Extended Registers (En)
The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit
segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even
when the corresponding general register (Rn) is used as an address register. If the general
register is referenced in the register indirect addressing mode with pre-decrement (@–Rn) or
post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding
extended register (En) will be affected.
• Instruction Set
All instructions and addressing modes can be used. Only the lower 16 bits of effective
addresses (EA) are valid.
• Exception Vector Table and Memory Indirect Branch Addresses
In normal mode the top area starting at H'0000 is allocated to the exception vector table. One
branch address is stored per 16 bits. Figure 2.1 shows the structure of the exception vector
table in normal mode. For details of the exception vector table, see section 4, Exception
Handling.
The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions
uses an 8-bit absolute address included in the instruction code to specify a memory operand
that contains a branch address. In normal mode the operand is a 16-bit word operand,
providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000
to H'00FF. Note that this area is also used for the exception vector table.
• Stack Structure
When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC,
condition-code register (CCR) and extended control register (EXR) are pushed onto the stack
in exception handling, they are stored as shown in figure 2.2. EXR is not pushed onto the stack
in interrupt control mode 0. For details, see section 4, Exception Handling.
Rev. 6.00 Sep. 24, 2009 Page 28 of 928
REJ09B0099-0600
Section 2 CPU
Note: * Normal mode is not available in this LSI.
H'0000
H'0001
H'0002
H'0003
H'0004
H'0005
H'0006
H'0007
H'0008
H'0009
H'000A
H'000B
Reset exception vector
(Reserved for system use)
Exception
vector table
Exception vector 1
Exception vector 2
Figure 2.1 Exception Vector Table (Normal Mode)
SP
PC
(16 bits)
EXR*1
SP
2
(SP *
Reserved*1*3
)
CCR
CCR*3
PC
(16 bits)
(a) Subroutine Branch
(b) Exception Handling
Notes: 1. When EXR is not used it is not stored on the stack.
2. SP when EXR is not used.
3. lgnored when returning.
Figure 2.2 Stack Structure in Normal Mode
2.2.2
Advanced Mode
• Address Space
Linear access is provided to a maximum 16-Mbyte address space.
• Extended Registers (En)
Rev. 6.00 Sep. 24, 2009 Page 29 of 928
REJ09B0099-0600
Section 2 CPU
The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit
segments of 32-bit registers or address registers.
• Instruction Set
All instructions and addressing modes can be used.
• Exception Vector Table and Memory Indirect Branch Addresses
In advanced mode, the top area starting at H'00000000 is allocated to the exception vector
table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is
stored in the lower 24 bits (figure 2.3). For details of the exception vector table, see section 4,
Exception Handling.
H'00000000
Reserved
Reset exception vector
H'00000003
H'00000004
H'00000007
H'00000008
Exception vector table
Exception vector 3
H'0000000B
H'0000000C
H'00000010
Reserved
Exception vector 1
Figure 2.3 Exception Vector Table (Advanced Mode)
The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions
uses an 8-bit absolute address included in the instruction code to specify a memory operand
that contains a branch address. In advanced mode, the operand is a 32-bit longword operand,
providing a 32-bit branch address. The upper 8 bits of these 32 bits is a reserved area that is
regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF.
Note that the first part of this range is also the exception vector table.
Rev. 6.00 Sep. 24, 2009 Page 30 of 928
REJ09B0099-0600
Section 2 CPU
• Stack Structure
In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine
call, and the PC, condition-code register (CCR), and extended control register (EXR) are
pushed onto the stack in exception handling, they are stored as shown in figure 2.4. When
EXR is invalid, it is not pushed onto the stack. For details, see section 4, Exception Handling.
EXR*1
SP
SP
Reserved
PC
(24 bits)
(SP
*2
Reserved*1*3
)
(a) Subroutine Branch
CCR
PC
(24 bits)
(b) Exception Handling
Notes: 1. When EXR is not used it is not stored on the stack.
2. SP when EXR is not used.
3. Ignored when returning.
Figure 2.4 Stack Structure in Advanced Mode
Rev. 6.00 Sep. 24, 2009 Page 31 of 928
REJ09B0099-0600
Section 2 CPU
2.3
Address Space
Figure 2.5 shows a memory map of the H8S/2000 CPU. The H8S/2000 CPU provides linear
access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte
(architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces
differ depending on the product. For details on each product, see section 3, MCU Operating
Modes.
H'0000
H'00000000
64 kbytes
16 Mbytes
H'FFFF
Program area
H'00FFFFFF
Data area
Cannot be used
by this LSI
H'FFFFFFFF
(a) Normal Mode
(b) Advanced Mode
Note: Normal mode is not available in this LSI
Figure 2.5 Memory Map
Rev. 6.00 Sep. 24, 2009 Page 32 of 928
REJ09B0099-0600
Section 2 CPU
2.4
Register Configuration
The H8S/2000 CPU has the internal registers shown in figure 2.6. There are two types of registers:
general registers and control registers. Control registers are a 24-bit program counter (PC), an 8bit extended control register (EXR), and an 8-bit condition code register (CCR).
General Registers (Rn) and Extended Registers (En)
15
0 7
0 7
0
ER0
E0
R0H
R0L
ER1
E1
R1H
R1L
ER2
E2
R2H
R2L
ER3
E3
R3H
R3L
ER4
E4
R4H
R4L
ER5
E5
R5H
R5L
ER6
E6
R6H
R6L
ER7 (SP)
E7
R7H
R7L
Control Registers (CR)
23
0
PC
7 6 5 4 3 2 1 0
- - - - I2 I1 I0
EXR T
7 6 5 4 3 2 1 0
CCR I UI H U N Z V C
Legend:
SP
PC
EXR
T
I2 to I0
CCR
I
UI
:Stack pointer
:Program counter
:Extended control register
:Trace bit
:Interrupt mask bits
:Condition-code register
:Interrupt mask bit
:User bit or interrupt mask bit*
H
U
N
Z
V
C
:Half-carry flag
:User bit
:Negative flag
:Zero flag
:Overflow flag
:Carry flag
Note: * The interrupt mask bit is not available in this LSI.
Figure 2.6 CPU Registers
Rev. 6.00 Sep. 24, 2009 Page 33 of 928
REJ09B0099-0600
Section 2 CPU
2.4.1
General Registers
The H8S/2000 CPU has eight 32-bit general registers. These general registers are all functionally
alike and can be used as both address registers and data registers. When a general register is used
as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.7 illustrates the
usage of the general registers.
When the general registers are used as 32-bit registers or address registers, they are designated by
the letters ER (ER0 to ER7).
The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R
(R0 to R7). These registers are functionally equivalent, providing a maximum sixteen 16-bit
registers. The E registers (E0 to E7) are also referred to as extended registers.
The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and
RL (R0L to R7L). These registers are functionally equivalent, providing a maximum sixteen 8-bit
2egisters.
The usage of each register can be selected independently.
General register ER7 has the function of stack pointer (SP) in addition to its general-register
function, and is used implicitly in exception handling and subroutine calls. Figure 2.8 shows the
stack.
• Address registers
• 32-bit registers
• 16-bit registers
• 8-bit registers
E registers (extended registers)
(E0 to E7)
ER registers
(ER0 to ER7)
RH registers
(R0H to R7H)
R registers
(R0 to R7)
RL registers
(R0L to R7L)
Figure 2.7 Usage of General Registers
Rev. 6.00 Sep. 24, 2009 Page 34 of 928
REJ09B0099-0600
Section 2 CPU
Free area
SP (ER7)
Stack area
Figure 2.8 Stack Status
2.4.2
Program Counter (PC)
This 24-bit counter indicates the address of the next instruction the CPU will execute. The length
of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an
instruction is fetched, the least significant PC bit is regarded as 0.)
2.4.3
Extended Control Register (EXR)
EXR is an 8-bit register that manipulates the LDC, STC, ANDC, ORC, and XORC instructions.
When these instructions except for the STC instruction is executed, all interrupts including NMI
will be masked for three states after execution is completed.
Bit
Bit Name
Initial Value
R/W
Description
7
T
0
R/W
Trace Bit
When this bit is set to 1, a trace exception is
generated each time an instruction is executed.
When this bit is cleared to 0, instructions are
executed in sequence.
6 to 3
⎯
All 1
⎯
Reserved
These bits are always read as 1.
2
I2
1
R/W
1
I1
1
R/W
0
I0
1
R/W
These bits designate the interrupt mask level (0 to
7). For details, see section 5, Interrupt Controller.
Rev. 6.00 Sep. 24, 2009 Page 35 of 928
REJ09B0099-0600
Section 2 CPU
2.4.4
Condition-Code Register (CCR)
This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and
half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.
Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC
instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch
(Bcc) instructions.
Bit
Bit Name
Initial Value
R/W
Description
7
I
1
R/W
Interrupt Mask Bit
Masks interrupts other than NMI when set to 1.
NMI is accepted regardless of the I bit setting. The
I bit is set to 1 by hardware at the start of an
exception-handling sequence. For details, see
section 5, Interrupt Controller.
6
UI
Undefined
R/W
User Bit or Interrupt Mask Bit
Can be written and read by software using the
LDC, STC, ANDC, ORC, and XORC instructions.
This bit cannot be used as an interrupt mask bit in
this LSI.
5
H
Undefined
R/W
Half-Carry Flag
When the ADD.B, ADDX.B, SUB.B, SUBX.B,
CMP.B, or NEG.B instruction is executed, this flag
is set to 1 if there is a carry or borrow at bit 3, and
cleared to 0 otherwise. When the ADD.W,
SUB.W, CMP.W, or NEG.W instruction is
executed, the H flag is set to 1 if there is a carry or
borrow at bit 11, and cleared to 0 otherwise.
When the ADD.L, SUB.L, CMP.L, or NEG.L
instruction is executed, the H flag is set to 1 if
there is a carry or borrow at bit 27, and cleared to
0 otherwise.
4
U
Undefined
R/W
User Bit
Can be written and read by software using the
LDC, STC, ANDC, ORC, and XORC instructions.
3
N
Undefined
R/W
Negative Flag
Stores the value of the most significant bit of data
as a sign bit.
Rev. 6.00 Sep. 24, 2009 Page 36 of 928
REJ09B0099-0600
Section 2 CPU
Bit
Bit Name
Initial Value
R/W
Description
2
Z
Undefined
R/W
Zero Flag
Set to 1 to indicate zero data, and cleared to 0 to
indicate non-zero data.
1
V
Undefined
R/W
Overflow Flag
Set to 1 when an arithmetic overflow occurs, and
cleared to 0 at other times.
0
C
Undefined
R/W
Carry Flag
Set to 1 when a carry occurs, and cleared to 0
otherwise. Used by:
•
Add instructions, to indicate a carry
•
Subtract instructions, to indicate a borrow
•
Shift and rotate instructions, to indicate a carry
The carry flag is also used as a bit accumulator by
bit manipulation instructions.
2.4.5
Initial Values of CPU Registers
Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the
trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits
and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized.
The stack pointer should therefore be initialized by an MOV.L instruction executed immediately
after a reset.
Rev. 6.00 Sep. 24, 2009 Page 37 of 928
REJ09B0099-0600
Section 2 CPU
2.5
Data Formats
The H8S/2000 CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit
(longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2,
…, 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two
digits of 4-bit BCD data.
2.5.1
General Register Data Formats
Figure 2.9 shows the data formats in general registers.
Data Type
Register Number
Data Format
7
1-bit data
RnH
1-bit data
RnL
4-bit BCD data
RnH
4-bit BCD data
RnL
Byte data
RnH
0
Don't care
7 6 5 4 3 2 1 0
0
7
Don't care
7
7 6 5 4 3 2 1 0
4 3
Upper
0
Lower
Don't care
7
Don't care
7
4 3
Upper
0
Don't care
MSB
LSB
7
Byte data
RnL
Figure 2.9 General Register Data Formats (1)
REJ09B0099-0600
0
Don't care
MSB
Rev. 6.00 Sep. 24, 2009 Page 38 of 928
0
Lower
LSB
Section 2 CPU
Data Type
Register Number
Word data
Rn
Data Format
15
0
MSB
Word data
15
0
MSB
LSB
Longword data
ERn
31
MSB
LSB
En
16 15
En
0
Rn
LSB
Legend:
ERn
: General register ER
En
: General register E
Rn
: General register R
RnH
: General register RH
RnL
: General register RL
MSB : Most significant bit
LSB
: Least significant bit
Figure 2.9 General Register Data Formats (2)
Rev. 6.00 Sep. 24, 2009 Page 39 of 928
REJ09B0099-0600
Section 2 CPU
2.5.2
Memory Data Formats
Figure 2.10 shows the data formats in memory. The H8S/2000 CPU can access word data and
longword data in memory, but word or longword data must begin at an even address. If an attempt
is made to access word or longword data at an odd address, no address error occurs but the least
significant bit of the address is regarded as 0, so the access starts at the preceding address. This
also applies to instruction fetches.
When ER7 is used as an address register to access the stack, the operand size should be word or
longword.
Data Type
Address
Data Format
7
1-bit data
Address L
7
Byte data
Address L
MSB
Word data
Address 2M
MSB
0
6
5
4
3
2
Address 2N
0
LSB
LSB
Address 2M+1
Longword data
1
MSB
Address 2N+1
Address 2N+2
Address 2N+3
LSB
Figure 2.10 Memory Data Formats
2.6
Instruction Set
The H8S/2000 CPU has 65 types of instructions. The instructions are classified by function in
table 2.1.
Rev. 6.00 Sep. 24, 2009 Page 40 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.1
Instruction Classification
Function
Data transfer
Instructions
Size
Types
MOV
B/W/L
5
POP*1, PUSH*1
W/L
LDM*5, STM*5
3
MOVFPE* , MOVTPE*
Arithmetic
operations
L
3
B
ADD, SUB, CMP, NEG
B/W/L
ADDX, SUBX, DAA, DAS
B
INC, DEC
B/W/L
ADDS, SUBS
L
19
MULXU, DIVXU, MULXS, DIVXS
B/W
EXTU, EXTS
W/L
TAS*4
B
Logic operations
AND, OR, XOR, NOT
B/W/L
4
Shift
SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL,
ROTXR
B/W/L
8
Bit manipulation
BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, B
BIAND, BOR, BIOR, BXOR, BIXOR
Branch
Bcc*2, JMP, BSR, JSR, RTS
⎯
5
System control
TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC,
NOP
⎯
9
⎯
1
Block data transfer EEPMOV
14
Total: 65
Legend:
B:
Byte
W:
Word
L:
Longword
Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W Rn,
@-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L
ERn, @-SP.
2. Bcc is the general name for conditional branch instructions.
3. Cannot be used in this LSI.
4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
5. Only register ER0 to ER6 should be used when using the STM/LDM instruction.
Rev. 6.00 Sep. 24, 2009 Page 41 of 928
REJ09B0099-0600
Section 2 CPU
2.6.1
Table of Instructions Classified by Function
Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in
tables 2.3 to 2.10 is defined below.
Table 2.2
Operation Notation
Symbol
Description
Rd
General register (destination)*
Rs
General register (source)*
Rn
General register*
ERn
General register (32-bit register)
(EAd)
Destination operand
(EAs)
Source operand
EXR
Extended control register
CCR
Condition-code register
N
N (negative) flag in CCR
Z
Z (zero) flag in CCR
V
V (overflow) flag in CCR
C
C (carry) flag in CCR
PC
Program counter
SP
Stack pointer
#IMM
Immediate data
disp
Displacement
+
Addition
–
Subtraction
×
Multiplication
÷
Division
∧
Logical AND
∨
Logical OR
⊕
Logical XOR
Rev. 6.00 Sep. 24, 2009 Page 42 of 928
REJ09B0099-0600
Section 2 CPU
Symbol
Description
→
Move
∼
NOT (logical complement)
:8/:16/:24/:32
8-, 16-, 24-, or 32-bit length
Note:
*
General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0
to R7, E0 to E7), and 32-bit registers (ER0 to ER7).
Table 2.3
Data Transfer Instructions
Instruction
Size*1
Function
MOV
B/W/L
(EAs) → Rd, Rs → (EAd)
Moves data between two general registers or between a general
register and memory, or moves immediate data to a general register.
MOVFPE
B
Cannot be used in this LSI.
MOVTPE
B
Cannot be used in this LSI.
POP
W/L
@SP+ → Rn
Pops a general register from the stack. POP.W Rn is identical to
MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH
W/L
Rn → @–SP
Pushes a general register onto the stack. PUSH.W Rn is identical to
MOV.W Rn, @–SP. PUSH.L ERn is identical to MOV.L ERn, @–SP.
LDM*2
L
@SP+ → Rn (register list)
Pops two or more general registers from the stack.
STM*2
L
Rn (register list) → @–SP
Pushes two or more general registers onto the stack.
Notes: 1.
B:
W:
L:
2.
Refers to the operand size.
Byte
Word
Longword
Only register ER0 to ER6 should be used when using the STM/LDM instruction.
Rev. 6.00 Sep. 24, 2009 Page 43 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.4
Arithmetic Operations Instructions (1)
Instruction
Size*
Function
ADD
B/W/L
Rd ± Rs → Rd, Rd ± #IMM → Rd
Performs addition or subtraction on data in two general registers, or on
immediate data and data in a general register (immediate byte data
cannot be subtracted from byte data in a general register. Use the
SUBX or ADD instruction.)
B
Rd ± Rs ± C → Rd, Rd ± #IMM ± C → Rd
Performs addition or subtraction with carry on byte data in two general
registers, or on immediate data and data in a general register.
B/W/L
Rd ± 1 → Rd, Rd ± 2 → Rd
Increments or decrements a general register by 1 or 2. (Byte operands
can be incremented or decremented by 1 only.)
L
Rd ± 1 → Rd, Rd ± 2 → Rd, Rd ± 4 → Rd
Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
B
Rd decimal adjust → Rd
Decimal-adjusts an addition or subtraction result in a general register by
referring to the CCR to produce 4-bit BCD data.
MULXU
B/W
Rd × Rs → Rd
Performs unsigned multiplication on data in two general registers: either
8 bits × 8 bits → 16 bits or 16 bits × 16 bits → 32 bits.
MULXS
B/W
Rd × Rs → Rd
Performs signed multiplication on data in two general registers: either 8
bits × 8 bits → 16 bits or 16 bits × 16 bits → 32 bits.
DIVXU
B/W
Rd ÷ Rs → Rd
Performs unsigned division on data in two general registers: either 16
bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits →
16-bit quotient and 16-bit remainder.
SUB
ADDX
SUBX
INC
DEC
ADDS
SUBS
DAA
DAS
Note:
*
B:
W:
L:
Refers to the operand size.
Byte
Word
Longword
Rev. 6.00 Sep. 24, 2009 Page 44 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.4
Arithmetic Operations Instructions (2)
Instruction
Size*1
Function
DIVXS
B/W
Rd ÷ Rs → Rd
Performs signed division on data in two general registers: either 16 bits
÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16bit quotient and 16-bit remainder.
CMP
B/W/L
Rd – Rs, Rd – #IMM
Compares data in a general register with data in another general
register or with immediate data, and sets CCR bits according to the
result.
NEG
B/W/L
0 – Rd → Rd
Takes the two's complement (arithmetic complement) of data in a
general register.
EXTU
W/L
Rd (zero extension) → Rd
Extends the lower 8 bits of a 16-bit register to word size, or the lower 16
bits of a 32-bit register to longword size, by padding with zeros on the
left.
EXTS
W/L
Rd (sign extension) → Rd
Extends the lower 8 bits of a 16-bit register to word size, or the lower 16
bits of a 32-bit register to longword size, by extending the sign bit.
TAS*2
B
@ERd – 0, 1 → (<bit 7> of @ERd)
Tests memory contents, and sets the most significant bit (bit 7) to 1.
Notes: 1.
B:
W:
L:
2.
Refers to the operand size.
Byte
Word
Longword
Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
Rev. 6.00 Sep. 24, 2009 Page 45 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.5
Logic Operations Instructions
Instruction
Size*
Function
AND
B/W/L
Rd ∧ Rs → Rd, Rd ∧ #IMM → Rd
Performs a logical AND operation on a general register and another
general register or immediate data.
OR
B/W/L
Rd ∨ Rs → Rd, Rd ∨ #IMM → Rd
Performs a logical OR operation on a general register and another
general register or immediate data.
XOR
B/W/L
Rd ⊕ Rs → Rd, Rd ⊕ #IMM → Rd
Performs a logical exclusive OR operation on a general register and
another general register or immediate data.
NOT
B/W/L
∼ Rd → Rd
Takes the one's complement of general register contents.
Note:
*
B:
W:
L:
Refers to the operand size.
Byte
Word
Longword
Table 2.6
Shift Instructions
Instruction
Size*
Function
SHAL
B/W/L
Rd (shift) → Rd
Performs an arithmetic shift on general register contents.
1-bit or 2-bit shifts are possible.
B/W/L
Rd (shift) → Rd
Performs a logical shift on general register contents.
1-bit or 2-bit shifts are possible.
B/W/L
Rd (rotate) → Rd
Rotates general register contents.
1-bit or 2-bit rotations are possible.
B/W/L
Rd (rotate) → Rd
Rotates general register contents through the carry flag.
1-bit or 2-bit rotations are possible.
SHAR
SHLL
SHLR
ROTL
ROTR
ROTXL
ROTXR
Note:
*
B:
W:
L:
Refers to the operand size.
Byte
Word
Longword
Rev. 6.00 Sep. 24, 2009 Page 46 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.7
Bit Manipulation Instructions (1)
Instruction
Size*
Function
BSET
B
1 → (<bit-No.> of <EAd>)
Sets a specified bit in a general register or memory operand to 1. The
bit number is specified by 3-bit immediate data or the lower three bits of
a general register.
BCLR
B
0 → (<bit-No.> of <EAd>)
Clears a specified bit in a general register or memory operand to 0. The
bit number is specified by 3-bit immediate data or the lower three bits of
a general register.
BNOT
B
∼ (<bit-No.> of <EAd>) → (<bit-No.> of <EAd>)
Inverts a specified bit in a general register or memory operand. The bit
number is specified by 3-bit immediate data or the lower three bits of a
general register.
BTST
B
∼ (<bit-No.> of <EAd>) → Z
Tests a specified bit in a general register or memory operand and sets
or clears the Z flag accordingly. The bit number is specified by 3-bit
immediate data or the lower three bits of a general register.
BAND
B
C ∧ (<bit-No.> of <EAd>) → C
ANDs the carry flag with a specified bit in a general register or memory
operand and stores the result in the carry flag.
BIAND
B
C ∧ ← (<bit-No.> of <EAd>) → C
ANDs the carry flag with the inverse of a specified bit in a general
register or memory operand and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
BOR
B
C ∨ (<bit-No.> of <EAd>) → C
ORs the carry flag with a specified bit in a general register or memory
operand and stores the result in the carry flag.
BIOR
B
C ∨ ← (<bit-No.> of <EAd>) → C
ORs the carry flag with the inverse of a specified bit in a general register
or memory operand and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
Note:
* Refers to the operand size.
B: Byte
Rev. 6.00 Sep. 24, 2009 Page 47 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.7
Bit Manipulation Instructions (2)
Instruction
Size*
Function
BXOR
B
C ⊕ (<bit-No.> of <EAd>) → C
XORs the carry flag with a specified bit in a general register or memory
operand and stores the result in the carry flag.
BIXOR
B
C ⊕ ← (<bit-No.> of <EAd>) → C
XORs the carry flag with the inverse of a specified bit in a general
register or memory operand and stores the result in the carry flag.
The bit number is specified by 3-bit immediate data.
BLD
B
(<bit-No.> of <EAd>) → C
Transfers a specified bit in a general register or memory operand to the
carry flag.
BILD
B
∼ (<bit-No.> of <EAd>) → C
Transfers the inverse of a specified bit in a general register or memory
operand to the carry flag.
The bit number is specified by 3-bit immediate data.
BST
B
C → (<bit-No.> of <EAd>)
Transfers the carry flag value to a specified bit in a general register or
memory operand.
BIST
B
∼ C → (<bit-No.> of <EAd>)
Transfers the inverse of the carry flag value to a specified bit in a
general register or memory operand.
The bit number is specified by 3-bit immediate data.
Note:
* Refers to the operand size.
B: Byte
Rev. 6.00 Sep. 24, 2009 Page 48 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.8
Branch Instructions
Instruction
Size
Function
Bcc
⎯
Branches to a specified address if a specified condition is true. The
branching conditions are listed below.
Mnemonic
Description
Condition
BRA(BT)
Always (true)
Always
BRN(BF)
Never (false)
Never
BHI
High
C∨Z=0
BLS
Low or same
C∨Z=1
BCC(BHS)
Carry clear
(high or same)
C=0
BCS(BLO)
Carry set (low)
C=1
BNE
Not equal
Z=0
BEQ
Equal
Z=1
BVC
Overflow clear
V=0
BVS
Overflow set
V=1
BPL
Plus
N=0
BMI
Minus
N=1
BGE
Greater or equal
N⊕V=0
BLT
Less than
N⊕V=1
BGT
Greater than
Z∨(N ⊕ V) = 0
BLE
Less or equal
Z∨(N ⊕ V) = 1
JMP
⎯
Branches unconditionally to a specified address.
BSR
⎯
Branches to a subroutine at a specified address.
JSR
⎯
Branches to a subroutine at a specified address.
RTS
⎯
Returns from a subroutine
Rev. 6.00 Sep. 24, 2009 Page 49 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.9
System Control Instructions
Instruction
Size*
Function
TRAPA
⎯
Starts trap-instruction exception handling.
RTE
⎯
Returns from an exception-handling routine.
SLEEP
⎯
Causes a transition to a power-down state.
LDC
B/W
(EAs) → CCR, (EAs) → EXR
Moves the source operand contents or immediate data to CCR or EXR.
Although CCR and EXR are 8-bit registers, word-size transfers are
performed between them and memory. The upper 8 bits are valid.
STC
B/W
CCR → (EAd), EXR → (EAd)
Transfers CCR or EXR contents to a general register or memory.
Although CCR and EXR are 8-bit registers, word-size transfers are
performed between them and memory. The upper 8 bits are valid.
ANDC
B
CCR ∧ #IMM → CCR, EXR ∧ #IMM → EXR
Logically ANDs the CCR or EXR contents with immediate data.
ORC
B
CCR ∨ #IMM → CCR, EXR ∨ #IMM → EXR
Logically ORs the CCR or EXR contents with immediate data.
XORC
B
CCR ⊕ #IMM → CCR, EXR ⊕ #IMM → EXR
Logically XORs the CCR or EXR contents with immediate data.
NOP
⎯
PC + 2 → PC
Only increments the program counter.
Note:
* Refers to the operand size.
B: Byte
W: Word
Rev. 6.00 Sep. 24, 2009 Page 50 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.10 Block Data Transfer Instructions
Instruction
Size
Function
EEPMOV.B
⎯
if R4L ≠ 0 then
Repeat @ER5+ → @ER6+
R4L–1 → R4L
Until R4L = 0
else next;
EEPMOV.W
⎯
if R4 ≠ 0 then
Repeat @ER5+ → @ER6+
R4–1 → R4
Until R4 = 0
else next;
Transfers a data block. Starting from the address set in ER5, transfers
data for the number of bytes set in R4L or R4 to the address location set
in ER6.
Execution of the next instruction begins as soon as the transfer is
completed.
2.6.2
Basic Instruction Formats
This LSI instructions consist of 2-byte (1-word) units. An instruction consists of an operation field
(op field), a register field (r field), an effective address extension (EA field), and a condition field
(cc).
Figure 2.11 shows examples of instruction formats.
• Operation Field
Indicates the function of the instruction, the addressing mode, and the operation to be carried
out on the operand. The operation field always includes the first four bits of the instruction.
Some instructions have two operation fields.
• Register Field
Specifies a general register. Address registers are specified by 3 bits, and data registers by 3
bits or 4 bits. Some instructions have two register fields. Some have no register field.
• Effective Address Extension
8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
• Condition Field
Specifies the branching condition of Bcc instructions.
Rev. 6.00 Sep. 24, 2009 Page 51 of 928
REJ09B0099-0600
Section 2 CPU
(1) Operation field only
op
NOP, RTS, etc.
(2) Operation field and register fields
op
rm
rn
ADD.B Rn, Rm, etc.
(3) Operation field, register fields, and effective address extension
op
rn
rm
MOV.B @(d:16, Rn), Rm, etc.
EA(disp)
(4) Operation field, effective address extension, and condition field
op
cc
EA(disp)
BRA d:16, etc.
Figure 2.11 Instruction Formats (Examples)
2.7
Addressing Modes and Effective Address Calculation
The H8S/2000 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses
a subset of these addressing modes. Arithmetic and logic instructions can use the register direct
and immediate modes. Data transfer instructions can use all addressing modes except programcounter relative and memory indirect. Bit manipulation instructions use register direct, register
indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR,
BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in
the operand.
Rev. 6.00 Sep. 24, 2009 Page 52 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.11 Addressing Modes
No.
Addressing Mode
Symbol
1
Register direct
Rn
2
Register indirect
@ERn
3
Register indirect with displacement
@(d:16,ERn)/@(d:32,ERn)
4
Register indirect with post-increment
Register indirect with pre-decrement
@ERn+
@–ERn
5
Absolute address
@aa:8/@aa:16/@aa:24/@aa:32
6
Immediate
#xx:8/#xx:16/#xx:32
7
Program-counter relative
@(d:8,PC)/@(d:16,PC)
8
Memory indirect
@@aa:8
2.7.1
Register Direct⎯Rn
The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the
operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7
can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.
2.7.2
Register Indirect⎯@ERn
The register field of the instruction code specifies an address register (ERn) which contains the
address of the operand on memory. If the address is a program instruction address, the lower 24
bits are valid and the upper 8 bits are all assumed to be 0 (H'00).
2.7.3
Register Indirect with Displacement⎯@(d:16, ERn) or @(d:32, ERn)
A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn)
specified by the register field of the instruction, and the sum gives the address of a memory
operand. A 16-bit displacement is sign-extended when added.
2.7.4
Register Indirect with Post-Increment or Pre-Decrement⎯@ERn+ or @-ERn
Register indirect with post-increment⎯@ERn+: The register field of the instruction code
specifies an address register (ERn) which contains the address of a memory operand. After the
operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the
address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for
Rev. 6.00 Sep. 24, 2009 Page 53 of 928
REJ09B0099-0600
Section 2 CPU
longword transfer instruction. For the word or longword transfer instructions, the register value
should be even.
Register indirect with pre-decrement⎯@-ERn: The value 1, 2, or 4 is subtracted from an
address register (ERn) specified by the register field in the instruction code, and the result is the
address of a memory operand. The result is also stored in the address register. The value
subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer
instruction. For the word or longword transfer instructions, the register value should be even.
2.7.5
Absolute Address⎯@aa:8, @aa:16, @aa:24, or @aa:32
The instruction code contains the absolute address of a memory operand. The absolute address
may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long
(@aa:32). Table 2.12 indicates the accessible absolute address ranges.
To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits
(@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF).
For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can
access the entire address space.
A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8
bits are all assumed to be 0 (H'00).
Table 2.12 Absolute Address Access Ranges
Absolute Address
Data address
Normal Mode*
Advanced Mode
8 bits (@aa:8)
H'FF00 to H'FFFF
H'FFFF00 to H'FFFFFF
16 bits (@aa:16)
H'0000 to H'FFFF
H'000000 to H'007FFF,
H'FF8000 to H'FFFFFF
32 bits (@aa:32)
Program instruction
address
Note:
2.7.6
*
H'000000 to H'FFFFFF
24 bits (@aa:24)
Normal mode is not available in this LSI.
Immediate⎯#xx:8, #xx:16, or #xx:32
The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an
operand.
Rev. 6.00 Sep. 24, 2009 Page 54 of 928
REJ09B0099-0600
Section 2 CPU
The ADDS, SUBS, INC and DEC instructions contain immediate data implicitly. Some bit
manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit
number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a
vector address.
2.7.7
Program-Counter Relative⎯@(d:8, PC) or @(d:16, PC)
This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in
the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address.
Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0
(H'00). The PC value to which the displacement is added is the address of the first byte of the next
instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to
+32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should
be an even number.
2.7.8
Memory Indirect⎯@@aa:8
This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit
absolute address specifying a memory operand. This memory operand contains a branch address.
The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255
(H'0000 to H'00FF in normal mode*, H'000000 to H'0000FF in advanced mode). In normal mode,
the memory operand is a word operand and the branch address is 16 bits long. In advanced mode,
the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).
Note that the first part of the address range is also the exception vector area. For further details,
see section 4, Exception Handling.
If an odd address is specified in word or longword memory access, or as a branch address, the
least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched
at the address preceding the specified address. (For further information, see section 2.5.2, Memory
Data Formats.)
Note: * Normal mode is not available in this LSI.
Rev. 6.00 Sep. 24, 2009 Page 55 of 928
REJ09B0099-0600
Section 2 CPU
Specified
by @aa:8
Branch address
Specified
by @aa:8
Reserved
Branch address
(a) Normal Mode*
(a) Advanced Mode
Note: * Normal mode is not available in this LSI.
Figure 2.12 Branch Address Specification in Memory Indirect Mode
2.7.9
Effective Address Calculation
Table 2.13 indicates how effective addresses are calculated in each addressing mode. In normal
mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.
Rev. 6.00 Sep. 24, 2009 Page 56 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.13 Effective Address Calculation (1)
No
1
Addressing Mode and Instruction Format
op
2
Effective Address Calculation
Effective Address (EA)
Register direct(Rn)
rm
Operand is general register contents.
rn
Register indirect(@ERn)
0
31
op
3
31
24 23
0
Don't care
General register contents
r
Register indirect with displacement
@(d:16,ERn) or @(d:32,ERn)
0
31
General register contents
op
r
31
disp
Sign extension
Register indirect with post-increment or
pre-decrement
•Register indirect with post-increment @ERn+
op
disp
31
0
31
24 23
0
Don't care
General register contents
r
•Register indirect with pre-decrement @-ERn
0
0
31
4
24 23
Don't care
1, 2, or 4
31
0
General register contents
31
24 23
0
Don't care
op
r
1, 2, or 4
Operand Size
Byte
Word
Longword
Offset
1
2
4
Rev. 6.00 Sep. 24, 2009 Page 57 of 928
REJ09B0099-0600
Section 2 CPU
Table 2.13 Effective Address Calculation (2)
No
5
Addressing Mode and Instruction Format
Effective Address Calculation
Effective Address (EA)
Absolute address
@aa:8
31
op
@aa:16
31
op
0
H'FFFF
24 23
16 15
0
Don't care Sign extension
abs
@aa:24
31
op
8 7
24 23
Don't care
abs
24 23
0
Don't care
abs
@aa:32
op
31
6
Immediate
#xx:8/#xx:16/#xx:32
op
7
0
24 23
Don't care
abs
Operand is immediate data.
IMM
0
23
Program-counter relative
PC contents
@(d:8,PC)/@(d:16,PC)
op
disp
23
0
Sign
extension
disp
31
24 23
0
Don't care
8
Memory indirect @@aa:8
• Normal mode*
8 7
31
op
abs
0
abs
H'000000
15
0
31
24 23
Don't care
Memory contents
16 15
0
H'00
• Advanced mode
31
op
abs
8 7
H'000000
31
0
Memory contents
Note: * Normal mode is not available in this LSI.
Rev. 6.00 Sep. 24, 2009 Page 58 of 928
REJ09B0099-0600
0
abs
31
24 23
Don't care
0
Section 2 CPU
2.8
Processing States
The H8S/2000 CPU has five main processing states: the reset state, exception handling state,
program execution state, bus-released state, and power-down state. Figure 2.13 indicates the state
transitions.
• Reset State
In this state, the CPU and all on-chip peripheral modules are initialized and not operating.
When the RES input goes low, all current processing stops and the CPU enters the reset state.
All interrupts are masked in the reset state. Reset exception handling starts when the RES
signal changes from low to high. For details, see section 4, Exception Handling.
The reset state can also be entered by a watchdog timer overflow.
• Exception-Handling State
The exception-handling state is a transient state that occurs when the CPU alters the normal
processing flow due to an exception source, such as a reset, trace, interrupt, or trap instruction.
The CPU fetches a start address (vector) from the exception vector table and branches to that
address. For further details, see section 4, Exception Handling.
• Program Execution State
In this state, the CPU executes program instructions in sequence.
• Bus-Released State
In a product which has a bus master other than the CPU, such as a data transfer controller
(DTC), the bus-released state occurs when the bus has been released in response to a bus
request from a bus master other than the CPU.
While the bus is released, the CPU halts operations.
• Power-down State
This is a power-down state in which the CPU stops operating. The program stop state occurs
when a SLEEP instruction is executed or the CPU enters hardware standby mode. For further
details, see section 22, Power-Down Modes.
Rev. 6.00 Sep. 24, 2009 Page 59 of 928
REJ09B0099-0600
Section 2 CPU
End of bus request
Bus request
tio
n
ha
nd
lin
g
Program execution state
s
bu
f
t
t
o
SLEEP instruction,
es
d ues
qu
En req
SSBY = 0
re
s
Bu
Sleep mode
eq
pt r
rru
Inte
t
ues
SLEEP instruction,
SSBY = 1
En
d
o
ha f ex
nd ce
lin pti
g on
Re
qu
es
tf
or
ex
ce
p
Bus-released state
Exception handling state
External interrupt request
Software standby mode
RES = high
MRES = high
Manual reset state *1
Power-on reset state *1
STBY = high,
RES = low
Reset state
Hardware standby mode*2
Power-down state*3
Notes: 1. From any state except hardware standby mode, a transition to the reset state occurs
whenever RES goes low. A transition can also be made to the reset state when the
watchdog timer overflows.
2. From any state, a transition to hardware standby mode occurs when STBY goes low.
3. Apart from these states, there is also watch mode. For details, see section 22,
Power-Down Modes.
Figure 2.13 State Transitions
Rev. 6.00 Sep. 24, 2009 Page 60 of 928
REJ09B0099-0600
Section 2 CPU
2.9
Usage Notes
2.9.1
TAS Instruction
Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction. The TAS
instruction is not generated by the H8S and H8/300 Series C/C++ compilers. If the TAS
instruction is used as a user-defined intrinsic function, ensure that only register ER0, ER1, ER4, or
ER5 is used.
2.9.2
STM/LDM Instruction
With the STM or LDM instruction, the ER7 register is used as the stack pointer, and thus cannot
be used as a register that allows save (STM) or restore (LDM) operation.
With a single STM or LDM instruction, two to four registers can be saved or restored. The
available registers are as follows:
For two registers: ER0 and ER1, ER2 and ER3, or ER4 and ER5
For three registers: ER0 to ER2, or ER4 to ER6
For four registers: ER0 to ER3
For the H8S or H8/300 Series C/C++ Compiler, the STM/LDM instruction including ER7 is not
created.
2.9.3
Bit Manipulation Instructions
When bit-manipulation is used with registers that include write-only bits, bits to be manipulated
may not be manipulated properly or bits unrelated to the bit-manipulation may be changed.
Some values read from write-only bits are fixed and some are undefined. When such bits are the
operands of bit-manipulation instructions that use read values in arithmetic operations (BNOT,
BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD), the desired bit-manipulation
will not be executed.
Also, bit-manipulation instructions that write back data according to the results of arithmetic
operations (BSET, BCLR, BNOT, BST, BIST) may change bits that are not related to the bitmanipulation. Therefore, special care is necessary when using these instructions with registers that
include write-only bits.
Rev. 6.00 Sep. 24, 2009 Page 61 of 928
REJ09B0099-0600
Section 2 CPU
The BSET, BCLR, BNOT, BST and BIST instructions are executed as follows:
1. Data is read in bytes.
2. The operation corresponding to the instruction is applied to the specified bit of the data.
3. The byte produced by the bit-manipulation is written back.
• Consider this example, where the BCLR instruction is executed to clear only bit 4 in P1DDR
of Port 1.
P1DDR is an 8-bit register that consists of write-only bits and specifies input or output for
each pin of port 1. Reading of these bits is not valid, since values read are specified as
undefined.
In the following example, the BCLR instruction specifies P14 as an input. Before the
operation, P17 to P14 are set as output pins and P13 to P10 are set as input pins. The value of
P1DDR is H'F0.
I/O
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Output
Input
Input
Input
Input
1
1
1
1
0
0
0
0
P1DDR
To switch P14 from an output to an input, the value of bit 4 in P1DDR has to be changed from
1 to 0 (from H'F0 to H'E0). The BCLR instruction used to clear bit 4 in P1DDR is as follows.
BCLR
#4, @P1DDR
However, the above bit-manipulation of the write-only P1DDR register may cause the
following problem.
The data in P1DDR is read in bytes. Data read from P1DDR is undefined. Thus, regardless of
whether the value in the register is 0 or 1, it is impossible to tell which value will be read. All
bits in P1DDR are write-only, thus read as undefined. The actual value in P1DDR is H'F0. Let
us assume that the value read is H'F8, where the value of bit 3 is read as 1 rather than its actual
value of 0.
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Output
Input
Input
Input
Input
P1DDR
1
1
1
1
0
0
0
0
Read value
1
1
1
1
1
0
0
0
I/O
Rev. 6.00 Sep. 24, 2009 Page 62 of 928
REJ09B0099-0600
Section 2 CPU
The target bit of the data read out is then manipulated. In this example, clearing bit 4 of H'F8
leaves us with H'E8.
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Output
Input
Input
Input
Input
P1DDR
1
1
1
1
0
0
0
0
After bitmanipulation
1
1
1
0
1
0
0
0
I/O
After the bit-manipulation, The data is then written back to P1DDR, and execution of the
BCLR instruction is complete.
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Input
Output
Input
Input
Input
P1DDR
1
1
1
0
1
0
0
0
Write value
1
1
1
0
1
0
0
0
I/O
This instruction was meant to change the value of P1DDR to H'E0, but H'E8 was written back
instead. P13, which should be an input pin, has been turned into an output pin. Note that while
the error in this case occurred because bit 3 in P1DDR was read as 1, the values read from bits
7 to 0 in P1DDR are undefined. Bit-manipulation instructions that write back values might
change any bit from 0 to 1 or 1 to 0. Section 2.9.4, Access Method for Registers with WriteOnly Bits, describes a way to avoid this possibility when changing the values of registers that
include write-only bits.
The BCLR instruction can be used to clear flags in the internal I/O registers to 0. In this case,
if it is obvious that a given flag has been set to 1 because an interrupt handler has been entered,
there is no need to read the flag .
2.9.4
Access Method for Registers with Write-Only Bits
A read value from a write-only bit using a data-transfer or a bit-manipulation instruction is
undefined. To avoid using the read value for subsequent operations, follow the procedure shown
below to access registers that include write-only bits.
When writing to registers that include write-only bits, set up a work area in memory such as onchip RAM, write the data to the work area, read the data back from the memory, and then write
the data to the registers that include write-only bits.
Rev. 6.00 Sep. 24, 2009 Page 63 of 928
REJ09B0099-0600
Section 2 CPU
Write initial data to work area
Writing initial value
Copy data from work area to
register including write-only bit
Access data in work area
(data-transfer and bit-manipulation
instructions can be used)
Changing value of register
including write-only bit
Copy data from work area to
register including write-only bit
Figure 2.14 Flowchart of Access Method for Registers with Write-Only Bits
• Consider the following example, where only bit 4 in P1DDR of port 1 is cleared.
P1DDR is an 8-bit register that consists of write-only bits and specifies input or output for
each pin of port 1. Reading of these bits is not valid, since values read are specified as
undefined.
In the following example, the BCLR instruction specifies P14 as an input. Start by writing the
initial value H'F0, which will be written to P1DDR, to the work area (RAM0) in memory.
MOV.B
#H'F0, R0L
MOV.B
R0L, @RAM0
MOV.B
R0L, @P1DDR
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Output
Input
Input
Input
Input
P1DDR
1
1
1
1
0
0
0
0
RAM0
1
1
1
1
0
0
0
0
I/O
P14 is now an output. To switch P14 from an output to an input, the value of bit 4 in P1DDR
has to be changed from 1 to 0 (from H'F0 to H'E0). Clear bit 4 of RAM0 using the BCLR
instruction.
BCLR
#4,
@RAM0
Rev. 6.00 Sep. 24, 2009 Page 64 of 928
REJ09B0099-0600
Section 2 CPU
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Output
Input
Input
Input
Input
P1DDR
1
1
1
1
0
0
0
0
RAM0
1
1
1
0
0
0
0
0
I/O
RAM locations are readable and writable, so there is no possibility of a problem if a bitmanipulation instruction is used to clear only bit 4 of RAM0. Read the value from RAM0 and
then write it back to P1DDR.
MOV.B
@RAM0,
R0L
MOV.B
R0L,
@P1DDR
P17
P16
P15
P14
P13
P12
P11
P10
Output
Output
Output
Input
Input
Input
Input
Input
P1DDR
1
1
1
0
0
0
0
0
RAM0
1
1
1
0
0
0
0
0
I/O
Following this procedure in access to registers that include write-only bits makes the behavior
of the program independent of the type of instruction.
Rev. 6.00 Sep. 24, 2009 Page 65 of 928
REJ09B0099-0600
Section 2 CPU
Rev. 6.00 Sep. 24, 2009 Page 66 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
Section 3 MCU Operating Modes
3.1
Operating Mode Selection
This LSI supports two types of operating mode (modes 6 and 7). Pin functions are changed
according to each operating mode. The operation mode is determined by the setting of mode pins
(MD2 to MD0). Mode 6 is the external expansion mode, which allows external memory and
peripheral device to be accessed. In external expansion mode, the bus controller sets address space
of 8 bits or 16 bits for each area after the program is started to execute. Making one of the areas a
16-bit address space leads to 16-bit bus mode and making all the area 8-bit access space leads to
8-bit bus mode.
In mode 7, the external address space cannot be used. Mode pins should not be changed during
operations.
Table 3.1
MCU Operating Mode Selection
MCU
CPU
Operating
Operating
Mode
MD2 MD1 MD0 Mode
Description
External Data Bus
On-Chip
ROM
Initial
Width
Max.
Width
6
1
1
0
Advanced
mode
On-chip ROM valid Enabled
expansion mode
8 bits
16 bits
7
1
1
1
Advanced
mode
Single-chip mode
⎯
⎯
Enabled
Rev. 6.00 Sep. 24, 2009 Page 67 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
3.2
Register Descriptions
The following registers are related to the operating mode.
• Mode control register (MDCR)
• System control register (SYSCR)
3.2.1
Mode Control Register (MDCR)
MDCR monitors the current operating mode.
Bit
Bit Name
Initial
Value
R/W
Descriptions
7
⎯
1
⎯
Reserved
This bit is always read as 1 and cannot be modified.
⎯
6 to 3
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
2
MDS2
⎯*
R
Mode Select 2 to 0
1
MDS1
⎯*
R
0
MDS0
⎯*
R
These bits indicate the input levels at mode pins MD2 to
MD0 (the current operating mode). Bits MDS2 to MDS0
correspond to pins MD2 to MD0, respectively. MDS2 to
MDS0 are read-only bits and cannot be modified. The
input levels at mode pins MD2 to MD0 are latched into
these bits when MDCR is read. These latches are
canceled by a power-on reset, but retained by a manual
reset.
Note:
3.2.2
*
Determined by the setting of pins MD2 to MD0.
System Control Register (SYSCR)
SYSCR performs the selection of interrupt control mode, the selection of NMI detection edge, the
selection of enable/disable of MRES pin input, and the selection of valid/invalid of on-chip RAM.
Rev. 6.00 Sep. 24, 2009 Page 68 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
Bit
Bit Name
Initial
Value
R/W
Descriptions
7
⎯
0
R/W
Reserved
The write value should always be 0.
6
⎯
0
⎯
Reserved
This bit is always read as 0 and cannot be modified.
5
INTM1
0
R/W
4
INTM0
0
R/W
Select interrupt control mode of the interrupt controller.
For interrupt control mode, see section 5.5.1, Interrupt
Control Modes and Interrupt Operation.
00: Interrupt control mode 0
01: Setting prohibited
10: Interrupt control mode 2
11: Setting prohibited
3
NMIEG
0
R/W
NMI Edge Select
Performs input edge selection of the NMI pin.
0: Interrupt request is generated at the falling edge of NMI
input.
1: Interrupt request is generated at the rising edge of NMI
input.
2
MRESE
0
R/W
Manual Reset Selection Bit
Selects enable/disable of the MRES pin input.
0: Disables manual reset.
1: Enables manual reset. The MRES pin input is enabled.
1
⎯
0
⎯
Reserved
This bit is always read as 0 and cannot be modified.
0
RAME
1
R/W
RAM Enable
Selects valid/invalid of the on-chip RAM. The RAME bit is
initialized when a reset is canceled.
0: The on-chip RAM is disabled.
1: The on-chip RAM is enabled.
Rev. 6.00 Sep. 24, 2009 Page 69 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
3.3
Operating Mode
3.3.1
Mode 6
The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is valid.
Immediately after a reset, ports A, B, and C become input ports. The AE3 to AEO bits in PFCR
allow enable/disable setting of the address (A23 to A8) output, regardless of the corresponding
DDR value. The pin which is disabled of the address output at ports A and B becomes an output
port when the corresponding DDR is set to 1.
The address (A7 to A0) is output when the corresponding DDR is set to 1 at port C.
Ports D and E are data buses, and a part of the port F is the bus control signal.
Immediately after a reset, 8-bits bus mode is set and all the areas become 8-bit access space.
However, when any of the areas is set to 16-bit access space by the bus controller, 16-bit bus
mode is set and port E becomes the data bus.
3.3.2
Mode 7
The CPU can access a 16-Mbyte address space in advanced mode. The on-chip ROM is valid and
the external address space cannot be accessed.
All the I/O port can be used as an input/output port.
3.3.3
Pin Functions
Table 3.2 shows the pin functions in modes 6 and 7.
Rev. 6.00 Sep. 24, 2009 Page 70 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
Table 3.2
Pin Function in Each Operating Mode
Port
Mode 6
Mode 7
Port A
P*/A
P
Port B
P*/A
P
Port C
P*/A
P
Port D
D
P
Port E
P*/D
P
PF7
P/C*
P*/C
PF6 to PF4
C
P
PF3
P*/C
PF2 to PF0
P*/C
Port F
Legend:
P: Input/output port
A: Address bus output
D: Data bus Input/output
C: Control signal, clock Input/output
∗: Immediately after a reset
Rev. 6.00 Sep. 24, 2009 Page 71 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
3.4
Address Map in Each Operating Mode
Figures 3.1 to 3.3 show the address map of each product.
Mode 6
(Advanced and expanded
mode with on-chip ROM
enabled)
H'000000
Mode 7
(Advanced and Singlechip mode)
H'000000
On-chip ROM
On-chip ROM
H'07FFFF
H'080000
External address
space
H'FF7000
On-chip RAM
H'FF7000
H'FFEFBF
On-chip RAM
H'FFEFC0 External address space
H'FFF800
H'FFFF40
Internal
I/O registers
H'FFF800 Internal I/O registers
H'FFFF3F
Reserved area
H'FFFF60 Internal I/O registers
H'FFFF60 Internal I/O registers
H'FFFFC0
H'FFFFFF
H'FFFFC0
H'FFFFFF
On-chip RAM
On-chip RAM
Figure 3.1 Address Map of H8S/2556, H8S/2552, and H8S/2506
Rev. 6.00 Sep. 24, 2009 Page 72 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
Mode 6
(Advanced and expanded
mode with on-chip ROM
enabled)
H'000000
Mode 7
(Advanced and Singlechip mode)
H'000000
On-chip ROM
On-chip ROM
H'05FFFF
H'060000
Reserved area
H'080000
External address
space
H'FF7000
Reserved area
H'FF9000
On-chip RAM
H'FF9000
H'FFEFBF
On-chip RAM
H'FFEFC0 External address space
H'FFF800
H'FFFF40
Internal I/O registers
H'FFF800
Internal I/O registers
H'FFFF3F
Reserved area
H'FFFF60 Internal I/O registers
H'FFFF60 Internal I/O registers
H'FFFFC0
H'FFFFFF
H'FFFFC0
H'FFFFFF
On-chip RAM
On-chip RAM
Figure 3.2 Address Map of H8S/2551
Rev. 6.00 Sep. 24, 2009 Page 73 of 928
REJ09B0099-0600
Section 3 MCU Operating Modes
Mode 6
(Advanced and expanded
mode with on-chip ROM
enabled)
H'000000
Mode 7
(Advanced and Singlechip mode)
H'000000
On-chip ROM
On-chip ROM
H'05FFFF
H'060000
Reserved area
H'080000
External address
space
H'FF7000
H'FF7000
On-chip RAM
On-chip RAM
H'FFEFBF
H'FFEFC0 External address space
H'FFF800 Internal I/O registers
H'FFFF40
H'FFF800 Internal I/O registers
H'FFFF3F
Reserved area
H'FFFF60 Internal I/O registers
H'FFFF60 Internal I/O registers
H'FFFFC0
H'FFFFFF
H'FFFFC0
H'FFFFFF
On-chip RAM
On-chip RAM
Figure 3.3 Address Map of H8S/2505
Rev. 6.00 Sep. 24, 2009 Page 74 of 928
REJ09B0099-0600
Section 4 Exception Handling
Section 4 Exception Handling
4.1
Exception Handling Types and Priority
As table 4.1 indicates, exception handling may be caused by a reset, trace, trap instruction, or
interrupt. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur
simultaneously, they are accepted and processed in order of priority. Trap instruction exception
handling requests are accepted at all times in program execution state.
The exception source, the stack structure, and the operation of the CPU vary depending on the
interrupt control mode set by the INTM0 and INTM1 bits in SYSCR.
Table 4.1
Exception Types and Priority
Priority
Exception Type
Start of Exception Handling
High
Reset
Starts immediately after a low-to-high transition at the RES
and MRES pins, or when the watchdog timer overflows. The
CPU enters the power-on reset state when the RES pin is low.
The CPU enters the manual reset state when the MRES pin is
low.
Trace
Starts when execution of the current instruction or exception
handling ends, if the trace (T) bit is set to 1. Trace is enabled
only in interrupt control mode 2. Trace exception handling is
not executed after execution of an RTE instruction.
Interrupt
Starts when execution of the current instruction or exception
handling ends, if an interrupt request has been issued.
Interrupt detection is not performed on completion of ANDC,
ORC, XORC, or LDC instruction execution, or on completion
of reset exception handling.
Trap instruction
(TRAPA)
Started by execution of a trap instruction (TRAPA). Trap
instruction exception handling requests are accepted at all
times in program execution state.
Low
4.2
Exception Sources and Exception Vector Table
Different vector address is assigned to each exception source. Table 4.2 lists the exception sources
and their vector addresses.
Rev. 6.00 Sep. 24, 2009 Page 75 of 928
REJ09B0099-0600
Section 4 Exception Handling
Table 4.2
Exception Handling Vector Table
Vector Address*1
Exception Source
Vector Number
Advanced Mode
Power-on reset
0
H'0000 to H'0003
Manual reset
1
H'0004 to H'0007
Reserved for system use
2
H'0008 to H'000B
3
H'000C to H'000F
4
H'0010 to H'0013
5
H'0014 to H'0017
Direct transitions*
6
H'0018 to H'001B
External interrupt (NMI)
7
H'001C to H'001F
Trap instruction (four sources)
8
H'0020 to H'0023
9
H'0024 to H'0027
10
H'0028 to H'002B
11
H'002C to H'002F
12
H'0030 to H'0033
13
H'0034 to H'0037
14
H'0038 to H'003B
15
H'003C to H'003F
IRQ0
16
H'0040 to H'0043
IRQ1
17
H'0044 to H'0047
IRQ2
18
H'0048 to H'004B
IRQ3
19
H'004C to H'004F
IRQ4
20
H'0050 to H'0053
IRQ5
21
H'0054 to H'0057
IRQ6
22
H'0058 to H'005B
IRQ7
23
H'005C to H'005F
24
⎜
127
H'0060 to H'0063
⎜
H'01FC to H'01FF
Trace
3
Reserved for system use
External interrupt
2
Internal interrupt*
Notes: 1. Indicates lower 16 bits of the address.
2. For details on the internal interrupt vector table, see section 5.4.3, Interrupt Exception
Handling Vector Table.
3. Direct transitions are not supported in this LSI.
Rev. 6.00 Sep. 24, 2009 Page 76 of 928
REJ09B0099-0600
Section 4 Exception Handling
4.3
Reset
A reset has the highest exception priority.
When the RES or MRES pin goes low, all processing halts and this LSI enters the reset state. A
reset initializes the internal state of the CPU and the registers of the on-chip peripheral modules.
This LSI enters interrupt control mode 0 immediately after a reset.
When the RES or MRES pin goes high from the low state, this LSI starts reset exception handling.
The chip can also be reset by overflow of the watchdog timer. For details, see section 12,
Watchdog Timer (WDT).
4.3.1
Types of Reset
The LSI supports two types of resets: power-on reset and manual reset.
Table 4.3 shows the types of reset. Set to power-on reset when the power is tuned on.
The CPU internal status is initialized both by the power-on reset and the manual reset. By a
power-on reset, all registers of the on-chip peripheral modules are initialized; by a manual reset,
registers of the on-chip peripheral modules, except for the bus controller and I/O ports, are
initialized. The status of the bus controller and I/O ports is maintained.
By a manual reset, on-chip peripheral modules are initialized and thus ports used as input/output
pins of the on-chip peripheral modules are switched to input/output ports controlled by DDR and
DR.
Table 4.3
Types of Reset
Reset Shift Conditions
Internal State
MRES
RES
CPU
On-Chip Peripheral Modules
Power-on reset
*
Low
Initialized
Initialized
Manual reset
Low
High
Initialized
Initialized except for bus controller
and I/O ports
Types
Legend:
*:
Don’t care
The power-on reset and the manual reset are also available for the reset by the watchdog timer.
To enable the MRES pin, set the MRESE bit in SYSCR to 1.
Rev. 6.00 Sep. 24, 2009 Page 77 of 928
REJ09B0099-0600
Section 4 Exception Handling
4.3.2
Reset Exception Handling
When the RES or MRES pin goes low, this LSI enters the reset state. To ensure that this LSI is
reset, hold the RES pin low for at least 20 ms at power-up. To reset the chip during operation, hold
the RES or MRES pin low for at least 20 states.
When the RES or MRES pin goes high after being held low for the necessary time, this LSI starts
reset exception handling as follows:
1. The internal state of the CPU and the registers of the on-chip peripheral modules are
initialized, the T bit in EXR is cleared to 0, and the I bits in EXR and CCR are set to 1.
2. The reset exception handling vector address is read and transferred to the PC, and program
execution starts from the address indicated by the PC.
Figures 4.1 shows an example of the reset sequence.
Vector fetch
Fetch first instruction
Internal
processing of a program
(1)
(3)
φ
RES
Internal
address bus
(5)
Internal read
signal
Internal write
signal
Internal data
bus
(1)(3)
(2)(4)
(5)
(6)
High
(2)
(4)
(6)
Reset exception handling vector address (At a reset, (1) = H'000000; (3) = H'000002)
Start address (contents of reset exception handling vector address)
Start address ((5) = (2) (4))
First instruction of a program
Figure 4.1 Reset Sequence (Advanced Mode with On-Chip ROM Enabled)
Rev. 6.00 Sep. 24, 2009 Page 78 of 928
REJ09B0099-0600
Section 4 Exception Handling
4.3.3
Interrupts after Reset
If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and
CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests,
including NMI, are disabled immediately after a reset. Since the first instruction of a program is
always executed immediately after the reset state ends, make sure that this instruction initializes
the stack pointer (example: MOV.L #xx: 32, SP).
4.3.4
State of On-Chip Peripheral Modules after Reset Release
After reset release, MSTPCRA is initialized to H'3F, MSTPCRB and MSTPCRC are initialized to
H'FF, and all modules except the DTC enter module stop mode. Consequently, on-chip peripheral
module registers cannot be read or written to. Register reading and writing is enabled when the
module stop mode is exited.
4.4
Trace Exception Handling
Trace is enabled in interrupt control mode 2. Trace mode is not entered in interrupt control mode
0, irrespective of the state of the T bit. For details on the interrupt control mode, see section 5,
Interrupt Controller.
If the T bit in EXR is set to 1, trace mode is entered. In trace mode, a trace exception handling
occurs on completion of each instruction. After execution of trace exception handling, the T bit in
EXR is cleared to 0 and trace mode is canceled. Trace mode is not affected by interrupt masking.
Table 4.4 shows the state of CCR and EXR after execution of trace exception handling. Interrupts
are accepted even within the trace exception handling routine.
The T bit saved on the stack retains its value of 1, and when control is returned from the trace
exception handling routine by the RTE instruction, trace mode resumes. Trace exception handling
is not carried out after execution of the RTE instruction.
Rev. 6.00 Sep. 24, 2009 Page 79 of 928
REJ09B0099-0600
Section 4 Exception Handling
Table 4.4
State of CCR and EXR after Trace Exception Handling
CCR
Interrupt Control Mode
I
UI
EXR
I2 to I0
0
Trace exception handling cannot be used.
2
1
⎯
⎯
T
0
Legend:
1:
Set to 1
0:
Cleared to 0
⎯:
Retains value prior to execution
4.5
Interrupt Exception Handling
Interrupts are controlled by the interrupt controller. The interrupt controller has two interrupt
control modes and can assign interrupts other than NMI to eight priority/mask levels to enable
multiplexed interrupt control. For details, see section 5, Interrupt Controller.
Interrupt exception handling is conducted as follows:
1.
2.
3.
4.6
The values in the program counter (PC), condition code register (CCR), and extended register
(EXR) are saved to the stack.
The interrupt mask bit is updated and the T bit is cleared to 0.
A vector address corresponding to the interrupt source is generated, the start address is loaded
from the vector table to the PC, and program execution begins from that address.
Trap Instruction Exception Handling
Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction
exception handling can be executed at all times in the program execution state.
Trap instruction exception handling is conducted as follows:
1.
2.
3.
The values in the program counter (PC), condition code register (CCR), and extended register
(EXR) are saved to the stack.
The interrupt mask bit is updated and the T bit is cleared to 0.
A vector address corresponding to the interrupt source is generated, the start address is loaded
from the vector table to the PC, and program execution starts from that address.
Rev. 6.00 Sep. 24, 2009 Page 80 of 928
REJ09B0099-0600
Section 4 Exception Handling
The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector
number from 0 to 3, as specified in the instruction code.
Table 4.5 shows the state of CCR and EXR after execution of trap instruction exception handling.
Table 4.5
State of CCR and EXR after Trap Instruction Exception Handling
CCR
EXR
Interrupt Control Mode
I
UI
I2 to I0
T
0
1
⎯
⎯
⎯
2
1
⎯
⎯
0
Legend:
1:
Set to 1
0:
Cleared to 0
⎯: Retains value prior to execution
Rev. 6.00 Sep. 24, 2009 Page 81 of 928
REJ09B0099-0600
Section 4 Exception Handling
4.7
Stack State after Exception Handling
Figures 4.2 shows the stack state after completion of trap instruction exception handling and
interrupt exception handling.
SP
EXR
Reserved*
SP
CCR
CCR
PC
(24 bits)
PC
(24 bits)
(a) Interrupt control mode 0
(b) Interrupt control mode 2
Note:* Ignored on return.
Figure 4.2 Stack State after Exception Handling (Advanced Mode)
4.8
Usage Note
When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The
stack should always be accessed by word transfer instruction or longword transfer instruction, and
the value of the stack pointer (SP: ER7) should always be kept even. Use the following
instructions to save registers:
PUSH.W
Rn
(or MOV.W Rn, @-SP)
PUSH.L
ERn
(or MOV.L ERn, @-SP)
Use the following instructions to restore registers:
POP.W
Rn
(or MOV.W @SP+, Rn)
POP.L
ERn
(or MOV.L @SP+, ERn)
Setting the SP to an odd value may lead to a malfunction. Figure 4.3 shows an example of what
happens when the SP value is odd.
Rev. 6.00 Sep. 24, 2009 Page 82 of 928
REJ09B0099-0600
Section 4 Exception Handling
CCR
SP
R1L
SP
H'FFFEFA
H'FFFEFB
PC
PC
H'FFFEFC
H'FFFEFD
SP
H'FFFEFF
TRAPA instruction executed
SP set to H'FFFEFF
MOV.B R1L, @-ER7 executed
Data saved above SP
Contents of CCR lost
Legend:
CCR: Condition code register
PC: Program counter
R1L: General register R1L
SP: Stack pointer
Note: This diagram illustrates an example in interrupt control mode 0 and advanced mode.
Figure 4.3 Operation when SP Value Is Odd
Rev. 6.00 Sep. 24, 2009 Page 83 of 928
REJ09B0099-0600
Section 4 Exception Handling
Rev. 6.00 Sep. 24, 2009 Page 84 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Section 5 Interrupt Controller
5.1
Features
This LSI controls interrupts with the interrupt controller. The interrupt controller has the following
features:
• Two interrupt control modes
⎯ Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in
the system control register (SYSCR).
• Priorities settable with IPR
⎯ An interrupt priority register (IPR) is provided for setting interrupt priorities. Eight priority
levels can be set for each module for all interrupts except NMI. NMI is assigned the
highest priority level of 8, and can be accepted at all times.
• Independent vector addresses
⎯ All interrupt sources are assigned independent vector addresses, making it unnecessary for
the source to be identified in the interrupt handling routine.
• Nine external interrupt pins
⎯ NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling
edge can be selected for NMI.
⎯ Falling edge, rising edge, both edges, or level sensing can be independently selected for
IRQ7 to IRQ0.
• DTC control
⎯ The DTC can be activated by an interrupt request.
Rev. 6.00 Sep. 24, 2009 Page 85 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
A block diagram of the interrupt controller is shown in figure 5.1.
CPU
INTM1, INTM0
SYSCR
NMIEG
NMI input
NMI input unit
IRQ input
IRQ input unit
ISR
ISCR
IER
Interrupt
request
Vector number
Priority
determination
I
CCR
Internal interrupt
source
SWDTEND to TEI4
I2 to I0
IPR
Interrupt controller
Legend:
ISCR: IRQ sense control register
IRQ enable register
IER:
IRQ status register
ISR:
Interrupt priority register
IPR:
SYSCR: System control register
Figure 5.1 Block Diagram of Interrupt Controller
Rev. 6.00 Sep. 24, 2009 Page 86 of 928
REJ09B0099-0600
EXR
Section 5 Interrupt Controller
5.2
Input/Output Pins
Table 5.1 summarizes the pins of the interrupt controller.
Table 5.1
Pin Configuration
Name
I/O
Function
NMI
Input
Nonmaskable external interrupt
Rising edge or falling edge can be selected.
IRQ7
Input
Maskable external interrupt
IRQ6
Input
Rising edge, falling edge, both edges, or level sensing can be selected.
IRQ5
Input
IRQ4
Input
IRQ3
Input
IRQ2
Input
IRQ1
Input
IRQ0
Input
Rev. 6.00 Sep. 24, 2009 Page 87 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.3
Register Descriptions
The interrupt controller has the following registers. For details on the system control register, see
section 3.2.2, System Control Register (SYSCR).
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
System control register (SYSCR)
IRQ sense control register H (ISCRH)
IRQ sense control register L (ISCRL)
IRQ enable register (IER)
IRQ status register (ISR)
Interrupt priority register A (IPRA)
Interrupt priority register B (IPRB)
Interrupt priority register C (IPRC)
Interrupt priority register D (IPRD)
Interrupt priority register E (IPRE)
Interrupt priority register F (IPRF)
Interrupt priority register G (IPRG)
Interrupt priority register H (IPRH)
Interrupt priority register I (IPRI)
Interrupt priority register J (IPRJ)
Interrupt priority register K (IPRK)
Interrupt priority register L (IPRL)
Interrupt priority register M (IPRM)
Interrupt priority register O (IPRO)
Rev. 6.00 Sep. 24, 2009 Page 88 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.3.1
Interrupt Priority Registers A to M, and O (IPRA to IPRM, IPRO)
The IPR registers are fourteen 8-bit readable/writable registers that set priorities (levels 7 to 0) for
interrupts other than NMI. The correspondence between interrupt sources and IPR settings is
shown in section 5.4.3, Interrupt Exception Handling Vector Table. Setting a value in the range
from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding
interrupt.
Bit
Bit Name
Initial
Value
R/W
7
⎯
0
⎯
Description
Reserved
This bit is always read as 0 and cannot be modified.
6
IPR6
1
R/W
5
IPR5
1
R/W
These bits set the priority of the corresponding interrupt
source.
4
IPR4
1
R/W
000: Priority level 0 (lowest)
001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (highest)
3
⎯
0
⎯
2
IPR2
1
R/W
1
IPR1
1
R/W
These bits set the priority of the corresponding interrupt
source.
0
IPR0
1
R/W
000: Priority level 0 (lowest)
Reserved
This bit is always read as 0 and cannot be modified.
001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (highest)
Rev. 6.00 Sep. 24, 2009 Page 89 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.3.2
IRQ Enable Register (IER)
IER controls the enabling and disabling of interrupt requests IRQ7 to IRQ0.
Bit
Bit Name
Initial
Value
R/W
Description
7
IRQ7E
0
R/W
IRQ7 Enable
The IRQ7 interrupt request is enabled when this bit is 1.
6
IRQ6E
0
R/W
IRQ6 Enable
The IRQ6 interrupt request is enabled when this bit is 1.
5
IRQ5E
0
R/W
IRQ5 Enable
4
IRQ4E
0
R/W
IRQ4 Enable
The IRQ5 interrupt request is enabled when this bit is 1.
The IRQ4 interrupt request is enabled when this bit is 1.
3
IRQ3E
0
R/W
IRQ3 Enable
The IRQ3 interrupt request is enabled when this bit is 1.
2
IRQ2E
0
R/W
IRQ2 Enable
The IRQ2 interrupt request is enabled when this bit is 1.
1
IRQ1E
0
R/W
IRQ1 Enable
The IRQ1 interrupt request is enabled when this bit is 1.
0
IRQ0E
0
R/W
IRQ0 Enable
The IRQ0 interrupt request is enabled when this bit is 1.
Rev. 6.00 Sep. 24, 2009 Page 90 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.3.3
IRQ Sense Control Registers H and L (ISCRH and ISCRL)
The ISCR registers select the source that generates an interrupt request at IRQ7 to IRQ0 pins.
Specifiable sources are the falling edge, rising edge, both edges, and level sensing.
Bit Bit Name
Initial
Value
R/W Description
15
IRQ7SCB 0
R/W IRQ7 Sense Control B
14
IRQ7SCA 0
R/W IRQ7 Sense Control A
00: Interrupt request is generated at IRQ7 input level low
01: Interrupt request is generated at falling edge of IRQ7 input
10: Interrupt request is generated at rising edge of IRQ7 input
11: Interrupt request is generated at both falling and rising
edges of IRQ7 input
13
IRQ6SCB 0
R/W IRQ6 Sense Control B
12
IRQ6SCA 0
R/W IRQ6 Sense Control A
00: Interrupt request is generated at IRQ6 input level low
01: Interrupt request is generated at falling edge of IRQ6 input
10: Interrupt request is generated at rising edge of IRQ6 input
11: Interrupt request is generated at both falling and rising
edges of IRQ6 input
11
IRQ5SCB 0
R/W IRQ5 Sense Control B
10
IRQ5SCA 0
R/W IRQ5 Sense Control A
00: Interrupt request is generated at IRQ5 input level low
01: Interrupt request is generated at falling edge of IRQ5 input
10: Interrupt request is generated at rising edge of IRQ5 input
11: Interrupt request is generated at both falling and rising
edges of IRQ5 input
9
IRQ4SCB 0
R/W IRQ4 Sense Control B
8
IRQ4SCA 0
R/W IRQ4 Sense Control A
00: Interrupt request is generated at IRQ4 input level low
01: Interrupt request is generated at falling edge of IRQ4 input
10: Interrupt request is generated at rising edge of IRQ4 input
11: Interrupt request is generated at both falling and rising
edges of IRQ4 input
Rev. 6.00 Sep. 24, 2009 Page 91 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Bit
Bit Name
Initial
Value
R/W
Description
7
IRQ3SCB
0
R/W
IRQ3 Sense Control B
6
IRQ3SCA
0
R/W
IRQ3 Sense Control A
00: Interrupt request is generated at IRQ3 input level low
01: Interrupt request is generated at falling edge of IRQ3
input
10: Interrupt request is generated at rising edge of IRQ3
input
11: Interrupt request is generated at both falling and rising
edges of IRQ3 input
5
IRQ2SCB
0
R/W
IRQ2 Sense Control B
4
IRQ2SCA
0
R/W
IRQ2 Sense Control A
00: Interrupt request is generated at IRQ2 input level low
01: Interrupt request is generated at falling edge of IRQ2
input
10: Interrupt request is generated at rising edge of IRQ2
input
11: Interrupt request is generated at both falling and rising
edges of IRQ2 input
3
IRQ1SCB
0
R/W
IRQ1 Sense Control B
2
IRQ1SCA
0
R/W
IRQ1 Sense Control A
00: Interrupt request is generated at IRQ1 input level low
01: Interrupt request is generated at falling edge of IRQ1
input
10: Interrupt request is generated at rising edge of IRQ1
input
11: Interrupt request is generated at both falling and rising
edges of IRQ1 input
Rev. 6.00 Sep. 24, 2009 Page 92 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Bit
Bit Name
Initial
Value
R/W
Description
1
IRQ0SCB
0
R/W
IRQ0 Sense Control B
0
IRQ0SCA
0
R/W
IRQ0 Sense Control A
00: Interrupt request is generated at IRQ0 input level low
01: Interrupt request is generated at falling edge of IRQ0
input
10: Interrupt request is generated at rising edge of IRQ0
input
11: Interrupt request is generated at both falling and rising
edges of IRQ0 input
5.3.4
IRQ Status Register (ISR)
ISR indicates the status of IRQ7 to IRQ 0 interrupt requests.
Bit
Bit Name
Initial
Value
R/W*
Description
7
IRQ7F
0
R/W
IRQ7 to IRQ0 flags
6
IRQ6F
0
R/W
5
IRQ5F
0
R/W
These bits indicate the status of IRQ7 to IRQ0 interrupt
requests.
4
IRQ4F
0
R/W
[Setting condition]
3
IRQ3F
0
R/W
•
2
IRQ2F
0
R/W
1
IRQ1F
0
R/W
0
IRQ0F
0
R/W
Note:
*
When the interrupt source selected by the ISCR
registers occurs
[Clearing conditions]
•
Cleared by reading IRQnF flag when IRQnF = 1, then
writing 0 to IRQnF flag
•
When interrupt exception handling is executed while
low-level detection is set and IRQn (n = 0 to 7) input
is high
•
When IRQn interrupt exception handling is executed
while detection of falling edge, rising edge, or both
edges is set
•
When the DTC is activated by an IRQn interrupt, and
the DISEL bit in MRB of the DTC with the transfer
counter other than 0 is cleared to 0
Only 0 can be written to this bit to clear the flag.
Rev. 6.00 Sep. 24, 2009 Page 93 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.4
Interrupt Sources
5.4.1
External Interrupts
There are 9 external interrupts: NMI and IRQ7 to IRQ0. These interrupts can be used to restore
this LSI from software standby mode.
NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU
regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG
bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling
edge on the NMI pin.
IRQ7 to IRQ0 Interrupts: IRQ7 to IRQ0 interrupts are requested by an input signal at the IRQ7
to IRQ0 pins. IRQ7 to IRQ0 interrupts have the following features:
• Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling
edge, rising edge, or both edges, at the IRQ7 to IRQ0 pins.
• Enabling or disabling of IRQ7 to IRQ0 interrupt requests can be selected with IER.
• The interrupt priority level can be set with IPR.
• The status of IRQ7 to IRQ0 interrupt requests is indicated in ISR. ISR flags can be cleared to 0
by software.
A block diagram of IRQ7 to IRQ0 interrupts is shown in figure 5.2.
IRQnE
IRQnSCA, IRQnSCB
IRQnF
Edge/level
detection circuit
S
Q
IRQn interrupt
request
R
IRQn input
Clear signal
Note: n = 7 to 0
Figure 5.2 Block Diagram of IRQ7 to IRQ0 Interrupts
The set timing for IRQ7F to IRQ0F is shown in figure 5.3.
Rev. 6.00 Sep. 24, 2009 Page 94 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
φ
IRQn
input pin
IRQnF
Note: n = 7 to 0
Figure 5.3 Set Timing for IRQ7F to IRQ0F
The detection of IRQ7 to IRQ0 interrupts does not depend on whether the relevant pin has been
set for input or output. However, when a pin is used as an external interrupt input pin, do not clear
the corresponding DDR to 0 to use the pin as an I/O pin for another function. The IRQ7F to
IRQ0F interrupt request flags can be set to 1 when the setting condition is satisfied, regardless of
IER settings. Accordingly, refer to only necessary flags.
5.4.2
Internal Interrupts
For each on-chip peripheral module, there are flags that indicate the interrupt request status, and
enable bits that select enabling or disabling of these interrupts. If both of these are set to 1 for a
particular interrupt source, an interrupt request is sent to the interrupt controller.
5.4.3
Interrupt Exception Handling Vector Table
Table 5.2 shows interrupt exception handling sources, vector addresses, and interrupt priorities.
For default priorities, the lower the vector number, the higher the priority.
Priorities among modules can be set by means of the IPR. Modules set at the same priority will
conform to their default priorities. Priorities within a module are fixed.
Rev. 6.00 Sep. 24, 2009 Page 95 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Table 5.2
Interrupt Sources, Vector Addresses, and Interrupt Priorities
Vector Address*
Origin of
Interrupt
Source
Interrupt Source
Vector
Number
Advanced Mode IPR
Priority
External pin
NMI
7
H'001C
High
IRQ0
16
H'0040
IPRA6 to IPRA4
IRQ1
17
H'0044
IPRA2 to IPRA0
IRQ2
18
H'0048
IPRB6 to IPRB4
IRQ3
19
H'004C
IRQ4
20
H'0050
IRQ5
21
H'0054
IRQ6
22
H'0058
IRQ7
23
H'005C
DTC
SWDTEND
(completion of software
initiation data transfer)
24
H'0060
IPRC2 to IPRC0
Watchdog
timer 0
WOVI0
(interval timer 0)
25
H'0064
IPRD6 to IPRD4
PC break
PC break
27
H'006C
IPRE6 to IPRE4
A/D
ADI (completion of A/D
conversion)
28
H'0070
IPRE2 to IPRE0
Watchdog
timer 1
WOVI1
(interval timer 1)
29
H'0074
⎯
Reserved
30
31
H'0078
H'007C
TPU channel
0
TGI0A (TGR0A input
capture/compare-match)
32
H'0080
TGI0B (TGR0B input
capture/compare-match)
33
H'0084
TGI0C (TGR0C input
capture/compare-match)
34
H'0088
Rev. 6.00 Sep. 24, 2009 Page 96 of 928
REJ09B0099-0600
IPRB2 to IPRB0
IPRC6 to IPRC4
IPRF6 to IPRF4
Low
Section 5 Interrupt Controller
Vector Address*
Origin of
Interrupt
Source
Interrupt Source
TPU channel
0
Vector
Number
Advanced Mode IPR
Priority
TGI0D (TGR0D input
capture/compare- match)
35
H'008C
High
TCI0V (overflow 0)
36
H'0090
⎯
Reserved
37
38
39
H'0094
H'0098
H'009C
TPU channel
1
TGI1A (TGR1A input
capture/compare-match)
40
H'00A0
TGI1B (TGR1B input
capture/compare-match)
41
H'00A4
TCI1V (overflow 1)
42
H'00A8
TCI1U (underflow 1)
43
H'00AC
TGI2A (TGR2A input
capture/compare-match)
44
H'00B0
TGI2B (TGR2B input
capture/compare-match)
45
H'00B4
TCI2V (overflow 2)
46
H'00B8
TCI2U (underflow 2)
47
H'00BC
TGI3A (TGR3A input
capture/compare-match)
48
H'00C0
TGI3B (TGR3B input
capture/compare-match)
49
H'00C4
TGI3C (TGR3C input
capture/compare-match)
50
H'00C8
TGI3D (TGR3D input
capture/compare-match)
51
H'00CC
TCI3V (overflow 3)
52
H'00D0
Reserved
53
54
55
H'00D4
H'00D8
H'00DC
TPU channel
2
TPU channel
3
⎯
IPRF6 to IPRF4
IPRF2 to IPRF0
IPRG6 to IPRG4
IPRG2 to IPRG0
Low
Rev. 6.00 Sep. 24, 2009 Page 97 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Vector Address*
Origin of
Interrupt
Source
Interrupt Source
TPU channel
4
Vector
Number
Advanced Mode IPR
TGI4A (TGR4A input
capture/compare-match)
56
H'00E0
TGI4B (TGR4B input
capture/compare-match)
57
H'00E4
TCI4V (overflow 4)
58
H'00E8
TCI4U (underflow 4)
59
H'00EC
TGI5A (TGR5A input
capture/compare-match)
60
H'00F0
TGI5B (TGR5B input
capture/compare-match)
61
H'00F4
TCI5V (overflow 5)
62
H'00F8
TCI5U (underflow 5)
63
H'00FC
CMIA0 (compare-match A0) 64
H'0100
CMIB0 (compare-match B0) 65
H'0104
OVI0 (overflow 0)
66
H'0108
⎯
Reserved
67
H'010C
8-bit timer
channel 1
CMIA1 (compare-match A1) 68
H'0110
CMIB1 (compare-match B1) 69
H'0114
OVI1 (overflow 1)
70
H'0118
Reserved
71
H'011C
80
H'0140
RXI0 (receive completion 0) 81
H'0144
TXI0 (transmit data empty 0) 82
H'0148
TEI0 (transmit end 0)
83
H'014C
SCI channel 1 ERI1 (receive error 1)
84
H'0150
RXI1 (receive completion 1) 85
H'0154
TXI1 (transmit data empty 1) 86
H'0158
TEI1 (transmit end 1)
87
H'015C
SCI channel 2 ERI2 (receive error 2)
88
H'0160
RXI2 (receive completion 2) 89
H'0164
TPU channel
5
8-bit timer
channel 0
⎯
SCI channel 0 ERI0 (receive error 0)
Rev. 6.00 Sep. 24, 2009 Page 98 of 928
REJ09B0099-0600
IPRH6 to IPRH4
Priority
High
IPRH2 to IPRH0
IPRI6 to IPRI4
IPRI2 to IPRI0
IPRJ2 to IPRJ0
IPRK6 to IPRK4
IPRK2 to IPRK0
Low
Section 5 Interrupt Controller
Origin of
Interrupt
Source
Vector Address*
Interrupt Source
Vector
Number
SCI channel 2 TXI2 (transmit data empty 2) 90
TEI2 (transmit end 2)
8-bit timer
channel 2
Advanced Mode IPR
Priority
H'0168
High
91
H'016C
CMIA2 (compare-match A2) 92
H'0170
CMIB2 (compare-match B2) 93
H'0174
OVI2 (overflow 2)
94
H'0178
⎯
Reserved
95
H'017C
8-bit timer
channel 3
CMIA3 (compare-match A3) 96
H'0180
CMIB3 (compare-match B3) 97
H'0184
OVI3 (overflow 3)
98
H'0188
⎯
Reserved
99
H'018C
IEB
(H8S/2552
Group only)
IERSI (reception status)
104
H'01A0
IERxI (RxRDY)
105
H'01A4
IETxI (TxRDY)
106
H'01A8
IETSI (transmission status)
107
H'01AC
ERS0, OVR0, RM1, SLE0
108
H'01B0
RM0
109
H'01B4
IIC2 channel 0 IICI0 (1-byte transmission/
reception completion)
110
H'01B8
IIC2 channel 1 IICI1 (1-byte transmission/
reception completion)
111
H'01BC
SCI channel 3 ERI3 (receive error 3)
120
H'01E0
RXI3 (receive completion 3) 121
H'01E4
TXI3 (transmit data empty 3) 122
H'01E8
HCAN
(H8S/2556
Group only)
TEI3 (transmit end 3)
123
H'01EC
SCI channel 4 ERI4 (receive error 4)
124
H'01F0
RXI4 (receive completion 4) 125
H'01F4
TXI4 (transmit data empty 4) 126
H'01F8
TEI4 (transmit end 4)
H'01FC
Note:
*
127
IPRK2 to IPRK0
IPRL6 to IPRL4
IPRM6 to IPRM4
IPRM2 to IPRM0
IPRO6 to IPRO4
IPRO2 to IPRO0
Low
Indicates lower 16 bits of the start address.
Rev. 6.00 Sep. 24, 2009 Page 99 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.5
Operation
5.5.1
Interrupt Control Modes and Interrupt Operation
Interrupt operations in this LSI differ depending on the interrupt control mode.
NMI interrupts are accepted at all times except in the reset state and the hardware standby state. In
the case of IRQ interrupts and on-chip peripheral module interrupts, an enable bit is provided for
each interrupt. Clearing an enable bit to 0 disables the corresponding interrupt request. Interrupt
sources for which the enable bits are set to 1 are controlled by the interrupt controller.
Table 5.3 shows the interrupt control modes.
The interrupt controller performs interrupt control according to the interrupt control mode set by
the INTM1 and INTM0 bits in SYSCR, the priorities set in IPR, and the masking state indicated
by the I bit in the CPU’s CCR, and bits I2 to I0 in EXR.
Table 5.3
Interrupt Control Modes
SYSCR
Interrupt
Priority Setting Interrupt
Control Mode INTM1 INTM0 Register
Mask Bits
0
0
⎯
2
⎯
1
Description
0
⎯
I
Interrupt mask control is
performed by the I bit.
1
⎯
⎯
Setting prohibited
0
IPR
I2 to I0
8-level interrupt mask control is
performed by bits I2 to I0.
8 priority levels can be set with
IPR.
1
⎯
⎯
Setting prohibited
Figures 5.4 shows a block diagram of the priority decision circuit.
Rev. 6.00 Sep. 24, 2009 Page 100 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Interrupt
control
mode 0
I
Interrupt
acceptance
control
Default priority
determination
Interrupt source
Vector number
8-level
mask control
IPR
I2 to I0
Interrupt control mode 2
Figure 5.4 Block Diagram of Interrupt Control Operation
Rev. 6.00 Sep. 24, 2009 Page 101 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Interrupt Acceptance Control: In interrupt control mode 0, interrupt acceptance is controlled by
the I bit in CCR.
Table 5.4 shows the interrupts selected in each interrupt control mode.
Table 5.4
Interrupts Selected in Each Interrupt Control Mode (1)
Interrupt Mask Bits
Interrupt Control Mode
I
Selected Interrupts
0
0
All interrupts
1
NMI interrupt
X
All interrupts
2
Legend:
X:
Don't care
8-Level Control: In interrupt control mode 2, 8-level mask level determination is performed for
the selected interrupts in interrupt acceptance control according to the interrupt priority level
(IPR).
The interrupt source selected is the interrupt with the highest priority level, and whose priority
level set in IPR is higher than the mask level.
Table 5.5
Interrupts Selected in Each Interrupt Control Mode (2)
Interrupt Control Mode
Selected Interrupts
0
All interrupts
2
Highest priority-level (IPR) interrupt whose priority level is greater
than the mask level (IPR > I2 to I0)
Default Priority Determination: When an interrupt is selected by 8-level control, its priority is
determined and a vector number is generated.
If the same value is set for IPR, acceptance of multiple interrupts is enabled, and so only the
interrupt source with the highest priority according to the preset default priorities is selected and
has a vector number generated. Interrupt sources with a lower priority than the accepted interrupt
source are held pending.
Table 5.6 shows operations and control signal functions in each interrupt control mode.
Rev. 6.00 Sep. 24, 2009 Page 102 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Table 5.6
Operations and Control Signal Functions in Each Interrupt Control Mode
Setting
Interrupt
Control INTM INTM
Mode
1
0
0
2
0
1
0
0
Interrupt
Acceptance
Control
8-Level Control
I2 to
I0
IPR
Default Priority
Determination T (Trace)
X
⎯
⎯*2
O
⎯
O
IM
PR
O
T
I
O
IM
X
⎯*
1
Legend:
Interrupt operation control performed
O:
X:
No operation. (All interrupts enabled)
IM:
Used as interrupt mask bit
PR:
Sets priority
⎯:
Not used
Notes: 1. Set to 1 when an interrupt is accepted.
2. Keep the initial setting.
5.5.2
Interrupt Control Mode 0
Enabling and disabling of IRQ interrupts and on-chip peripheral module interrupts can be set by
means of the I bit in the CPU’s CCR. Interrupts are enabled when the I bit is cleared to 0, and
disabled when set to 1.
Figure 5.5 shows a flowchart of the interrupt acceptance operation in this case.
1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an
interrupt request is sent to the interrupt controller.
2. The I bit is referred to. If the I bit is cleared to 0, an interrupt request is accepted. If the I bit is
set to 1, only an NMI interrupt is accepted, and other interrupt requests are held pending.
3. Interrupt requests are sent to the interrupt controller, the highest-ranked interrupt according to
the priority system is accepted, and other interrupt requests are held pending.
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after
execution of the current instruction has been completed.
5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on
the stack shows the address of the first instruction to be executed after returning from the
interrupt handling routine.
6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.
Rev. 6.00 Sep. 24, 2009 Page 103 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
7. The CPU generates a vector address for the accepted interrupt and starts execution of the
interrupt handling routine at the address indicated by the contents of the vector address.
Program execution status
Interrupt generated
No
Yes
Yes
NMI
No
No
Hold
pending
I=0
Yes
No
IRQ0
No
Yes
IRQ1
Yes
TEI4
Yes
Save PC and CCR
→
I
1
Read vector address
Branch to interrupt handling routine
Figure 5.5 Flowchart of Procedure up to Interrupt Acceptance
in Interrupt Control Mode 0
Rev. 6.00 Sep. 24, 2009 Page 104 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.5.3
Interrupt Control Mode 2
Eight-level masking is implemented for IRQ interrupts and on-chip peripheral module interrupts
by comparing the interrupt mask level set by bits I2 to I0 of EXR in the CPU with IPR.
Figure 5.6 shows a flowchart of the interrupt acceptance operation in this case.
1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt
request is sent to the interrupt controller.
2. When interrupt requests are sent to the interrupt controller, the interrupt with the highest
priority according to the interrupt priority levels set in IPR is selected, and lower-priority
interrupt requests are held pending. If a number of interrupt requests with the same priority are
generated at the same time, the interrupt request with the highest priority according to the
priority system shown in table 5.2 is selected.
3. Next, the priority of the selected interrupt request is compared with the interrupt mask level set
in EXR. An interrupt request with a priority no higher than the mask level set at that time is
held pending, and only an interrupt request with a priority higher than the interrupt mask level
is accepted.
4. When the CPU accepts an interrupt request, it starts interrupt exception handling after
execution of the current instruction has been completed.
5. The PC, CCR, and EXR are saved to the stack area by interrupt exception handling. The PC
saved on the stack shows the address of the first instruction to be executed after returning from
the interrupt handling routine.
6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the priority level of
the accepted interrupt.
If the accepted interrupt is NMI, the interrupt mask level is set to H'7.
7. The CPU generates a vector address for the accepted interrupt and starts execution of the
interrupt handling routine at the address indicated by the contents of the vector address.
Rev. 6.00 Sep. 24, 2009 Page 105 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Program execution status
Interrupt generated?
No
Yes
Yes
NMI
No
Level 7 interrupt?
No
Yes
Mask level 6
or below?
Level 6 interrupt?
No
No
Yes
Level 1 interrupt?
Yes
Mask level 5
or below?
No
No
Yes
Yes
Mask level 0?
No
Yes
Save PC, CCR, and EXR
Hold
pending
Clear T bit to 0
Update mask level
Read vector address
Branch to interrupt handling routine
Figure 5.6 Flowchart of Procedure up to Interrupt Acceptance
in Interrupt Control Mode 2
Rev. 6.00 Sep. 24, 2009 Page 106 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
5.5.4
Interrupt Exception Handling Sequence
Figure 5.7 shows the interrupt exception handling sequence. The example shown is for the case
where interrupt control mode 0 is set in advanced mode, and the program area and stack area are
in on-chip memory.
Rev. 6.00 Sep. 24, 2009 Page 107 of 928
REJ09B0099-0600
REJ09B0099-0600
Rev. 6.00 Sep. 24, 2009 Page 108 of 928
Figure 5.7 Interrupt Exception Handling
(1)
(2)
(4)
(3)
Internal
operation
Instruction prefetch address (Not executed.
This is the contents of the saved PC, the return address.)
(2) (4) Instruction code (Not executed.)
(3)
Instruction prefetch address (Not executed.)
(5)
SP-2
(7)
SP-4
(1)
Internal
data bus
Internal
write signal
Internal
read signal
Internal
address bus
Interrupt
request signal
φ
Interrupt
acceptance
Wait for end of interrupt
Instruction
level determination
prefetch
instruction
(7)
(8)
(10)
(9)
Vector fetch
(12)
(11)
(14)
(13)
Interrupt handling
routine instruction
prefetch
Saved PC and saved CCR
Vector address
Interrupt handling routine start address (Vector address contents)
Interrupt handling routine start address ((13) = (10)(12))
First instruction of interrupt handling routine
(6)
(6) (8)
(9) (11)
(10) (12)
(13)
(14)
(5)
Stack
Internal
operation
Section 5 Interrupt Controller
Section 5 Interrupt Controller
5.5.5
Interrupt Response Times
This LSI is capable of fast word transfer to on-chip memory, has the program area in on-chip
ROM and the stack area in on-chip RAM, enabling high-speed processing.
Table 5.7 shows interrupt response times — the interval between generation of an interrupt request
and execution of the first instruction in the interrupt handling routine. The execution status
symbols used in table 5.7 are explained in table 5.8.
Table 5.7
Interrupt Response Times (States)
Normal Mode*5
No.
Execution Status
1
Interrupt priority determination*
2
Number of wait states until
executing instruction ends*2
1
Advanced Mode
INTM1 = 0
INTM1 = 1
INTM1 = 0
INTM1 = 1
3
3
3
3
1 to 19 +
2·SI
1 to 19 +
2·SI
1 to 19 +
2·SI
1 to 19 +
2·SI
3
PC, CCR, EXR stack save
2·SK
3·SK
2·SK
3·SK
4
Vector fetch
SI
SI
2·SI
2·SI
2·SI
2·SI
2·SI
2·SI
2
2
2
2
11 to 31
12 to 32
12 to 32
13 to 33
5
6
Instruction fetch*
3
4
Internal processing*
Total (using on-chip memory)
Notes: 1.
2.
3.
4.
5.
Two states in case of internal interrupt.
Refers to MULXS and DIVXS instructions.
Prefetch after interrupt acceptance and interrupt handling routine prefetch.
Internal processing after interrupt acceptance and internal processing after vector fetch.
Not available in this LSI.
Rev. 6.00 Sep. 24, 2009 Page 109 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Table 5.8
Number of States in Interrupt Handling Routine Execution Status
Object of Access
External Device*
8-Bit Bus
Symbol
Instruction fetch
SI
Branch address read
SJ
Stack manipulation
SK
16-Bit Bus
On-Chip
Memory
2-State
Access
3-State
Access
2-State
Access
3-State
Access
1
4
6 + 2m
2
3+m
Legend:
m:
Number of wait states in an external device access.
Note: * Not available in this LSI.
5.5.6
DTC Activation by Interrupt
The DTC can be activated by an interrupt. In this case, the following selections can be made.
1.
2.
3.
Interrupt request to CPU
Activation request to DTC
Multiple selection of 1 and 2 above.
For details on interrupt request, which enables DTC activation, see section 8, Data Transfer
Controller (DTC). Figure 5.8 shows a block diagram of DTC and interrupt controller.
Rev. 6.00 Sep. 24, 2009 Page 110 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Interrupt request
IRQ
interrupt
DTC activation
request vector
number
Selection
circuit
Selection
signal
Clear signal
On-chip
peripheral
module
Interrupt source
clear signal
Control
logic
DTC
DTCER
Clear signal
DTVECR
SWDTE
clear signal
Priority
determination
CPU interrupt
request vector
number
Interrupt controller
CPU
I, I2 to I0
Figure 5.8 DTC and Interrupt Controller
Interrupt controller of DTC control has the following three main functions.
Interrupt Source Selection: For interruption source, select DTC activation request or CPU
interruption request by the DTCE bits in DTCERA to DTCERG, and DTCERI of the DTC. After
DTC data transfer, the DTCE bit is cleared to 0, and an interrupt request to the CPU can be made
by the setting of the DISEL bit in MRB of the DTC. When DTC performs data transfer for
prescribed number of times and transfer counter becomes 0, the DTCE bit should be cleared to 0
and an interrupt request to the CPU is made after DTC data transfer.
Priority Determination: DTC activation source is selected according to priority of default
setting. Mask level and priority level do not affect the selection. For details, see section 8.4,
Location of Register Information and DTC Vector Table.
Rev. 6.00 Sep. 24, 2009 Page 111 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
Operation Order: When the same interrupts are selected as DTC activation source and CPU
interruption source, DTC data is transferred, and then CPU interrupt exception processing is made.
Table 5.9 shows interrupt source selection and interrupt source clear control by the setting of the
DTCE bit in DTCERA to DTCERG, and DTCERI of the DTC and the setting of the DISEL bit in
MRB of the DTC.
Table 5.9
Interrupt Source Selection and Clear Control
Settings
Interrupt Source Selection and Clear
Control
DTC
DTCE
DESEL
DTC
CPU
0
∗
X
#
1
0
#
X
1
O
#
Legend:
#:
Corresponding interrupt is used. Interrupt source is cleared.
(The CPU should clear the source flag in the interrupt processing routine.)
Corresponding interrupt is used. Interrupt source is not cleared.
O:
X:
Corresponding interrupt cannot be used.
*:
Don’t care
Usage Note: Interrupt sources of the SCI and A/D converter are cleared when the DTC reads or
writes prescribed register, and they do not depend on the DTCE or DISEL bit.
5.6
Usage Notes
5.6.1
Contention between Interrupt Generation and Disabling
When an interrupt enable bit is cleared to 0 to disable interrupt requests, the disabling becomes
effective after execution of the instruction.
When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an
interrupt is generated during execution of the instruction, the interrupt concerned will still be
enabled on completion of the instruction, and so interrupt exception handling for that interrupt will
be executed on completion of the instruction. However, if there is an interrupt request of higher
priority than that interrupt, interrupt exception handling will be executed for the higher-priority
interrupt, and the lower-priority interrupt will be ignored.
Rev. 6.00 Sep. 24, 2009 Page 112 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
The same also applies when an interrupt source flag is cleared to 0.
The above contention will not occur, if an enable bit or interrupt source flag is cleared to 0 while
the interrupt is masked.
Figure 5.9 shows an example in which the CMIEA bit in the TCR register of the 8-bit timer is
cleared to 0.
TCR write cycle by CPU
CMIA exception handling
φ
Internal
address bus
TCR address
Internal
write signal
CMIEA
CMFA
CMIA
interrupt signal
Figure 5.9 Contention between Interrupt Generation and Disabling
5.6.2
Instructions That Disable Interrupts
The instructions that disable interrupt requests directly after execution are LDC, ANDC, ORC,
and XORC. After any of these instructions are executed, all interrupts including NMI are disabled
and the next instruction is always executed.
When the I bit is set by one of these instructions, the new value becomes valid two states after
execution of the instruction ends.
5.6.3
When Interrupts Are Disabled
There are times when interrupt acceptance is disabled by the interrupt controller.
Rev. 6.00 Sep. 24, 2009 Page 113 of 928
REJ09B0099-0600
Section 5 Interrupt Controller
The interrupt controller disables interrupt acceptance for a 3-state period after the CPU has
updated the mask level with an LDC, ANDC, ORC, or XORC instruction.
5.6.4
Interrupts during Execution of EEPMOV Instruction
Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.
With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer
is not accepted until the transfer is completed.
With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt
exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this
case is the address of the next instruction.
Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the
following coding should be used.
L1: EEPMOV.W
5.6.5
MOV.W
R4,R4
BNE
L1
IRQ Interrupt
When operating by clock input, acceptance of input to an IRQ is synchronized with the clock. In
software standby mode and watch mode, the input is accepted asynchronously. For details on the
input conditions, see section 24.4.3, Control Signal Timing.
5.6.6
NMI Interrupt Usage Notes
The NMI interrupt is part of the exception processing performed cooperatively by the LSI’s
internal interrupt controller and the CPU when the system is operating normally under the
specified electrical conditions. No operations, including NMI interrupts, are guaranteed when
operation is not normal (runaway status) due to software problems or abnormal input to the LSI’s
pins. In such cases, the LSI may be restored to the normal program execution state by applying an
external reset.
Rev. 6.00 Sep. 24, 2009 Page 114 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
Section 6 PC Break Controller (PBC)
The PC break controller (PBC) provides functions that simplify program debugging. Using these
functions, it is easy to create a self-monitoring debugger, enabling programs to be debugged with
the chip alone, without using an in-circuit emulator. A block diagram of the PC break controller is
shown in figure 6.1.
6.1
Features
• Two break channels (A and B)
• 24-bit break address
⎯ Bit masking possible
• Four types of break compare conditions
⎯ Instruction fetch
⎯ Data read
⎯ Data write
⎯ Data read/write
• Bus master
⎯ Either CPU or CPU/DTC can be selected
• The timing of PC break exception handling after the occurrence of a break condition is as
follows:
⎯ Immediately before execution of the instruction fetched at the set address (instruction
fetch)
⎯ Immediately after execution of the instruction that accesses data at the set address (data
access)
• Module stop mode can be set
Rev. 6.00 Sep. 24, 2009 Page 115 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
BCRA
Mask control
Output control
BARA
Control
logic
Comparator
Match signal
Internal address
PC break
interrupt
Access
status
Comparator
Match signal
Mask control
BARB
Output control
Control
logic
BCRB
Figure 6.1 Block Diagram of PC Break Controller
6.2
Register Descriptions
The PC break controller has the following registers.
•
•
•
•
Break address register A (BARA)
Break address register B (BARB)
Break control register A (BCRA)
Break control register B (BCRB)
6.2.1
Break Address Register A (BARA)
BARA is a 32-bit readable/writable register that specifies the channel A break address.
Bit
Bit Name
Initial
Value
31 to 24
⎯
Undefined ⎯
R/W
Description
Reserved
These bits are read as an undefined value and
cannot be modified.
23 to 0
BAA23 to BAA0 H'000000
Rev. 6.00 Sep. 24, 2009 Page 116 of 928
REJ09B0099-0600
R/W
These bits set the PC break address of channel
A.
Section 6 PC Break Controller (PBC)
6.2.2
Break Address Register B (BARB)
BARB is the channel B break address register. The bit configuration is the same as for BARA.
6.2.3
Break Control Register A (BCRA)
BCRA controls channel A PC breaks.
Bit
7
Bit Name
CMFA
Initial
Value
0
R/W
Description
1
R/(W)* Condition Match Flag A
[Setting condition]
When a condition set for channel A is satisfied
[Clearing condition]
When 0 is written to CMFA after reading*2 CMFA = 1
6
CDA
0
R/W
CPU Cycle/DTC Cycle Select A
Selects the channel A break condition bus master.
0: CPU
1: CPU or DTC
5
BAMRA2
0
R/W
Break Address Mask Register A2 to A0
4
BAMRA1
0
R/W
3
BAMRA0
0
R/W
These bits specify which bits of the break address set in
BARA are to be unmasked.
000: BAA23 to BAA0 (All bits are unmasked)
001: BAA23 to BAA1 (Lowest bit is masked)
010: BAA23 to BAA2 (Lower 2 bits are masked)
011: BAA23 to BAA3 (Lower 3 bits are masked)
100: BAA23 to BAA4 (Lower 4 bits are masked)
101: BAA23 to BAA8 (Lower 8 bits are masked)
110: BAA23 to BAA12 (Lower 12 bits are masked)
111: BAA23 to BAA16 (Lower 16 bits are masked)
2
CSELA1
0
R/W
Break Condition Select
1
CSELA0
0
R/W
These bits select the break condition of channel A.
00: Instruction fetch is used as the break condition.
01: Data read cycle is used as the break condition.
10: Data write cycle is used as the break condition.
11: Data read/write cycle is used as the break condition.
Rev. 6.00 Sep. 24, 2009 Page 117 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
Bit
Bit Name
Initial
Value
R/W
Description
0
BIEA
0
R/W
Break Interrupt Enable
When this bit is set to 1, the PC break interrupt request of
channel A is enabled.
Notes: 1. Only 0 can be written to this bit to clear the flag.
2. Read the state wherein CMFA = 1 twice or more, when the CMFA is polled after
inhibiting the PC break interruption.
6.2.4
Break Control Register B (BCRB)
BCRB is the channel B break control register. The bit configuration is the same as for BCRA.
6.3
Operation
The operation flow from break condition setting to PC break interrupt exception handling is
shown in section 6.3.1, PC Break Interrupt Due to Instruction Fetch, and section 6.3.2, PC Break
Interrupt Due to Data Access, taking the example of channel A.
6.3.1
PC Break Interrupt Due to Instruction Fetch
1. Set the break address in BARA.
For a PC break caused by an instruction fetch, set the address of the first instruction byte as the
break address.
2. Set the break conditions in BCR.
Set bit 6 (CDA) to 0 to select the CPU because the bus master must be the CPU for a PC break
caused by an instruction fetch. Set the address bits to be masked to bits 5 to 3 (BAMRA2 to
BAMRA0). Set bits 2 and 1 (CSELA1 and CSELA0) to 00 to specify an instruction fetch as
the break condition. Set bit 0 (BIEA) to 1 to enable break interrupts.
3. When the instruction at the set address is fetched, a PC break request is generated immediately
before execution of the fetched instruction, and the condition match flag (CMFA) is set.
4. After priority determination by the interrupt controller, PC break interrupt exception handling
is started.
Rev. 6.00 Sep. 24, 2009 Page 118 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
6.3.2
PC Break Interrupt Due to Data Access
1. Set the break address in BARA.
For a PC break caused by a data access, set the target ROM, RAM, I/O, or external address
space address as the break address. Stack operations and branch address reads are included in
data accesses.
2. Set the break conditions in BCRA.
Select the bus master with bit 6 (CDA). Set the address bits to be masked to bits 5 to 3
(BAMRA2 to BAMRA0). Set bits 2 and 1 (CSELA1 and CSELA0) to 01, 10, or 11 to specify
data access as the break condition. Set bit 0 (BIEA) to 1 to enable break interrupts.
3. After execution of the instruction that performs a data access on the set address, a PC break
request is generated and the condition match flag (CMFA) is set.
4. After priority determination by the interrupt controller, PC break interrupt exception handling
is started.
6.3.3
Notes on PC Break Interrupt Handling
• When a PC break interrupt is generated at the transfer address of an EEPMOV.B instruction
PC break exception handling is executed after all data transfers have been completed and the
EEPMOV.B instruction has ended.
• When a PC break interrupt is generated at a DTC transfer address
PC break exception handling is executed after the DTC has completed the specified number of
data transfers, or after data for which the DISEL bit is set to 1 has been transferred.
6.3.4
Operation in Transitions to Power-Down Modes
The operation when a PC break interrupt is set for an instruction fetch at the address after a
SLEEP instruction is shown below.
• When the SLEEP instruction causes a transition from high-speed (medium-speed) mode to
sleep mode
After execution of the SLEEP instruction, a transition is not made to sleep mode, and PC break
exception handling is executed. After execution of PC break exception handling, the
instruction at the address after the SLEEP instruction is executed (figure 6.2 (A)).
Rev. 6.00 Sep. 24, 2009 Page 119 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
• When the SLEEP instruction causes a transition to software standby mode or watch mode
After execution of the SLEEP instruction, a transition is made to the respective mode, and PC
break exception handling is not executed. However, the CMFA or CMFB flag is set (figure 6.2
(B)).
SLEEP instruction
execution
SLEEP instruction
execution
PC break exception
handling execution
Transition to
respective mode
(B)
Execution of instruction
after SLEEP instruction
(A)
Figure 6.2 Operation in Power-Down Mode Transitions
6.3.5
When Instruction Execution Is Delayed by One State
While the break interrupt enable bit is set to 1, instruction execution in the following cases is one
state later than usual.
• For 1-word branch instructions (Bcc d:8, BSR, JSR, JMP, TRAPA, RTE, and RTS) in on-chip
ROM or RAM
• When break interruption by instruction fetch is set, the set address indicates on-chip ROM or
RAM space, and that address is used for data access
• When break interruption by instruction fetch is set, if the instruction to be executed
immediately before the set instruction has one of the addressing modes shown below, and that
address indicates on-chip ROM or RAM
Addressing modes: @ERn, @(d:16,ERn), @(d:32,ERn), @-ERn/ERn+, @aa:8, @aa:24,
@aa:32, @(d:8,PC), @(d:16,PC), @@aa:8
• When break interruption by instruction fetch is set, if the instruction to be executed
immediately before the set instruction is NOP or SLEEP, or has #xx, Rn as its addressing
mode, and that instruction is located in on-chip ROM or RAM
Rev. 6.00 Sep. 24, 2009 Page 120 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
6.4
Usage Notes
6.4.1
Module Stop Mode Setting
PBC operation can be disabled or enabled using the module stop control register. The initial
setting is for PBC operation to be halted. Register access is enabled by clearing module stop
mode. For details, see section 22, Power-Down Modes.
6.4.2
PC Break Interrupts
The PC break interrupt is shared by channels A and B. The channel from which the request was
issued must be determined by the interrupt handler.
6.4.3
CMFA and CMFB
The CMFA and CMFB flags are not automatically cleared to 0, so 0 must be written to CMFA or
CMFB after first reading the flag while it is set to 1. If the flag is left set to 1, another interrupt
will be requested after interrupt handling ends.
6.4.4
PC Break Interrupt when DTC Is Bus Master
A PC break interrupt generated when the DTC is the bus master is accepted after the bus
mastership has been transferred to the CPU by the bus controller.
6.4.5
PC Break Set for Instruction Fetch at Address Following BSR, JSR, JMP, TRAPA,
RTE, or RTS Instruction
Even if the instruction at the address following a BSR, JSR, JMP, TRAPA, RTE, or RTS
instruction is fetched, it is not executed, and so a PC break interrupt is not generated by the
instruction fetch at the next address.
6.4.6
I Bit Set by LDC, ANDC, ORC, or XORC Instruction
When the I bit is set by an LDC, ANDC, ORC, or XORC instruction, a PC break interrupt
becomes valid two states after the end of the executing instruction. If a PC break interrupt is set
for the instruction following one of these instructions, since interrupts, including NMI, are
disabled for a 3-state period in the case of LDC, ANDC, ORC, and XOR, the next instruction is
always executed. For details, see section 5, Interrupt Controller.
Rev. 6.00 Sep. 24, 2009 Page 121 of 928
REJ09B0099-0600
Section 6 PC Break Controller (PBC)
6.4.7
PC Break Set for Instruction Fetch at Address Following Bcc Instruction
A PC break interrupt is generated if the instruction at the next address is executed in accordance
with the branch condition, and is not generated if the instruction at the next address is not
executed.
6.4.8
PC Break Set for Instruction Fetch at Branch Destination Address of Bcc
Instruction
A PC break interrupt is generated if the instruction at the branch destination is executed in
accordance with the branch condition, and is not generated if the instruction at the branch
destination is not executed.
Rev. 6.00 Sep. 24, 2009 Page 122 of 928
REJ09B0099-0600
Section 7 Bus Controller
Section 7 Bus Controller
This LSI has a built-in bus controller (BSC) that manages the external address space divided into
eight areas. As the bus controller has a bus mastership arbitration function, it controls the
operation of the CPU (the internal bus master) and the data transfer controller (DTC).
7.1
Features
• Manages external address space in area units
⎯ Manages the external address space as 8 areas in 2-Mbyte units
⎯ Bus specifications can be set independently for each area
⎯ Burst ROM interface can be set
• Basic bus interface
⎯ H8S/2552 Group, H8S/2506 Group: Chip select signals (CS0 to CS7) can be output for
areas 0 to 7.
⎯ H8S/2556 Group: Chip select signals (CS0, CS3 to CS7) can be output for areas 0 and 3 to
7.
⎯ 8-bit access or 16-bit access can be selected for each area
⎯ 2-state access or 3-state access can be selected for each area
⎯ Program wait states can be inserted for each area
• Burst ROM interface
⎯ Burst ROM interface can be selected for area 0
⎯ One or two states can be selected for the burst cycle
• Idle cycle insertion
⎯ Idle cycle can be inserted between consecutive read accesses to different external areas
⎯ Idle cycle can be inserted before a write access to an external area immediately after a read
access to an external area
• Bus mastership arbitration
⎯ The on-chip bus arbiter arbitrates the bus mastership among CPU and DTC.
• Other features
⎯ External bus mastership release function
Rev. 6.00 Sep. 24, 2009 Page 123 of 928
REJ09B0099-0600
Section 7 Bus Controller
Figure 7.1 shows a block diagram of the bus controller.
Chip select signal
Internal
address bus
Area decoder
ABWCR
External bus control signal
ASTCR
BCRH
BCRL
Bus
controller
Wait
controller
WAIT
Internal data bus
BREQ
BACK
Internal control
signal
Bus mode signal
WCRH
WCRL
CPU bus mastership request signal
Bus arbiter
DTC bus mastership request signal
CPU bus acknowledge signal
DTC bus acknowledge signal
Legend:
ABWCR: Bus width control register
ASTCR: Access state control register
WCRH, WCRL: Wait control registers H, L
BCRH, BCRL: Bus control registers H, L
Figure 7.1 Block Diagram of Bus Controller
Rev. 6.00 Sep. 24, 2009 Page 124 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.2
Input/Output Pins
Table 7.1 summarizes the pins of the bus controller.
Table 7.1
Pin Configuration
Name
Symbol
I/O
Address strove
AS
Output Strobe signal indicating that address output on
address bus is enabled.
Read
RD
Output Strobe signal indicating that external address space is
being read.
High write
HWR
Output Strobe signal indicating that external address space is
to be written, and upper half (D15 to D8) of data bus is
enabled.
Low write
LWR
Output Strobe signal indicating that external address space is
to be written, and lower half (D7 to D0) of data bus is
enabled.
Chip select 0 to 7 CS0 to CS7*
Function
Output Strobe signal indicating that areas 0 to 7 are selected.
Wait
WAIT
Input
Wait request signal when accessing external 3-state
access space.
Bus mastership
request
BREQ
Input
Request signal that releases bus to external device.
Bus mastership
request
acknowledge
BACK
Output Acknowledge signal indicating that bus has been
released.
Note:
7.3
*
CS1 and CS2 are not provided in the H8S/2556 Group.
Register Descriptions
The bus controller has the following registers.
•
•
•
•
•
•
•
Bus width control register (ABWCR)
Access state control register (ASTCR)
Wait control register H (WCRH)
Wait control register L (WCRL)
Bus control register H (BCRH)
Bus control register L (BCRL)
Pin function control register (PFCR)
Rev. 6.00 Sep. 24, 2009 Page 125 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.3.1
Bus Width Control Register (ABWCR)
ABWCR designates each area as either an 8-bit access space or a 16-bit access space.
ABWCR sets the data bus width for the external memory space. The bus width for on-chip
memory and internal I/O registers is fixed regardless of the settings in ABWCR.
Bit
Bit Name
Initial
Value
R/W
Description
7
ABW7
1
R/W
Area 7 to 0 Bus Width Control
6
ABW6
1
R/W
5
ABW5
1
R/W
These bits select whether the corresponding area is to be
designated for 8-bit access or 16-bit access.
4
ABW4
1
R/W
0: Area n is designated for 16-bit access
3
ABW3
1
R/W
1: Area n is designated for 8-bit access
2
ABW2
1
R/W
Note: n = 7 to 0
1
ABW1
1
R/W
0
ABW0
1
R/W
7.3.2
Access State Control Register (ASTCR)
ASTCR designates each area as either a 2-state access space or a 3-state access space.
ASTCR sets the number of access states for the external memory space. The number of access
states for on-chip memory and internal I/O registers is fixed regardless of the settings in ASTCR.
Bit
Bit Name
Initial
Value
R/W
Description
7
AST7
1
R/W
Area 7 to 0 Access State Control
6
AST6
1
R/W
5
AST5
1
R/W
4
AST4
1
R/W
These bits select whether the corresponding area is to be
designated as a 2-state access space or a 3-state access
space. Wait state insertion is enabled or disabled at the
same time.
3
AST3
1
R/W
0: Area n is designated for 2-state access
2
AST2
1
R/W
1
AST1
1
R/W
0
AST0
1
R/W
Wait state insertion in area n external space is disabled
1: Area n is designated for 3-state access
Wait state insertion in area n external space is enabled
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 126 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.3.3
Wait Control Registers H and L (WCRH, WCRL)
WCRH and WCRL select the number of program wait states for each area.
Program wait states are not inserted in the case of on-chip memory or internal I/O registers.
• WCRH
Bit
Bit Name
Initial
Value
R/W
Description
7
W71
1
R/W
Area 7 Wait Control 1 and 0
6
W70
1
R/W
These bits select the number of program wait states when
area 7 in external address space is accessed while the
AST7 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
5
W61
1
R/W
Area 6 Wait Control 1 and 0
4
W60
1
R/W
These bits select the number of program wait states when
area 6 in external address space is accessed while the
AST6 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
3
W51
1
R/W
Area 5 Wait Control 1 and 0
2
W50
1
R/W
These bits select the number of program wait states when
area 5 in external address space is accessed while the
AST5 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
Rev. 6.00 Sep. 24, 2009 Page 127 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bit
Bit Name
Initial
Value
R/W
Description
1
W41
1
R/W
Area 4 Wait Control 1 and 0
0
W40
1
R/W
These bits select the number of program wait states when
area 4 in external address space is accessed while the
AST4 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
• WCRL
Bit
Bit Name
Initial
Value
R/W
Description
7
W31
1
R/W
Area 3 Wait Control 1 and 0
6
W30
1
R/W
These bits select the number of program wait states when
area 3 in external address space is accessed while the
AST3 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
5
W21
1
R/W
Area 2 Wait Control 1 and 0
4
W20
1
R/W
These bits select the number of program wait states when
area 2 in external address space is accessed while the
AST2 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
Rev. 6.00 Sep. 24, 2009 Page 128 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bit
Bit Name
Initial
Value
R/W
Description
3
W11
1
R/W
Area 1 Wait Control 1 and 0
2
W10
1
R/W
These bits select the number of program wait states when
area 1 in external address space is accessed while the
AST1 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
1
W01
1
R/W
Area 0 Wait Control 1 and 0
0
W00
1
R/W
These bits select the number of program wait states when
area 0 in external address space is accessed while the
AST0 bit in ASTCR is set to 1.
00: Program wait states are not inserted
01: 1 program wait state is inserted
10: 2 program wait states are inserted
11: 3 program wait states are inserted
Rev. 6.00 Sep. 24, 2009 Page 129 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.3.4
Bus Control Register H (BCRH)
BCRH selects enabling or disabling of idle cycle insertion, and the memory interface for area 0.
Bit
Bit Name
Initial
Value
R/W
Description
7
ICIS1
1
R/W
Idle Cycle Insertion 1
Selects whether or not one idle cycle state is to be
inserted between bus cycles when consecutive external
read cycles are performed in different areas.
0: Idle cycle is not inserted in case of consecutive
external read cycles in different areas
1: Idle cycle is inserted in case of consecutive external
read cycles in different areas
6
ICIS0
1
R/W
Idle Cycle Insertion 0
Selects whether or not one idle cycle state is to be
inserted between bus cycles when consecutive external
read and write cycles are performed.
0: Idle cycle is not inserted in case of consecutive
external read and write cycles
1: Idle cycle is inserted in case of consecutive external
read and write cycles
5
BRSTRM
0
R/W
Burst ROM Enable
Selects whether area 0 is used as a burst ROM interface.
0: Area 0 is basic bus interface
1: Area 0 is burst ROM interface
4
BRSTS1
1
R/W
Burst Cycle Select 1
Selects the number of burst cycles for the burst ROM
interface.
0: Burst cycle comprises 1 state
1: Burst cycle comprises 2 states
3
BRSTS0
0
R/W
Burst Cycle Select 0
Selects the number of words that can be accessed in a
burst ROM interface burst access.
0: Max. 4 words in burst access
1: Max. 8 words in burst access
Rev. 6.00 Sep. 24, 2009 Page 130 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bit
Bit Name
2 to 0 ⎯
Initial
Value
R/W
Description
All 0
R/W
Reserved
The write value should always be 0.
7.3.5
Bus Control Register L (BCRL)
BCRL performs selection of the external bus-released state protocol, and enabling or disabling of
the WAIT pin input.
Bit
Bit Name
Initial
Value
R/W
Description
7
BRLE
0
R/W
Bus Release Enable
Enables or disables external bus release.
0: External bus release is disabled. BREQ and BACK can
be used as I/O ports.
1: External bus release is enabled.
6
⎯
0
R/W
Reserved
The write value should always be 0.
5
⎯
0
–
Reserved
This bit is always read as 0 and cannot be modified.
4
⎯
0
R/W
Reserved
The write value should always be 0.
3
⎯
1
R/W
Reserved
2, 1
⎯
All 0
R/W
Reserved
The write value should always be 1.
The write value should always be 0.
0
WAITE
0
R/W
WAIT Pin Enable
Selects enabling or disabling of wait input by the WAIT pin.
0: Wait input by the WAIT pin is disabled. The WAIT pin
can be used as I/O port.
1: Wait input by the WAIT pin is enabled.
Rev. 6.00 Sep. 24, 2009 Page 131 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.3.6
Pin Function Control Register (PFCR)
PFCR performs address output control in external extended mode.
Bit
Bit Name
Initial
Value
R/W
Description
7, 6
⎯
All 0
R/W
Reserved
The write value should always be 0.
5
BUZZE
0
R/W
BUZZ Output Enable
Enables/disables BUZZ output of the PF1 pin. Input clock of
WDT_1 selected by the PSS, CKS2 to CKS0 bits is output as
BUZZ signal.
0: Functions as PF1 input/output pins
1: Functions as BUZZ output pins
4
⎯
0
R/W
Reserved
The write value should always be 0.
Rev. 6.00 Sep. 24, 2009 Page 132 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bit
Bit Name
Initial
Value
R/W
Description
3
AE3
0
R/W
Address Output Enable 3 to 0
2
AE2
0
R/W
1
AE1
0
R/W
These bits select enabling or disabling of address outputs A8
to A23 in ROM extended mode.
0
AE0
0
R/W
When a pin is enabled for address output, the address is
output regardless of the corresponding DDR setting. When a
pin is disabled for address output, it becomes an output port
when the corresponding DDR bit is set to 1.
0000: A8 to A23 output disabled.
0001: A8 output enabled. A9 to A23 output disabled.
0010: A8 and A9 output enabled. A10 to A23 output
disabled.
0011: A8 to A10 output enabled. A11 to A23 output disabled.
0100: A8 to A11 output enabled. A12 to A23 output disabled.
0101: A8 to A12 output enabled. A13 to A23 output disabled.
0110: A8 to A13 output enabled. A14 to A23 output disabled.
0111: A8 to A14 output enabled. A15 to A23 output disabled.
1000: A8 to A15 output enabled. A16 to A23 output disabled.
1001: A8 to A16 output enabled. A17 to A23 output disabled.
1010: A8 to A17 output enabled. A18 to A23 output disabled.
1011: A8 to A18 output enabled. A19 to A23 output disabled.
1100: A8 to A19 output enabled. A20 to A23 output disabled.
1101: A8 to A20 output enabled. A21 to A23 output disabled.
1110: A8 to A21 output enabled. A22 and A23 output
disabled.
1111: A8 to A23 output enabled.
Rev. 6.00 Sep. 24, 2009 Page 133 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.4
Bus Control
7.4.1
Area Divisions
In advanced mode, the bus controller partitions the 16-Mbyte address space into eight areas, area 0
to area 7, in 2-Mbyte units, and performs bus control for external address space in area units. In
normal mode*, it controls a 64-kbyte address space comprising part of area 0.
Figure 7.2 shows an outline of the memory map.
The chip select signals (CS0 to CS7) can be output for each area.
Note: * Not available in this LSI.
Rev. 6.00 Sep. 24, 2009 Page 134 of 928
REJ09B0099-0600
Section 7 Bus Controller
H'000000
H'0000
Area 0
(2 Mbytes)
H'1FFFFF
H'200000
Area 1
(2 Mbytes)
H'3FFFFF
H'400000
Area 2
(2 Mbytes)
H'FFFF
H'5FFFFF
H'600000
Area 3
(2 Mbytes)
H'7FFFFF
H'800000
Area 4
(2 Mbytes)
H'9FFFFF
H'A00000
Area 5
(2 Mbytes)
H'BFFFFF
H'C00000
Area 6
(2 Mbytes)
H'DFFFFF
H'E00000
Area 7
(2 Mbytes)
H'FFFFFF
(1) Advanced mode
(2) Normal mode*
Note: * Not available in this LSI.
Figure 7.2 Overview of Area Divisions
7.4.2
Bus Specifications
The external address space bus specifications consist of three elements: bus width, number of
access states, and number of program wait states.
The bus width and number of access states for on-chip memory and internal I/O registers are
fixed, and are not affected by the bus controller.
Bus width: A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit
bus is selected functions as an 8-bit access space, and an area for which a 16-bit bus is selected
functions as a 16-bit access space.
Rev. 6.00 Sep. 24, 2009 Page 135 of 928
REJ09B0099-0600
Section 7 Bus Controller
If all areas are designated for 8-bit access, 8-bit bus mode is set; if any area is designated for 16bit access, 16-bit bus mode is set. When the burst ROM interface is designated, 16-bit bus mode is
always set.
Number of access states: Two or three access states can be selected with ASTCR. An area for
which 2-state access is selected functions as a 2-state access space, and an area for which 3-state
access is selected functions as a 3-state access space.
With the burst ROM interface, the number of access states may be determined without regarding
to ASTCR.
When 2-state access space is designated, wait insertion is disabled.
Number of program wait states: When 3-state access space is designated by ASTCR, the
number of program wait states to be inserted automatically is selected with WCRH and WCRL.
From 0 to 3 program wait states can be selected.
Table 7.2
Bus Specifications for Each Area (Basic Bus Interface)
ABWCR
ASTCR
WCRH, WCRL
ABWn
ASTn
Wn1
Wn0
Number of Access Number of Program
Bus Width States
Wait States
0
0
⎯
⎯
16
1
0
0
1
1
7.4.3
2
0
3
0
1
1
0
2
1
3
0
⎯
⎯
1
0
0
1
Bus Specifications (Basic Bus Interface)
8
2
0
3
0
1
1
0
2
1
3
Bus Interface for Each Area
The initial state of each area is basic bus interface, 3-state access space. The initial bus width is
selected according to the operating mode. The bus specifications described here cover basic items
only, and sections 7.6, Basic Bus Interface, and 7.7, Burst ROM Interface, on each memory
interface should be referred to for further details.
Rev. 6.00 Sep. 24, 2009 Page 136 of 928
REJ09B0099-0600
Section 7 Bus Controller
Area 0: Area 0 includes on-chip ROM, and in ROM-enabled extended mode, space excluding onchip ROM is external address space.
When external address space of area 0 is accessed, the CS0 signal can be output.
Either basic bus interface or burst ROM interface can be selected for area 0.
Areas 1 to 6: In external extended mode, all of areas 1 to 6 are external address spaces. When
external address spaces of areas 1 to 6 are accessed, the CS1 to CS6 pin signals can be output
respectively. Only the basic bus interface can be used for areas 1 to 6.
Area 7: Area 7 includes on-chip RAM and internal l/O registers. In external extended mode, the
space excluding on-chip RAM and internal l/O registers, is external address space. The on-chip
RAM is enabled when the RAME bit in the system control register (SYSCR) is set to 1; when the
RAME bit is cleared to 0, the on-chip RAM is disabled and the corresponding space becomes
external address space.
When external address space of area 7 is accessed, the CS7 signal can be output.
Only the basic bus interface can be used for area 7.
7.4.4
Chip Select Signals
This LSI can output chip select signals (CS0 to CS7) to areas 0 to 7, and these signals are driven
low respectively when the corresponding external address space area is accessed. Figure 7.3 shows
an example of CSn (n = 0 to 7) signal output timing. Enabling or disabling of the CSn signal is
performed by setting the data direction register (DDR) for the port corresponding to the particular
CSn pin.
In ROM-enabled extended mode, pins CS0 to CS7 are all placed in the input state after a poweron reset, and so the corresponding DDR should be set to 1 when outputting signals CS0 to CS7.
For details, see section 9, I/O Ports.
Rev. 6.00 Sep. 24, 2009 Page 137 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
T3
φ
Address bus
External address of area n
CSn
Figure 7.3 CSn Signal Output Timing (n = 0 to 7)
Rev. 6.00 Sep. 24, 2009 Page 138 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.5
Basic Timing
The CPU is driven by a system clock, denoted by the symbol φ. The period from one rising edge
of φ to the next is referred to as a "state." The memory cycle or bus cycle consists of one, two, or
three states. Different methods are used to access on-chip memory, on-chip peripheral modules,
and the external address space.
7.5.1
On-Chip Memory (ROM, RAM) Access Timing
On-chip memory is accessed in one state. The data bus width is 16 bits, enabling both byte and
word transfer. Figure 7.4 shows the on-chip memory access cycle. Figure 7.5 shows the pin states.
Bus cycle
T1
φ
Internal address bus
Address
Internal read signal
Read
Internal data bus
Read data
Internal write signal
Write
Internal data bus
Write data
Figure 7.4 On-Chip Memory Access Cycle
Rev. 6.00 Sep. 24, 2009 Page 139 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
φ
Address bus
Retained
AS
High
RD
High
HWR, LWR
High
Data bus
High impedance
Figure 7.5 Pin States during On-Chip Memory Access
7.5.2
On-Chip Peripheral Module Access Timing
On-Chip Peripheral Module Access Timing Excluding Port H, Port J, IIC2, IEB, and
HCAN: The on-chip peripheral modules are accessed in two states except for port H, port J, IIC2,
IEB, and HCAN. The data bus width is either 8 bits or 16 bits, depending on the particular internal
I/O register being accessed. Figure 7.6 shows the access timing for the on-chip peripheral
modules. Figure 7.7 shows the pin states.
Bus cycle
T1
T2
φ
Internal address bus
Address
Internal read signal
Read
Internal data bus
Read data
Internal write signal
Write
Internal data bus
Write data
Figure 7.6 On-Chip Peripheral Module Access Cycle
Rev. 6.00 Sep. 24, 2009 Page 140 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
φ
Address bus
Retained
AS
High
RD
High
HWR, LWR
High
Data bus
High impedance
Figure 7.7 Pin States during On-Chip Peripheral Module Access
On-Chip Port H, Port J, and IIC2 Module Access Timing: On-chip port H, port J, and IIC2
modules are accessed in four states. At this time, the data bus width is 8 bits. Figure 7.8 shows onchip port H, port J, and IIC2 module access timing, and figure 7.9 shows the pin states.
Bus cycle
T1
T2
T3
T4
φ
Internal address bus
Read
Address
Port H, port J, and
IIC2 read signal
Internal data bus
Write
Read data
Port H, port J, and
IIC2 write signal
Internal data bus
Write data
Figure 7.8 On-Chip Port H, Port J, and IIC2 Module Access Cycle
Rev. 6.00 Sep. 24, 2009 Page 141 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T2
T1
T3
T4
φ
Address bus
Retained
AS
High
RD
High
HWR, LWR
High
Data bus
High impedance
Figure 7.9 Pin States during On-Chip Port H, Port J, and IIC2 Module Access
On-Chip IEB Module Access Timing (H8S/2552 Group Only): On-chip IEB module is
accessed in four states. At this time, the data bus width is 8 bits. Figure 7.10 shows on-chip IEB
module access timing, and figure 7.11 shows the pin states.
Bus cycle
T1
T2
T3
T4
φ
Internal address bus
Address
IEB read signal
Read
Internal data bus
Read data
IEB write signal
Write
Internal data bus
Write data
Figure 7.10 On-Chip IEB Module Access Cycle
Rev. 6.00 Sep. 24, 2009 Page 142 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
T3
T4
φ
Address bus
Retained
AS
High
RD
High
HWR, LWR
High
Data bus
High impedance
Figure 7.11 Pin States during On-Chip IEB Module Access
On-Chip HCAN Module Access Timing (H8S/2556 Group Only):On-chip HCAN module is
accessed in five states. At this time, the data bus width is 16 bits. Figure 7.12 shows on-chip
HCAN module access timing, and figure 7.13 shows the pin states.
Bus cycle
T1
T2
T3
T4
T5
φ
Internal address bus
Address
HCAN read signal
Read
Internal data bus
Read data
HCAN write signal
Write
Internal data bus
Write data
Figure 7.12 On-Chip HCAN Module Access Cycle
Rev. 6.00 Sep. 24, 2009 Page 143 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
T3
T4
T5
φ
Address bus
AS
RD
HWR, LWR
Data bus
Retained
High
High
High
High impedance
Figure 7.13 Pin States during On-Chip HCAN Module Access
7.5.3
External Address Space Access Timing
The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or
three-state bus cycle. In three-state access, wait states can be inserted. For further details, see
section 7.6.3, Basic Timing.
Rev. 6.00 Sep. 24, 2009 Page 144 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.6
Basic Bus Interface
The basic bus interface enables direct connection of ROM, SRAM, and so on.
7.6.1
Data Size and Data Alignment
Data sizes for the CPU and other internal bus masters are byte, word, and longword. The bus
controller has a data alignment function. When accessing external address space, it controls
whether the upper data bus (D15 to D8) or lower data bus (D7 to D0) is used, according to the bus
specifications for the area being accessed (8-bit access space or 16-bit access space) and the data
size.
8-Bit Access Space: Figure 7.14 illustrates data alignment control for the 8-bit access space. With
the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of
data that can be accessed at one time is one byte: a word transfer instruction is performed as twobyte accesses, and a longword transfer instruction, as four-byte accesses.
Upper data bus
Lower data bus
D15
D8 D7
D0
Byte size
Word size
1st bus cycle
2nd bus cycle
1st bus cycle
Longword
size
2nd bus cycle
3rd bus cycle
4th bus cycle
Figure 7.14 Access Sizes and Data Alignment Control (8-Bit Access Space)
16-Bit Access Space: Figure 7.15 illustrates data alignment control for the 16-bit access space.
With the 16-bit access space, the upper data bus (D15 to D8) and lower data bus (D7 to D0) are
used for accesses. The amount of data that can be accessed at one time is one byte or one word,
and a longword transfer instruction is performed as two-word accesses.
In byte access, whether the upper or lower data bus is used is determined by whether the address is
even or odd. The upper data bus is used for an even address, and the lower data bus for an odd
address.
Rev. 6.00 Sep. 24, 2009 Page 145 of 928
REJ09B0099-0600
Section 7 Bus Controller
Upper data bus
Lower data bus
D15
D8 D7
D0
Byte size
· Even address
Byte size
· Odd address
Word size
1st bus cycle
Longword
size
2nd bus cycle
Figure 7.15 Access Sizes and Data Alignment Control (16-Bit Access Space)
7.6.2
Valid Strobes
Table 7.3 shows the data buses used and valid strobes for the access spaces.
In read access, the RD signal is valid without discrimination between the upper and lower halves
of the data bus.
In write access, the HWR signal is valid for the upper half of the data bus, and the LWR signal for
the lower half.
Table 7.3
Area
Data Buses Used and Valid Strobes
Access
Size
8-bit access Byte
space
16-bit
access
space
Byte
Read/
Write
Address
Valid Strobe
Upper Data Bus Lower Data Bus
(D15 to D8)
(D7 to D0)
Read
⎯
RD
Valid
Write
⎯
HWR
Valid
Hi-Z
Read
Even
RD
Valid
Invalid
Odd
RD
Invalid
Valid
Even
HWR
Valid
Hi-Z
Odd
LWR
Hi-Z
Valid
Read
⎯
RD
Valid
Valid
Write
⎯
HWR, LWR
Valid
Valid
Write
Word
Legend:
Hi-Z: High impedance
Invalid: Input state; input value is ignored.
Rev. 6.00 Sep. 24, 2009 Page 146 of 928
REJ09B0099-0600
Invalid
Section 7 Bus Controller
7.6.3
Basic Timing
8-Bit 2-State Access Space: Figure 7.16 shows the bus timing for an 8-bit 2-state access space.
When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.
Wait states cannot be inserted.
Bus cycle
T2
T1
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Invalid
HWR
LWR
(16-bit bus
mode)
Write
LWR
(8-bit bus
mode)
D15 to D8
D7 to D0
High
High impedance
Valid
High impedance
Note: n = 0 to 7
Figure 7.16 Bus Timing for 8-Bit 2-State Access Space
Rev. 6.00 Sep. 24, 2009 Page 147 of 928
REJ09B0099-0600
Section 7 Bus Controller
8-Bit 3-State Access Space: Figure 7.17 shows the bus timing for an 8-bit 3-state access space.
When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used.
Wait states can be inserted.
Bus cycle
T1
T2
T3
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Invalid
HWR
LWR
(16-bit bus
mode)
Write
LWR
(8-bit bus
mode)
D15 to D8
D7 to D0
High
High impedance
Valid
High impedance
Note: n = 0 to 7
Figure 7.17 Bus Timing for 8-Bit 3-State Access Space
Rev. 6.00 Sep. 24, 2009 Page 148 of 928
REJ09B0099-0600
Section 7 Bus Controller
16-Bit 2-State Access Space: Figures 7.18 to 7.20 show bus timings for a 16-bit 2-state access
space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used
for an even address, and the lower half (D7 to D0) for an odd address.
Wait states cannot be inserted.
Bus cycle
T1
T2
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Invalid
HWR
LWR
High
Write
D15 to D8
D7 to D0
Valid
High impedance
Note: n = 0 to 7
Figure 7.18 Bus Timing for 16-Bit 2-State Access Space (1) (Even Address Byte Access)
Rev. 6.00 Sep. 24, 2009 Page 149 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Invalid
D7 to D0
Valid
HWR
High
LWR
Write
High impedance
D15 to D8
D7 to D0
Valid
Note: n = 0 to 7
Figure 7.19 Bus Timing for 16-Bit 2-State Access Space (2) (Odd Address Byte Access)
Rev. 6.00 Sep. 24, 2009 Page 150 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Valid
HWR
LWR
Write
D15 to D8
Valid
D7 to D0
Valid
Note: n = 0 to 7
Figure 7.20 Bus Timing for 16-Bit 2-State Access Space (3) (Word Access)
Rev. 6.00 Sep. 24, 2009 Page 151 of 928
REJ09B0099-0600
Section 7 Bus Controller
16-Bit 3-State Access Space: Figures 7.21 to 7.23 show bus timings for a 16-bit 3-state access
space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used
for an even address, and the lower half (D7 to D0) for an odd address.
Wait states can be inserted.
Bus cycle
T1
T2
T3
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Invalid
HWR
LWR
High
Write
D15 to D8
D7 to D0
Valid
High impedance
Note: n = 0 to 7
Figure 7.21 Bus Timing for 16-Bit 3-State Access Space (1) (Even Address Byte Access)
Rev. 6.00 Sep. 24, 2009 Page 152 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
T3
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Invalid
D7 to D0
Valid
HWR
High
LWR
Write
D15 to D8
D7 to D0
High impedance
Valid
Note: n = 0 to 7
Figure 7.22 Bus Timing for 16-Bit 3-State Access Space (2) (Odd Address Byte Access)
Rev. 6.00 Sep. 24, 2009 Page 153 of 928
REJ09B0099-0600
Section 7 Bus Controller
Bus cycle
T1
T2
T3
φ
Address bus
CSn
AS
RD
Read
D15 to D8
Valid
D7 to D0
Valid
HWR
LWR
Write
D15 to D8
Valid
D7 to D0
Valid
Note: n = 0 to 7
Figure 7.23 Bus Timing for 16-Bit 3-State Access Space (3) (Word Access)
Rev. 6.00 Sep. 24, 2009 Page 154 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.6.4
Wait Control
When accessing external address space, this LSI can extend the bus cycle by inserting one or more
wait states (Tw).
Program Wait Insertion: From 0 to 3 wait states can be inserted automatically between the T2
state and T3 state on an individual area basis in 3-state access space, according to the settings of
WCRH and WCRL.
Pin Wait Insertion: Setting the WAITE bit in BCRH to 1 enables wait insertion by means of the
WAIT pin. When external address space is accessed in this state, program wait insertion is first
carried out according to the settings of WCRH and WCRL. Then, if the WAIT pin is low at the
falling edge of φ in the last T2 or TW state, a TW state is inserted. If the WAIT pin is held low, TW
states are inserted until it goes high.
Figure 7.24 shows an example of wait state insertion timing.
Rev. 6.00 Sep. 24, 2009 Page 155 of 928
REJ09B0099-0600
Section 7 Bus Controller
By program
wait
T1
T2
Tw
By the WAIT pin
Tw
Tw
T3
φ
WAIT
Address bus
AS
RD
Read
Read data
Data bus
HWR, LWR
Write
Data bus
Write data
Note: ↓ indicates the timing of WAIT pin sampling.
Figure 7.24 Example of Wait State Insertion Timing
Rev. 6.00 Sep. 24, 2009 Page 156 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.7
Burst ROM Interface
With this LSI, external address space of area 0 can be designated as burst ROM space, and burst
ROM interfacing can be performed. The burst ROM space interface enables 16-bit configuration
ROM with burst access capability to be accessed at high speed.
Area 0 can be designated as burst ROM space by means of the BRSTRM bit in BCRH.
Consecutive burst accesses of a maximum of 4 words or 8 words can be performed for CPU
instruction fetches only. One or two states can be selected for burst access.
7.7.1
Basic Timing
The number of access states in the initial cycle (full access) of the burst ROM interface is in
accordance with the setting of the AST0 bit in ASTCR. Also, when the AST0 bit is set to 1, wait
states can be inserted. One or two states can be selected for the burst cycle, according to the
setting of the BRSTS1 bit in BCRH. Wait states cannot be inserted. When area 0 is designated as
burst ROM space, it becomes 16-bit access space regardless of the setting of the ABW0 bit in
ABWCR.
When the BRSTS0 bit in BCRH is cleared to 0, burst access of up to 4 words is performed; when
the BRSTS0 bit is set to 1, burst access of up to 8 words is performed.
The basic access timing for burst ROM space is shown in figures 7.25 and 7.26. The timing shown
in figure 7.25 is for the case where the AST0 and BRSTS1 bits are both set to 1, and that in figure
7.26 is for the case where both these bits are cleared to 0.
Rev. 6.00 Sep. 24, 2009 Page 157 of 928
REJ09B0099-0600
Section 7 Bus Controller
Full access
T1
T2
Burst access
T3
T1
T2
T1
T2
φ
Address bus
Only lower address changed
CS0
AS
RD
Data bus
Read data
Read data
Read data
Figure 7.25 Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 1)
Full access
T1
T2
Burst access
T1
T1
φ
Address bus
Only lower address changed
CS0
AS
RD
Data bus
Read data
Read data Read data
Figure 7.26 Example of Burst ROM Access Timing (When AST0 = BRSTS1 = 0)
Rev. 6.00 Sep. 24, 2009 Page 158 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.7.2
Wait Control
As with the basic bus interface, either program wait insertion or pin wait insertion using the WAIT
pin can be used in the initial cycle (full access) of the burst ROM interface. See section 7.6.4, Wait
Control.
Wait states cannot be inserted in a burst cycle.
Rev. 6.00 Sep. 24, 2009 Page 159 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.8
Idle Cycle
When this LSI accesses external address space, it can insert one-state idle cycle (TI) between bus
cycles in the following two cases: (1) when read accesses between different areas occur
consecutively, and (2) when a write cycle occurs immediately after a read cycle. By inserting an
idle cycle it is possible, for example, to avoid data collisions between ROM, with a long output
floating time, and high-speed memory, I/O interfaces, and so on.
Consecutive Reads between Different Areas: If consecutive reads between different areas occur
while the ICIS1 bit in BCRH is set to 1, an idle cycle is inserted at the start of the second read
cycle.
Figure 7.27 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle from ROM with a long output floating time, and bus cycle B is a read cycle from SRAM,
each being located in a different area. In (a), an idle cycle is not inserted, and a collision occurs in
cycle B between the read data from ROM and that from SRAM. In (b), an idle cycle is inserted,
and a data collision is prevented.
Bus cycle A
T1
T2
T3
Bus cycle B
T1
Bus cycle A
T1
T2
φ
φ
Address bus
Address bus
CS (area A)
CS (area A)
CS (area B)
CS (area B)
RD
RD
Data bus
Data bus
Long output floating time
(a) Idle cycle not inserted
(ICIS1 = 0)
T2
T3
REJ09B0099-0600
TI
T1
Data collision
(b) Idle cycle inserted
(Initial value: ICIS1 = 1)
Figure 7.27 Example of Idle Cycle Operation (1)
Rev. 6.00 Sep. 24, 2009 Page 160 of 928
Bus cycle B
T2
Section 7 Bus Controller
Write after Read: If an external write occurs after an external read while the ICIS0 bit in BCRH
is set to 1, an idle cycle is inserted at the start of the write cycle.
Figure 7.28 shows an example of the operation in this case. In this example, bus cycle A is a read
cycle from ROM with a long output floating time, and bus cycle B is a CPU write cycle. In (a), an
idle cycle is not inserted, and a collision occurs in cycle B between the read data from ROM and
the CPU write data. In (b), an idle cycle is inserted, and a data collision is prevented.
Bus cycle A
T1
T2
T3
Bus cycle B
T1
Bus cycle A
T2
T1
φ
φ
Address bus
Address bus
CS (area A)
CS (area A)
CS (area B)
CS (area B)
RD
RD
HWR
HWR
Data bus
Data bus
Long output floating time
(a) Idle cycle not inserted
(ICIS0 = 0)
T2
T3
Bus cycle B
TI
T1
T2
Data collision
(b) Idle cycle inserted
(Initial value: ICIS0 = 1)
Figure 7.28 Example of Idle Cycle Operation (2)
Rev. 6.00 Sep. 24, 2009 Page 161 of 928
REJ09B0099-0600
Section 7 Bus Controller
Relationship between Chip Select (CS) Signal and Read (RD) Signal: Depending on the
system’s load conditions, the RD signal may lag behind the CS signal. An example is shown in
figure 7.29.
In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap
between the bus cycle A RD signal and the bus cycle B CS signal.
Setting idle cycle insertion, as in (b), however, will prevent any overlap between the RD and CS
signals.
In the initial state after reset release, idle cycle insertion (b) is set.
Bus cycle A
T1
T2
T3
Bus cycle A
Bus cycle B
T1
T2
T1
φ
φ
Address bus
Address bus
CS (area A)
CS (area A)
CS (area B)
CS (area B)
RD
RD
T2
T3
Bus cycle B
TI
T1
Possibility of overlap between
CS (area B) and RD
(b) Idle cycle inserted
(Initial value: ICIS1 = 1)
(a) Idle cycle not inserted
(ICIS1 = 0)
Figure 7.29 Relationship between Chip Select (CS) and Read (RD)
Table 7.4 shows the pin states in an idle cycle.
Table 7.4
Pin States in Idle Cycle
Pins
Pin State
A23 to A0
Contents of next bus cycle
D15 to D0
High impedance
CSn
High
AS
High
RD
High
HWR
High
LWR
High
Rev. 6.00 Sep. 24, 2009 Page 162 of 928
REJ09B0099-0600
T2
Section 7 Bus Controller
7.9
Bus Release
This LSI can release the external bus in response to a bus mastership request from an external
device. In the external bus mastership released state, the internal bus master continues to operate
as long as there is no external access.
In external extended mode, the bus mastership can be released to an external device by setting the
BRLE bit in BCRL to 1. Driving the BREQ pin low issues an external bus mastership request to
this LSI. When the BREQ pin is sampled, the BACK pin is driven low at the prescribed timing,
and the address bus, data bus, and bus control signals are placed in the high-impedance state,
establishing the external bus mastership released state.
In the external bus mastership released state, an internal bus master can perform accesses using the
internal bus. When an internal bus master wants to make an external access, it temporarily defers
activation of the bus cycle, and waits for the bus mastership request from the external bus master
to be dropped.
When the BREQ pin is driven high, the BACK pin is driven high at the prescribed timing and the
external bus mastership released state is terminated.
In the event of simultaneous external bus mastership release request and external access request
generation, the order of priority is as follows:
(High) External bus mastership release > Internal bus master external access (Low)
Table 7.5 shows the pin states in the external bus mastership released state.
Table 7.5
Pin States in Bus Mastership Released State
Pins
Pin State
A23 to A0
High impedance
D15 to D0
High impedance
CSn
High impedance
AS
High impedance
RD
High impedance
HWR
High impedance
LWR
High impedance
Rev. 6.00 Sep. 24, 2009 Page 163 of 928
REJ09B0099-0600
Section 7 Bus Controller
Figure 7.30 shows the timing for transition to the bus mastership released state.
External bus mastership
released state
CPU cycle
T0
T1
CPU
cycle
T2
φ
High impedance
Address bus
Address
High impedance
Data bus
High impedance
CSn
High impedance
AS
High impedance
RD
High impedance
HWR, LWR
BREQ
BACK
Minimum
1 state
[1]
[1]
[2]
[3]
[4]
[5]
[2]
[3]
[4]
[5]
The low level of the BREQ pin is sampled at the rise of T2 state.
The BACK pin is driven low at one state after the end of CPU read cycle,
releasing bus mastership to external bus master.
The BREQ pin state is still sampled in external bus mastership released state.
The high level of the BREQ pin is sampled.
The BACK pin is driven high, ending the bus mastership release cycles.
Note : n = 0 to 7
Figure 7.30 Bus Mastership Released State Transition Timing
7.9.1
Usage Note for Bus Mastership Release
When a transition to software standby mode or watch mode is made, external bus mastership
release function is aborted. In the state where MSTPCR is set to H'FFFFFF, and a transition to
sleep mode is made, external bus mastership release function is aborted. When external bus
mastership release function is used in sleep mode, MSTPCR should not be set to H'FFFFFF.
Rev. 6.00 Sep. 24, 2009 Page 164 of 928
REJ09B0099-0600
Section 7 Bus Controller
7.10
Bus Arbitration
This LSI has a bus arbiter that arbitrates bus master operations.
There are two bus masters, the CPU and DTC, which perform read/write operations when they
have possession of the bus. Each bus master requests the bus mastership by means of a bus request
signal. The bus arbiter determines priorities at the prescribed timing, and permits use of the bus by
means of a bus mastership request acknowledge signal. The selected bus master then takes
possession of the bus mastership and begins its operation.
7.10.1
Operation
The bus arbiter detects the bus masters’ bus mastership request signals, and if the bus mastership
is requested, sends a bus mastership request acknowledge signal to the bus master. If there are bus
mastership requests from more than one bus master, the bus mastership request acknowledge
signal is sent to the one with the highest priority. When a bus master receives the bus mastership
request acknowledge signal, it takes possession of the bus until that signal is canceled.
The order of priority of the bus masters is as follows:
(High) DTC > CPU (Low)
An internal bus access by an internal bus master, and external bus mastership release, can be
executed in parallel.
In the event of simultaneous external bus mastership release request, and internal bus master
external access request generation, the order of priority is as follows:
(High) External bus mastership release > Internal bus master external access (Low)
7.10.2
Bus Mastership Transfer Timing
Even if a bus mastership request is received from a bus master with a higher priority than that of
the bus master that has acquired the bus and is currently operating, the bus mastership is not
necessarily transferred immediately. There are specific times at which each bus master can
relinquish the bus mastership.
CPU: The CPU is the lowest-priority bus master, and if a bus mastership request is received from
the DTC, the bus arbiter transfers the bus mastership to the bus master that issued the request. The
timing for transfer of the bus mastership is as follows:
Rev. 6.00 Sep. 24, 2009 Page 165 of 928
REJ09B0099-0600
Section 7 Bus Controller
• The bus mastership is transferred at a break between bus cycles. However, if a bus cycle is
executed in discrete operations, as in the case of a longword-size access, the bus mastership is
not transferred between the operations.
• If the CPU is in sleep mode, it transfers the bus mastership immediately.
DTC: The DTC sends the bus arbiter a request for the bus mastership when an activation request
is generated.
The DTC can release the bus mastership after a vector read, a register information read (3 states),
a single data transfer, or a register information write (3 states). It does not release the bus
mastership during a register information read (3 states), a single data transfer, or a register
information write (3 states).
7.10.3
Usage Note for External Bus Mastership Release
External bus mastership release can be performed on completion of an external bus cycle. The CS
signal remains low until the end of the external bus cycle. Therefore, when external bus
mastership release is performed, the CS signal may change from the low level to the highimpedance state.
7.11
Resets and the Bus Controller
In a power-on reset, this LSI, including the bus controller, enters the reset state at that point, and
an executing bus cycle is discontinued.
In a manual reset, the bus controller’s registers and internal state are maintained, and an executing
external bus cycle is completed. In this case, WAIT input is ignored and write data is not
guaranteed.
Rev. 6.00 Sep. 24, 2009 Page 166 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Section 8 Data Transfer Controller (DTC)
This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or
software, to transfer data.
Figure 8.1 shows a block diagram of the DTC.
The DTC’s register information is stored in on-chip RAM. When the DTC is used, the RAME bit
in SYSCR must be set to 1. As 32-bit bus connects the DTC to on-chip RAM (1 kbyte), 32-bit/1state reading and writing of the DTC register information is enabled.
8.1
Features
• Transfer is possible over any number of channels
⎯ One activation source can trigger a number of data transfers (chain transfer)
• Three transfer modes
⎯ Normal, repeat, and block transfer modes are available
• The direct specification of 16-Mbyte address space is possible
• Transfer can be set in byte or word units
• A CPU interrupt can be requested for the interrupt that activated the DTC
• Activation by software is possible
• Module stop mode can be set
Rev. 6.00 Sep. 24, 2009 Page 167 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Internal address bus
CPU interrupt
request
Legend:
MRA, MRB:
CRA, CRB:
SAR:
DAR:
DTCERA to DTCERG,
and DTCERI:
DTVECR:
On-chip
RAM
Internal data bus
DTC mode registers A and B
DTC transfer count registers A and B
DTC source address register
DTC destination address register
DTC enable registers A to G, and I
DTC vector register
Figure 8.1 Block Diagram of DTC
Rev. 6.00 Sep. 24, 2009 Page 168 of 928
REJ09B0099-0600
Register information
MRA MRB
CRA
CRB
DAR
SAR
Control logic
DTC
DTC activation
request
DTCERA
to
DTCERG,
and DTCERI
Interrupt
request
DTVECR
Interrupt controller
Section 8 Data Transfer Controller (DTC)
8.2
Register Descriptions
The DTC has the following registers.
•
•
•
•
•
•
DTC mode register A (MRA)
DTC mode register B (MRB)
DTC source address register (SAR)
DTC destination address register (DAR)
DTC transfer count register A (CRA)
DTC transfer count register B (CRB)
These six registers cannot be directly accessed from the CPU. When activated, the DTC reads a
set of register information that is stored in on-chip RAM and transfers data to the corresponding
DTC registers. After the data transfer, it writes a set of updated register inform ation back to the
RAM.
• DTC enable registers A to G, and I (DTCERA to DTCERG, and DTCERI)
• DTC vector register (DTVECR)
Rev. 6.00 Sep. 24, 2009 Page 169 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.2.1
DTC Mode Register A (MRA)
MRA selects the DTC operating mode.
Bit
Bit Name
Initial
Value
7
SM1
Undefined ⎯
Source Address Mode 1 and 0
6
SM0
Undefined ⎯
These bits specify an SAR operation after a data
transfer.
R/W
Description
0X: SAR is fixed
10: SAR is incremented after a transfer
(by +1 when Sz = 0; by +2 when Sz = 1)
11: SAR is decremented after a transfer
(by –1 when Sz = 0; by –2 when Sz = 1)
5
DM1
Undefined ⎯
Destination Address Mode 1 and 0
4
DM0
Undefined ⎯
These bits specify a DAR operation after a data transfer.
0X: DAR is fixed
10: DAR is incremented after a transfer
(by +1 when Sz = 0; by +2 when Sz = 1)
11: DAR is decremented after a transfer
(by –1 when Sz = 0; by –2 when Sz = 1)
3
MD1
Undefined ⎯
DTC Mode 1 and 0
2
MD0
Undefined ⎯
These bits specify the DTC transfer mode.
00: Normal mode
01: Repeat mode
10: Block transfer mode
11: ⎯
1
DTS
Undefined ⎯
DTC Transfer Mode Select
Specifies whether the source side or the destination side
is set to be a repeat area or block area, in repeat mode
or block transfer mode.
0: Destination side is repeat area or block area
1: Source side is repeat area or block area
Rev. 6.00 Sep. 24, 2009 Page 170 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Bit
Bit Name
Initial
Value
0
Sz
Undefined ⎯
R/W
Description
DTC Data Transfer Size
Specifies the size of data to be transferred.
0: Byte-size transfer
1: Word-size transfer
Legend:
X:
Don’t care
8.2.2
DTC Mode Register B (MRB)
MRB is an 8-bit register that selects the DTC operating mode.
Bit
Bit Name
Initial
Value
7
CHNE
Undefined ⎯
R/W
Description
DTC Chain Transfer Enable
This bit specifies a chain transfer. For details, see
section 8.5.4, Chain Transfer.
In data transfer with CHNE set to 1, determination of the
end of the specified number of transfers, clearing of the
interrupt source flag, and clearing of DTCER, are not
performed.
0: DTC data transfer completed (waiting for start)
1: DTC data transfer (reads new register information
and transfers data)
6
DISEL
Undefined ⎯
DTC Interrupt Select
This bit specifies whether CPU interrupt is disabled or
enabled after a data transfer.
0: Interrupt request is issued to the CPU when the
specified data transfer is completed. (The DTC clears
the interrupt request flag that causes the activation.)
1: The DTC issues interrupt request to the CPU in every
data transfer. (The DTC does not clear the interrupt
request flag that causes the activation.)
5 to 0
⎯
Undefined ⎯
Reserved
These bits have no effect on the DTC operation. The
write value should always be 0.
Rev. 6.00 Sep. 24, 2009 Page 171 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.2.3
DTC Source Address Register (SAR)
SAR is a 24-bit register that designates the source address of data to be transferred by the DTC.
For word-size transfer, specify an even source address.
8.2.4
DTC Destination Address Register (DAR)
DAR is a 24-bit register that designates the destination address of data to be transferred by the
DTC. For word-size transfer, specify an even destination address.
8.2.5
DTC Transfer Count Register A (CRA)
CRA is a 16-bit register that designates the number of times that data is transferred by the DTC.
In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It is
decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.
In repeat mode or block transfer mode, the CRA is divided into two parts; the upper 8 bits
(CRAH) and the lower 8 bits (CRAL). In repeat mode, CRAH holds the number of transfers while
CRAL functions as an 8-bit transfer counter (1 to 256). In block transfer mode, CRAH holds the
block size while CRAL functions as an 8-bit block size counter (1 to 256). CRAL is decremented
by 1 every time data is transferred, and the contents of CRAH are sent when the count reaches
H'00. These operations are repeated.
8.2.6
DTC Transfer Count Register B (CRB)
CRB is a 16-bit register that designates the number of times that data is transferred by the DTC in
block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decremented by 1
every time data is transferred, and transfer ends when the count reaches H'0000.
8.2.7
DTC Enable Registers A to G, and I (DTCERA to DTCERG, and DTCERI)
DTCER is a set of registers to specify the DTC activation interrupt source, and comprised of eight
registers; DTCERA to DTCERG, and DTCERI. The correspondence between interrupt sources
and DTCE bits, and vector numbers generated by the interrupt controller are shown in table 8.2.
For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and
writing. When multiple activation sources are to be set at one time, only at the initial setting,
writing data is enabled after executing a dummy read on the relevant register with all the interrupts
being masked.
Rev. 6.00 Sep. 24, 2009 Page 172 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Bit
Bit Name
Initial
Value
R/W
Description
7
DTCEn7
0
R/W
DTC Activation Enable
6
DTCEn6
0
R/W
1: Disables an interrupt for DTC activation.
5
DTCEn5
0
R/W
4
DTCEn4
0
R/W
0: Specifies a relevant interrupt source as a DTC
activation source.
3
DTCEn3
0
R/W
[Clearing conditions]
2
DTCEn2
0
R/W
1
DTCEn1
0
R/W
• When the DISEL bit in MRB is 1 and the data transfer
has ended
0
DTCEn0
0
R/W
• When the specified number of transfers have ended
[Retaining condition]
• When the DISEL bit is 0 and the specified number of
transfers have not been completed
(n = A to G, and I)
8.2.8
DTC Vector Register (DTVECR)
DTVECR is an 8-bit readable/writable register that enables or disables DTC activation by
software, and sets a vector number for the software activation interrupt.
Bit
Bit Name
Initial
Value
R/W
Description
7
SWDTE
0
R/W
DTC Software Activation Enable
Enables or disables the DTC software activation.
0: Disables the DTC software activation.
1: Enables the DTC software activation.
[Clearing conditions]
• When the DISEL bit is 0 and the specified number of
transfers have not ended
• When 0 is written after a software-activated data
transfer end interrupt (SWDTEND) request has been
sent to the CPU
[Retaining conditions]
• When the DISEL bit is 1 and data transfer has ended
• When the specified number of transfers have ended
• When the software-activated data transfer is in process
Rev. 6.00 Sep. 24, 2009 Page 173 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Bit
Bit Name
Initial
Value
R/W
Description
6
DTVEC6
0
R/W
DTC Software Activation Vector 6 to 0
5
DTVEC5
0
R/W
4
DTVEC4
0
R/W
These bits specify a vector number for the DTC software
activation.
3
DTVEC3
0
R/W
2
DTVEC2
0
R/W
The vector address is expressed as H'0400 + (vector
number × 2). For example, when DTVEC6 to DTVEC0 =
H'10, the vector address is H'0420.
1
DTVEC1
0
R/W
These bits are writable when SWDTE = 0.
0
DTVEC0
0
R/W
8.3
Activation Sources
The DTC operates when activated by an interrupt request or by a write to DTVECR by software.
An activation interrupt request is specified by DTCER. When the corresponding bit is set to 1, it
becomes DTC activation source and when it is cleared to 0, it becomes CPU interrupt source. At
the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the
interrupt flag of activation source or corresponding DTCER bit is cleared. Table 8.1 shows the
relationship between the activation source and DTCER clearing. The activation source flag, in the
case of RXI0, for example, is the RDRF flag in SCI_0.
Since there are a number of DTC activation sources, transferring the last byte (or word) does not
clear the flag of its activation source. Take appropriate steps at each interrupt processing.
When an interrupt has been designated as a DTC activation source, the existing CPU mask level
and interrupt controller priorities have no effect. If there are more than one activation sources at
the same time, the DTC operates in accordance with the default priority of the interrupt sources.
Figure 8.2 shows a block diagram of the DTC activation source control. For details, see section 5,
Interrupt Controller.
Rev. 6.00 Sep. 24, 2009 Page 174 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.1
Activation Source and DTCER Clearing
Activation Source
The DISEL Bit is 0, and Transfer
Counts Specified have not Ended
The DISEL Bit is 1, or Transfer
Counts Specified have Ended
Software activation
• The SWDTE bit is cleared to 0
• The SWDTE bit retains 1
• The interrupt request is sent to the
CPU
Interrupt activation
• The corresponding DTCER bit
retains 1
• The corresponding DTCER bit is
cleared to 0
• The activation source flag is
cleared to 0
• The activation source flag retains 1
• The interrupt request which
becomes an activation source is
sent to the CPU
Source flag cleared
Clear
controller
Clear
DTCER
On-chip
peripheral
module
IRQ interrupt
DTVECR
Interrupt
request
Selection circuit
Select
Clear request
DTC
CPU
Interrupt controller
Interrupt mask
Figure 8.2 Block Diagram of DTC Activation Source Control
Rev. 6.00 Sep. 24, 2009 Page 175 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.4
Location of Register Information and DTC Vector Table
Locate the register information in on-chip RAM (addresses: H'FFEBC0 to H'FFEFBF). Register
information should be located at an address that is a multiple of four within the range. Locating
the register information in address space is shown in figure 8.3. Locate the MRA, SAR, MRB,
DAR, CRA, and CRB registers, in that order, from the start address of the register information.
In the case of chain transfer, register information should be located in consecutive areas as shown
in figure 8.3, and the register information start address should be located at the vector address
corresponding to the interrupt source. Figure 8.4 shows the correspondence between the DTC
vector address and register information. The DTC reads the start address of the register
information from the vector address set for each activation source, and then reads the register
information from that start address.
When the DTC is activated by software, the vector address is obtained from: H'0400 +
(DTVECR[6:0] × 2). For example, if DTVECR is H'10, the vector address is H'0420.
The configuration of the vector address is the same in both normal* and advanced modes, a 2-byte
unit being used in both cases. These two bytes specify the lower bits of the register information
start address.
Note:
Normal mode is not supported in this LSI.
Lower address
0
Register
information
start address
Chain
transfer
1
2
MRA
SAR
MRB
DAR
3
Register information
CRB
CRA
MRA
SAR
MRB
DAR
Register information
for 2nd transfer in
chain transfer
CRB
CRA
4 bytes
Figure 8.3 Location of DTC Register Information in Address Space
Rev. 6.00 Sep. 24, 2009 Page 176 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
DTC vector
address
Register information
start address
Register information
Chain transfer
Figure 8.4 Correspondence between DTC Vector Address and Register Information
Rev. 6.00 Sep. 24, 2009 Page 177 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.2
Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs
Interrupt
Source
Origin of Interrupt
Source
Vector
Number
DTC Vector
Address
Software
Write to DTVECR
DTVECR
External pin
IRQ0
DTCE*
Priority
H'0400 +
(vector number × 2)
⎯
High
16
H'0420
DTCEA7
IRQ1
17
H'0422
DTCEA6
IRQ2
18
H'0424
DTCEA5
IRQ3
19
H'0426
DTCEA4
IRQ4
20
H'0428
DTCEA3
IRQ5
21
H'042A
DTCEA2
IRQ6
22
H'042C
DTCEA1
IRQ7
23
H'042E
DTCEA0
A/D converter ADI (A/D conversion end)
28
H'0438
DTCEB6
TPU
channel 0
TGI0A
32
H'0440
DTCEB5
TGI0B
33
H'0442
DTCEB4
TGI0C
34
H'0444
DTCEB3
TGI0D
35
H'0446
DTCEB2
TPU
channel 1
TGI1A
40
H'0450
DTCEB1
TGI1B
41
H'0452
DTCEB0
TPU
channel 2
TGI2A
44
H'0458
DTCEC7
TGI2B
45
H'045A
DTCEC6
TPU
channel 3
TGI3A
48
H'0460
DTCEC5
TGI3B
49
H'0462
DTCEC4
TGI3C
50
H'0464
DTCEC3
TGI3D
51
H'0466
DTCEC2
TPU
channel 4
TGI4A
56
H'0470
DTCEC1
TGI4B
57
H'0472
DTCEC0
TPU
channel 5
TGI5A
60
H'0478
DTCED5
TGI5B
61
H'047A
DTCED4
8-bit timer
channel 0
CMIA0
64
H'0480
DTCED3
CMIB0
65
H'0482
DTCED2
Rev. 6.00 Sep. 24, 2009 Page 178 of 928
REJ09B0099-0600
Low
Section 8 Data Transfer Controller (DTC)
Interrupt
Source
Origin of Interrupt
Source
Vector
Number
DTC Vector
Address
DTCE*
Priority
8-bit timer
channel 1
CMIA1
68
H'0488
DTCED1
High
CMIB1
69
H'048A
DTCED0
SCI
channel 0
RXI0
81
H'04A2
DTCEE3
TXI0
82
H'04A4
DTCEE2
SCI
channel 1
RXI1
85
H'04AA
DTCEE1
TXI1
86
H'04AC
DTCEE0
SCI
channel 2
RXI2
89
H'04B2
DTCEF7
TXI2
90
H'04B4
DTCEF6
8-bit timer
channel 2
CMIA2
92
H'04B8
DTCEF5
CMIB2
93
H'04BA
DTCEF4
8-bit timer
channel 3
CMIA3
96
H'04C0
DTCEF3
CMIB3
97
H'04C2
DTCEF2
IEB
(H8S/2552
Group only)
IERxl
105
H'04D2
DTCEG6
IETxl
106
H'04D4
DTCEG5
HCAN
(H8S/2556
Group only)
RM0
109
H'04DA
DTCEG2
SCI
channel 3
RXI3
121
H'04F2
DTCEI7
TXI3
122
H'04F4
DTCEI6
SCI
channel 4
RXI4
125
H'04FA
DTCEI5
TXI4
126
H'04FC
DTCEI4
Note:
*
Low
The DTCE bits with no corresponding interrupt are reserved, and should be written with
0.
Rev. 6.00 Sep. 24, 2009 Page 179 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.5
Operation
Register information is stored in on-chip RAM. When activated, the DTC reads register
information in on-chip RAM and transfers data. After the data transfer, the DTC writes updated
register information back to on-chip RAM.
The pre-storage of register information in on-chip RAM makes it possible to transfer data over any
required number of channels. The transfer mode can be specified as normal, repeat, or block
transfer mode. Setting the CHNE bit in MRB to 1 makes it possible to perform a number of
transfers with a single activation source (chain transfer).
The 24-bit SAR designates the DTC transfer source address, and the 24-bit DAR designates the
transfer destination address. After each transfer, SAR and DAR are independently incremented,
decremented, or left fixed depending on its register information.
Figure 8.5 shows the flowchart of DTC operation.
Rev. 6.00 Sep. 24, 2009 Page 180 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Start
Read DTC vector
Next transfer
Read register information
Data transfer
Write register information
CHNE = 1
Yes
No
Transfer counter = 0
or DISEL = 1
Yes
No
Clear an activation
source flag
Clear DTCER
End
Interrupt exception
handling
*
Note: * For details, see the section related to each peripheral module.
Figure 8.5 Flowchart of DTC Operation
8.5.1
Normal Mode
In normal mode, one operation transfers one byte or one word of data.
From 1 to 65,536 transfers can be specified. Once the specified number of transfers have been
completed, a CPU interrupt can be requested.
Table 8.3 lists the register function in normal mode. Figure 8.6 shows the memory mapping in
normal mode.
Rev. 6.00 Sep. 24, 2009 Page 181 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.3
Register Function in Normal Mode
Name
Abbreviation
Function
DTC source address register
SAR
Designates transfer source address
DTC destination address register
DAR
Designates transfer destination
address
DTC transfer count register A
CRA
Designates transfer count
DTC transfer count register B
CRB
Not used
SAR
DAR
Transfer
Figure 8.6 Memory Mapping in Normal Mode
8.5.2
Repeat Mode
In repeat mode, one operation transfers one byte or one word of data.
From 1 to 256 transfers can be specified. Once the specified number of transfers have ended, the
initial state of the transfer counter and the address register specified as the repeat area is restored,
and transfer is repeated. In repeat mode, the transfer counter value does not reach H'00, and
therefore CPU interrupts cannot be requested when DISEL = 0.
Table 8.4 lists the register function in repeat mode. Figure 8.7 shows the memory mapping in
repeat mode.
Rev. 6.00 Sep. 24, 2009 Page 182 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.4
Register Function in Repeat Mode
Name
Abbreviation
Function
DTC source address register
SAR
Designates transfer source address
DTC destination address register
DAR
Designates transfer destination
address
DTC transfer count register AH
CRAH
Holds number of transfers
DTC transfer count register AL
CRAL
Designates transfer count
DTC transfer count register B
CRB
Not used
SAR
or
DAR
DAR
or
SAR
Repeat area
Transfer
Figure 8.7 Memory Mapping in Repeat Mode
8.5.3
Block Transfer Mode
In block transfer mode, one operation transfers one block of data. Either the transfer source or the
transfer destination is designated as a block area.
The block size can be between 1 to 256. When the transfer of one block ends, the initial state of
the block size counter and the address register specified as the block area is restored. The other
address register is then incremented, decremented, or left fixed depending on its register
information.
From 1 to 65,536 transfers can be specified. Once the specified numbers of transfers have been
completed, a CPU interrupt is requested.
Rev. 6.00 Sep. 24, 2009 Page 183 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.5 lists the register function in block transfer mode. Figure 8.8 shows the memory mapping
in block transfer mode.
Table 8.5
Register Function in Block Transfer Mode
Name
Abbreviation
Function
DTC source address register
SAR
Designates transfer source address
DTC destination address register
DAR
Designates transfer destination
address
DTC transfer count register AH
CRAH
Holds block size
DTC transfer count register AL
CRAL
Designates block size count
DTC transfer count register B
CRB
Designates transfer count
First block
SAR
or
DAR
.
.
.
Block area
Transfer
Nth block
Figure 8.8 Memory Mapping in Block Transfer Mode
Rev. 6.00 Sep. 24, 2009 Page 184 of 928
REJ09B0099-0600
DAR
or
SAR
Section 8 Data Transfer Controller (DTC)
8.5.4
Chain Transfer
Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed
consecutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB,
which define data transfers, can be set independently.
Figure 8.9 shows the memory map for chain transfer. When activated, the DTC reads the register
information start address stored at the vector address, which corresponds to the activation request,
and then reads the first register information at that start address. After the data transfer, the CHNE
bit will be tested. When it has been set to 1, the DTC reads the next register information located in
a consecutive area and performs the data transfer. These sequences are repeated until the CHNE
bit is cleared to 0.
In the case of transfer with CHNE set to 1, an interrupt request to the CPU is not generated at the
end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt
request flag for the activation source is not affected.
Source
Destination
Register information
CHNE = 1
DTC vector
address
Register information
start address
Register information
CHNE = 0
Source
Destination
Figure 8.9 Chain Transfer Operation
Rev. 6.00 Sep. 24, 2009 Page 185 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.5.5
Interrupts
An interrupt request is issued to the CPU when the DTC has completed the specified number of
data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt
activation, the interrupt set as the activation source is generated. These interrupts to the CPU are
subject to CPU mask level and interrupt controller priority level control.
In the case of software activation, a software-activated data transfer end interrupt (SWDTEND) is
generated.
When the DISEL bit is 1 and one data transfer has been completed, or the specified number of
transfers have been completed, the SWDTE bit is held at 1 and an SWDTEND interrupt is
generated after the end of data transfer. The interrupt handling routine will then clear the SWDTE
bit to 0.
When the DTC is activated by software, an SWDTEND interrupt is not generated during a data
transfer wait or during data transfer even if the SWDTE bit is set to 1.
8.5.6
Operation Timing
Figures 8.10 to 8.12 show the DTC operation timing.
φ
DTC activation
request
DTC
request
Vector read
Data transfer
Address
Read Write
Transfer
information read
Transfer
information write
Figure 8.10 DTC Operation Timing (Example in Normal Mode or Repeat Mode)
Rev. 6.00 Sep. 24, 2009 Page 186 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
φ
DTC activation
request
DTC
request
Data transfer
Vector read
Read Write Read Write
Address
Transfer
information read
Transfer
information write
Figure 8.11 DTC Operation Timing (Example in Block Transfer Mode,
with Block Size of 2)
φ
DTC activation
request
DTC
request
Data transfer
Data transfer
Read Write
Read Write
Vector read
Address
Transfer
information read
Transfer
information
write
Transfer
information
read
Transfer
information write
Figure 8.12 DTC Operation Timing (Example of Chain Transfer)
8.5.7
Number of DTC Execution States
Table 8.6 lists execution status for a single DTC data transfer, and table 8.7 lists the number of
states required for each execution status.
Rev. 6.00 Sep. 24, 2009 Page 187 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Table 8.6
DTC Execution Status
Mode
Vector Read
I
Register Information
Read/Write
Data Read
J
K
Data Write
L
Internal
Operations
M
Normal
1
6
1
1
3
Repeat
1
6
1
1
3
Block transfer
1
6
N
N
3
Legend:
N:
Block size (initial setting of CRAH and CRAL)
Table 8.7
Number of States Required for Each Execution Status
Internal I/O Registers
Object to be Accessed
OnChip
RAM
OnChip
ROM
IEB*
Other
than IEB
2
HCAN* and HCAN External Devices
Bus width
32
16
8
16
8
16
8
8
16
16
Access states
1
1
4
5
2
2
2
3
2
3
1
⎯
⎯
⎯
⎯
4
6 + 2m 2
3+m
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
Execution Vector read SI
⎯
Status
Register information 1
read/write SJ
1
Byte data read SK
1
1
4
5
2
2
2
3+m
2
3+m
Word data read SK
1
1
⎯
5
4
2
4
6 + 2m 2
3+m
Byte data write SL
1
1
4
5
2
2
2
3+m
2
3+m
Word data write SL
1
1
⎯
5
4
2
4
6 + 2m 2
3+m
Internal operation SM 1
1
1
1
1
1
1
1
1
1
Legend:
m:
The number of wait states for accessing external devices.
Notes: 1. H8S/2552 Group only.
2. H8S/2556 Group only.
The number of execution states is calculated from using the formula below. Note that Σ is the sum
of all transfers activated by one activation source (the number in which the CHNE bit is set to 1,
plus 1).
Number of execution states = I · SI + Σ (J · SJ + K · SK + L · SL) + M · SM
Rev. 6.00 Sep. 24, 2009 Page 188 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
For example, when the DTC vector address is located in on-chip ROM, normal mode is set, and
data is transferred from on-chip ROM to an internal I/O register, the time required for the DTC
operation is 13 states. The time from activation to the end of the data write is 10 states.
8.6
Procedures for Using DTC
8.6.1
Activation by Interrupt
The procedure for using the DTC with interrupt activation is as follows:
1.
2.
3.
4.
5.
Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in on-chip RAM.
Set the start address of the register information in the DTC vector address.
Set the corresponding bit in DTCER to 1.
Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC
is activated when an interrupt used as an activation source is generated.
After one data transfer has been completed, or after the specified number of data transfers has
been completed, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is
to continue transferring data, set the DTCE bit to 1.
8.6.2
Activation by Software
The procedure for using the DTC with software activation is as follows:
1.
2.
3.
4.
5.
6.
Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in on-chip RAM.
Set the start address of the register information in the DTC vector address.
Check that the SWDTE bit is 0.
Write 1 to SWDTE bit and the vector number to DTVECR.
Check the vector number written to DTVECR.
After one data transfer has been completed, if the DISEL bit is 0 and a CPU interrupt is not
requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the
SWDTE bit to 1. When the DISEL bit is 1, or after the specified number of data transfers has
been completed, the SWDTE bit is held at 1 and a CPU interrupt is requested.
Rev. 6.00 Sep. 24, 2009 Page 189 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
8.7
Examples of Use of the DTC
8.7.1
Normal Mode
An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.
1.
2.
3.
4.
5.
6.
MRA sets the source address fixed (SM1 = SM0 = 0), destination address increment (DM1 =
1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can be set
to any value. MRB performs one data transfer by one interrupt (CHNE = 0, DISEL = 0). SAR
sets the RDR address in SCI, DAR sets the start address of the RAM area where the data will
be received in, and CRA sets 128 (H'0080). CRB can be set to any value.
Set the start address of the register information in the DTC vector address.
Set the corresponding bit in DTCER to 1.
Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the
reception complete (RXI) interrupt. Since the generation of a receive error during the SCI
reception operation will disable subsequent reception, the CPU should be enabled to accept
receive error interrupts.
Each time the reception of one byte of data has been completed on the SCI, the RDRF flag in
SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is
transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented.
The RDRF flag is automatically cleared to 0.
When CRA becomes 0 after the 128 data transfers have been completed, the RDRF flag is
held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The
interrupt handling routine will perform wrap-up processing.
8.7.2
Software Activation
An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means
of software activation. The transfer source address is H'1000 and the transfer destination address is
H'2000. The vector number is H'60, so the vector address is H'04C0.
1.
2.
MRA sets the source address increment (SM1 = 1, SM0 = 0), destination address increment
(DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The
DTS bit can be set to any value. MRB performs one block transfer by one interrupt (CHNE =
0). SAR sets the transfer source address (H'1000), DAR sets the transfer destination address
(H'2000), and CRA sets 128 (H'8080). CRB sets 1 (H'0001).
Set the start address of the register information at the DTC vector address (H'04C0).
Rev. 6.00 Sep. 24, 2009 Page 190 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
3.
4.
5.
6.
7.
Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer
activated by software.
Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
Read DTVECR again and check that it is set to the vector number (H'60). If it is not, this
indicates that the write has failed. This is presumably because an interrupt occurred between
steps 3 and 4 and led to a different software activation. To activate this transfer, go back to
step 3.
If the write was successful, the DTC is activated and a block of 128 bytes of data is
transferred.
After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear
the SWDTE bit to 0 and perform other wrap-up processing.
8.8
Usage Notes
8.8.1
Module Stop Mode Setting
The DTC operation can be disabled or enabled using the module stop control register. The initial
setting is for the DTC operation to be enabled. Register access is disabled by setting module stop
mode. Module stop mode cannot be set during the DTC operation. For details, see section 22,
Power-Down Modes.
8.8.2
On-Chip RAM
The MRA, MRB, SAR, DAR, CRA, and CRB registers are all located in on-chip RAM. When the
DTC is used, the RAME bit in SYSCR should not be cleared to 0.
8.8.3
DTCE Bit Setting
For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR for reading and
writing. When multiple activation sources are to be set at one time, only at the initial setting,
writing data is enabled after executing a dummy read on the relevant register with all the interrupts
being masked.
Rev. 6.00 Sep. 24, 2009 Page 191 of 928
REJ09B0099-0600
Section 8 Data Transfer Controller (DTC)
Rev. 6.00 Sep. 24, 2009 Page 192 of 928
REJ09B0099-0600
Section 9 I/O Ports
Section 9 I/O Ports
Table 9.1 summarizes the port functions. The pins of each port also have other functions such as
input/output or interrupt input pins of on-chip peripheral modules. Each I/O port includes a data
direction register (DDR) that controls input/output, a data register (DR) that stores output data,
and a port register (PORT) used to read the pin states. The input-only ports do not have DDR and
DR registers.
Ports A to E have a built-in input pull-up MOS function and an input pull-up MOS control register
(PCR) to control the on/off state of the input pull-up MOS.
Ports 3 and A include an open-drain control register (ODR) that controls the on/off state of the
output buffer PMOS.
All the I/O ports can drive a single TTL load and a 30 pF capacitive load.
The P34 and P35 pins on port 3 are NMOS push pull outputs.
The IRQ pin is a schmitt trigger input.
Rev. 6.00 Sep. 24, 2009 Page 193 of 928
REJ09B0099-0600
Section 9 I/O Ports
Table 9.1
Port
Port Functions
Description
Port 1 General I/O port
also functioning
as TPU I/O pins
and interrupt
input pins
Mode 6
P17/TIOCB2/TCLKD
P16/TIOCA2/IRQ1
P15/TIOCB1/TCLKC
Mode 7
Input/Output and
Output Type
Schmitt trigger
input
(IRQ1, IRQ0)
P14/TIOCA1/IRQ0
P13/TIOCD0/TCLKB
P12/TIOCC0/TCLKA
P11/TIOCB0
P10/TIOCA0
Port 2 General I/O port P27/TIOCB5
also functioning P26/TIOCA5
as TPU I/O pins
P25/TIOCB4
P24/TIOCA4
P23/TIOCD3
P22/TIOCC3
P21/TIOCB3
P20/TIOCA3
Port 3 General I/O port
also functioning
2
as I C bus
interface 2 I/O
pins, SCI I/O
pins, and
interrupt input
pins
P37/TxD4
P36/RxD4
P35/SCK1/SCK4/SCL0/IRQ5
P34/RxD1/SDA0
P33/TxD1/SCL1
P32/SCK0/SDA1/IRQ4
P31/RxD0
P30/TxD0
Rev. 6.00 Sep. 24, 2009 Page 194 of 928
REJ09B0099-0600
Open drain output
enabled
Schmitt trigger
input
(IRQ5, IRQ4)
NMOS push-pull
output (P35, P34,
SCK1, SCK4)
Section 9 I/O Ports
Port
Description
Mode 6
Port 4
General input
port also
functioning as
A/D converter
analog input
pins
P47/AN7
Mode 7
Input/Output and
Output Type
P46/AN6
P45/AN5
P44/AN4
P43/AN3
P42/AN2
P41/AN1
P40/AN0
Port 5
General I/O port P52/SCK2
also functioning P51/RxD2
as SCI I/O pins
P50/TxD2
Port 7
General I/O port
also functioning
as SCI I/O pins,
TMR I/O pins,
bus control
output pins, and
manual reset
input pins
Port 9
General input
port also
functioning as
A/D converter
analog input
and D/A
converter
analog output
pins
P77/TxD3
P76/RxD3
P75/TMO3/SCK3
P74/TMO2/MRES
P73/TMO1/CS7
P73/TMO1
P72/TMO0/CS6
P72/TMO0
P71/TMRI23/TMCI23/CS5
P71/TMRI23/TMCI23
P70/TMRI01/TMCI01/CS4
P70/TMRI0/TMCI01
P97/AN15/DA1
P96/AN14/DA0
P95/AN13
P94/AN12
P93/AN11
P92/AN10
P91/AN9
P90/AN8
Rev. 6.00 Sep. 24, 2009 Page 195 of 928
REJ09B0099-0600
Section 9 I/O Ports
Port
Description
Mode 6
Mode 7
Port A General I/O port PA7/A23
also functioning PA6/A22
as address
PA5/A21
output pins
PA4/A20
PA7
PA3/A19
PA3
PA2/A18
PA2
PA1/A17
PA1
PA0/A16
PA0
Port B General I/O port PB7/A15
also functioning PB6/A14
as address
PB5/A13
output pins
PB4/A12
PB7
PB3/A11
PB3
PB2/A10
PB2
PB1/A9
PB1
PB0/A8
PB0
Port C General I/O port PC7/A7
also functioning PC6/A6
as address
PC5/A5
output pins
PC4/A4
PC7
PC3/A3
PC3
PC2/A2
PC2
PC1/A1
PC1
PC0/A0
PC0
PA6
PA5
PA4
PB6
Open drain output
enabled
Built-in input pullup MOS
PB4
PC6
Built-in input pullup MOS
PC5
PC4
PD7
D12
PD4
D11
PD3
D10
PD2
D9
PD1
D8
PD0
REJ09B0099-0600
Built-in input pullup MOS
PB5
Port D General I/O port D15
also functioning D14
as data I/O pins
D13
Rev. 6.00 Sep. 24, 2009 Page 196 of 928
Input/Output and
Output Type
PD6
PD5
Built-in input pullup MOS
Section 9 I/O Ports
Port
Description
Mode 6
Input/Output and
Output Type
Mode 7
Port E General I/O port PE7/D7
also functioning PE6/D6
as data I/O pins
PE5/D5
PE7
PE4/D4
PE4
PE3/D3
PE3
PE2/D2
PE2
PE1/D1
PE1
PE0/D0
PE0
PF7/φ
PF7/φ
AS
PF6
RD
PF5
HWR
PF4
PF3/LWR/ADTRG/IRQ3
PF3/ADTRG/IRQ3
PF2/WAIT
PF2
PF1/BACK/BUZZ
PF1/BUZZ
PF0/BREQ/IRQ2
PF0/IRQ2
PG4/CS0
PG4
Port F
General I/O port
also functioning
as system clock
output pins,
interrupt input
pins, bus control
I/O pins, A/D
converter input
pins, and BUZZ
output pins
Port G General I/O port
also functioning
as bus control
output pins,
interrupt input
pins, and IEB
1
I/O pins*
Built-in input pullup MOS
PE6
PE5
Schmitt trigger
input
(IRQ3, IRQ2)
1
2
PG3/Rx* *
1
PG2/Tx* /CS2*
2
PG2/Tx* *
PG1/CS3/IRQ7
PG1/IRQ7
PG0/IRQ6
PG0/IRQ6
PG3/Rx* /CS1*
1
2
1
2
Schmitt trigger
input
(IRQ7, IRQ6)
Port H General I/O port PH7
PH6
PH5
PH4
PH3
PH2
PH1
PH0
Rev. 6.00 Sep. 24, 2009 Page 197 of 928
REJ09B0099-0600
Section 9 I/O Ports
Port
Description
Mode 6
Port J
General I/O port PJ7
Mode 7
Input/Output and
Output Type
PJ6
PJ5
PJ4
PJ3
PJ2
PJ1
PJ0
Notes: 1. The Rx and Tx of IEB are valid only in the H8S/2552 Group.
2. The PG3/Rx/CS1 and PG2/Tx/CS2 pins are not available in the H8S/2556 Group.
Rev. 6.00 Sep. 24, 2009 Page 198 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.1
Port 1
Port 1 is an 8-bit I/O port and has the following registers.
• Port 1 data direction register (P1DDR)
• Port 1 data register (P1DR)
• Port 1 register (PORT1)
9.1.1
Port 1 Data Direction Register (P1DDR)
P1DDR specifies input or output of the port 1 pins using the individual bits. P1DDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
P17DDR
0
W
6
P16DDR
0
W
5
P15DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port 1 pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
P14DDR
0
W
3
P13DDR
0
W
2
P12DDR
0
W
1
P11DDR
0
W
0
P10DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 199 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.1.2
Port 1 Data Register (P1DR)
P1DR stores output data for port 1 pins.
Bit
Bit Name
Initial Value
R/W
Description
7
P17DR
0
R/W
6
P16DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
P15DR
0
R/W
4
P14DR
0
R/W
3
P13DR
0
R/W
2
P12DR
0
R/W
1
P11DR
0
R/W
0
P10DR
0
R/W
9.1.3
Port 1 Register (PORT1)
PORT1 shows port 1 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
P17
⎯*
R
6
P16
⎯*
R
5
P15
⎯*
R
If a port 1 read is performed while P1DDR bits are
set to 1, the P1DR values are read. If a port 1 read
is performed while P1DDR bits are cleared to 0, the
pin states are read.
4
P14
⎯*
R
3
P13
⎯*
R
2
P12
⎯*
R
1
P11
⎯*
R
0
P10
⎯*
R
Note:
*
9.1.4
Determined by the states of pins P17 to P10.
Pin Functions
Port 1 pins also function as TPU I/O pins and interrupt input pins. Port 1 pin functions are shown
below.
Rev. 6.00 Sep. 24, 2009 Page 200 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P17/TIOCB2/TCLKD
The pin function is switched as shown below according to the combination of the TPU channel
2 setting, the TPSC2 to TPSC0 bits in TCR_0 or TCR_5, and the P17DDR bit.
TPU Channel 2 Setting*1
P17DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCB2 output
P17 input
P17 output
TIOCB2 input*2
TCLKD input*3
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB2 input when TPU channel 2 timer operating mode is set to
normal operation or phase counting mode and IOB3 in TIOR_2 is set to 1.
3. This pin functions as TCLKD input when TPSC2 to TPSC0 in TCR_0 or TCR_5 are set
to 111. This pin also functions as TCLKD input when channel 2 or 4 is set to phase
counting mode.
• P16/TIOCA2/IRQ1
The pin function is switched as shown below according to the combination of the TPU channel
2 setting and the P16DDR bit.
TPU Channel 2 Setting*1
P16DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCA2 output
P16 input
P16 output
TIOCA2 input*2
IRQ1 input*3
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA2 input when TPU channel 2 timer operating mode is set to
normal operation or phase counting mode and IOA3 in TIOR_2 is set to 1.
3. When this pin is used as an external interrupt pin, do not specify other functions.
Rev. 6.00 Sep. 24, 2009 Page 201 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P15/TIOCB1/TCLKC
The pin function is switched as shown below according to the combination of the TPU channel
1 setting, the TPSC2 to TPSC0 bits in TCR_0, TCR_2, TCR_4, or TCR_5, and the P15DDR
bit.
1
Output
TPU Channel 1 Setting*
⎯
0
1
TIOCB1 output
P15 input
P15 output
P15DDR
Pin function
Input or Initial Value
TIOCB1 input*
1
2
TCLKC input*
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB1 input when TPU channel 1 timer operating mode is set to
normal operation or phase counting mode and IOB3 to IOB0 in TIOR_1 are set to 10xx.
3. This pin functions as TCLKC input when TPSC2 to TPSC0 in TCR_0 or TCR_2 are set
to 110, or when TPSC2 to TPSC0 in TCR_4 or TCR_5 are set to 101. This pin also
functions as TCLKC input when channel 2 or 4 is set to phase counting mode.
• P14/TIOCA1/IRQ0
The pin function is switched as shown below according to the combination of the TPU channel
1 setting and the P14DDR bit.
1
Output
TPU Channel 1 Setting*
⎯
0
1
TIOCA1 output
P14 input
P14 output
P14DDR
Pin function
Input or Initial Value
TIOCA1 input*
IRQ0 input*
2
3
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA1 input when TPU channel 1 timer operating mode is set to
normal operation or phase counting mode and IOA3 to IOA0 in TIOR_1 are set to 10xx.
3. When this pin is used as an external interrupt pin, do not specify other functions.
Rev. 6.00 Sep. 24, 2009 Page 202 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P13/TIOCD0/TCLKB
The pin function is switched as shown below according to the combination of the TPU channel
0 setting, the TPSC2 to TPSC0 bits in TCR_0, TCR_1, or TCR_2, and the P13DDR bit.
TPU Channel 0 Setting*1
P13DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCD0 output
P13 input
P13 output
TIOCD0 input*2
TCLKB input*3
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCD0 input when TPU channel 0 timer operating mode is set to
normal operation and IOD3 to IOD0 in TIORL_0 are set to 10xx.
3. This pin functions as TCLKB input when TPSC2 to TPSC0 are set to 101 in any of
TCR_0, TCR_1, and TCR_2. This pin also functions as TCLKB input when channel 1 or
5 is set to phase counting mode.
• P12/TIOCC0/TCLKA
The pin function is switched as shown below according to the combination of the TPU channel
0 setting, the TPSC2 to TPSC0 bits in TCR_0, TCR_1, TCR_2, TCR_3, TCR_4, or TCR_5,
and the P12DDR bit.
1
TPU Channel 0 Setting*
P12DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCC0 output
P12 input
P12 output
TIOCC0 input*
2
3
TCLKA input*
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCC0 input when TPU channel 0 timer operating mode is set to
normal operation and IOC3 to IOC0 in TIORL_0 are set to 10xx.
3. This pin functions as TCLKA input when TPSC2 to TPSC0 are set to 100 in any of
TCR_0, TCR_1, TCR_2, TCR_3, TCR_4, and TCR_5. This pin also functions as
TCLKA input when channel 1 or 5 is set to phase counting mode.
Rev. 6.00 Sep. 24, 2009 Page 203 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P11/TIOCB0
The pin function is switched as shown below according to the combination of the TPU channel
0 setting and the P11DDR bit.
TPU Channel 0 Setting*1
Output
⎯
0
1
TIOCB0 output
P11 input
P11 output
P11DDR
Pin function
Input or Initial Value
TIOCB0 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB0 input when TPU channel 0 timer operating mode is set to
normal operation and IOB3 to IOB0 in TIORH_0 are set to 10xx.
• P10/TIOCA0
The pin function is switched as shown below according to the combination of the TPU channel
0 setting and the P10DDR bit.
TPU Channel 0 Setting*1
Output
Pin function
Input or Initial Value
⎯
0
1
TIOCA0 output
P10 input
P10 output
P10DDR
TIOCA0 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA0 input when TPU channel 0 timer operating mode is set to
normal operation and IOA3 to IOA0 in TIORH_0 are set to 10xx.
Rev. 6.00 Sep. 24, 2009 Page 204 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.2
Port 2
Port 2 is an 8-bit I/O port and has the following registers.
• Port 2 data direction register (P2DDR)
• Port 2 data register (P2DR)
• Port 2 register (PORT2)
9.2.1
Port 2 Data Direction Register (P2DDR)
P2DDR specifies input or output of the port 2 pins using the individual bits. P2DDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
P27DDR
0
W
6
P26DDR
0
W
5
P25DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port 2 pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
P24DDR
0
W
3
P23DDR
0
W
2
P22DDR
0
W
1
P21DDR
0
W
0
P20DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 205 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.2.2
Port 2 Data Register (P2DR)
P2DR stores output data for port 2 pins.
Bit
Bit Name
Initial Value
R/W
Description
7
P27DR
0
R/W
6
P26DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
P25DR
0
R/W
4
P24DR
0
R/W
3
P23DR
0
R/W
2
P22DR
0
R/W
1
P21DR
0
R/W
0
P20DR
0
R/W
9.2.3
Port 2 Register (PORT2)
PORT2 shows port 2 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
P27
⎯*
R
6
P26
⎯*
R
5
P25
⎯*
R
If a port 2 read is performed while P2DDR bits are
set to 1, the P2DR values are read. If a port 2 read is
performed while P2DDR bits are cleared to 0, the pin
states are read.
4
P24
⎯*
R
3
P23
⎯*
R
2
P22
⎯*
R
1
P21
⎯*
R
0
P20
⎯*
R
Note:
*
Determined by the states of pins P27 to P20.
Rev. 6.00 Sep. 24, 2009 Page 206 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.2.4
Pin Functions
Port 2 pins also function as TPU I/O pins. Port 2 pin functions are shown below.
• P27/TIOCB5
The pin function is switched as shown below according to the combination of the TPU channel
5 setting and the P27DDR bit.
TPU Channel 5 Setting*1
P27DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCB5 output
P27 input
P27 output
TIOCB5 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB5 input when TPU channel 5 timer operating mode is set to
normal operation or phase counting mode and IOB3 in TIOR_5 is set to 1.
• P26/TIOCA5
The pin function is switched as shown below according to the combination of the TPU channel
5 setting and the P26DDR bit.
TPU Channel 5 Setting*1
P26DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCA5 output
P26 input
P26 output
TIOCA5 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA5 input when TPU channel 5 timer operating mode is set to
normal operation or phase counting mode and IOA3 in TIOR_5 is set to 1.
Rev. 6.00 Sep. 24, 2009 Page 207 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P25/TIOCB4
The pin function is switched as shown below according to the combination of the TPU channel
4 setting and the P25DDR bit.
TPU Channel 4 Setting*1
Output
⎯
0
1
TIOCB4 output
P25 input
P25 output
P25DDR
Pin function
Input or Initial Value
TIOCB4 input*1
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB4 input when TPU channel 4 timer operating mode is set to
normal operation or phase counting mode and IOB3 to IOB0 in TIOR_4 are set to 10xx.
• P24/TIOCA4
The pin function is switched as shown below according to the combination of the TPU channel
4 setting and the P24DDR bit.
TPU Channel 4 Setting*1
Output
Pin function
Input or Initial Value
⎯
0
1
TIOCA4 output
P24 input
P24 output
P24DDR
TIOCA4 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA4 input when TPU channel 4 timer operating mode is set to
normal operation or phase counting mode and IOA3 to IOA0 in TIOR_4 are set to 10xx.
• P23/TIOCD3
The pin function is switched as shown below according to the combination of the TPU channel
3 setting and the P23DDR bit.
1
Output
TPU Channel 3 Setting*
⎯
0
1
TIOCD3 output
P23 input
P23 output
P23DDR
Pin function
Input or Initial Value
TIOCD3 input*
2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCD3 input when TPU channel 3 timer operating mode is set to
normal operation and IOD3 to IOD0 in TIORL_3 are set to 10xx.
Rev. 6.00 Sep. 24, 2009 Page 208 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P22/TIOCC3
The pin function is switched as shown below according to the combination of the TPU channel
3 setting and the P22DDR bit.
TPU Channel 3 Setting*1
P22DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCC3 output
P22 input
P22 output
TIOCC3 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCC3 input when TPU channel 3 timer operating mode is set to
normal operation and IOC3 to IOC0 in TIORL_3 are set to 10xx.
• P21/TIOCB3
The pin function is switched as shown below according to the combination of the TPU channel
3 setting and the P21DDR bit.
TPU Channel 3 Setting*1
P21DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCB3 output
P21 input
P21 output
TIOCB3 input*2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCB3 input when TPU channel 3 timer operating mode is set to
normal operation and IOB3 to IOB0 in TIORH_3 are set to 10xx.
• P20/TIOCA3
The pin function is switched as shown below according to the combination of the TPU channel
3 setting and the P20DDR bit.
1
TPU Channel 3 Setting*
P20DDR
Pin function
Output
Input or Initial Value
⎯
0
1
TIOCA3 output
P20 input
P20 output
TIOCA3 input*
2
Notes: 1. For the setting of the TPU channel, see section 10, 16-Bit Timer Pulse Unit (TPU).
2. This pin functions as TIOCA3 input when TPU channel 3 timer operating mode is set to
normal operation and IOA3 to IOA0 in TIORH_3 are set to 10xx.
Rev. 6.00 Sep. 24, 2009 Page 209 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.3
Port 3
Port 3 is an 8-bit I/O port and has the following registers.
The P34, P35, SCK1, and SCK4 pins of port 3 are NMOS push-pull outputs.
•
•
•
•
Port 3 data direction register (P3DDR)
Port 3 data register (P3DR)
Port 3 register (PORT3)
Port 3 open drain control register (P3ODR)
9.3.1
Port 3 Data Direction Register (P3DDR)
P3DDR specifies input or output of the port 3 pins using the individual bits. P3DDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
P37DDR
0
W
6
P36DDR
0
W
5
P35DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port 3 pin an output port. Clearing this bit to 0 makes
the pin an input port.
4
P34DDR
0
W
3
P33DDR
0
W
2
P32DDR
0
W
1
P31DDR
0
W
0
P30DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 210 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.3.2
Port 3 Data Register (P3DR)
P3DR stores output data for port 3 pins.
Bit
Bit Name
Initial Value
R/W
Description
7
P37DR
0
R/W
6
P36DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
P35DR
0
R/W
4
P34DR
0
R/W
3
P33DR
0
R/W
2
P32DR
0
R/W
1
P31DR
0
R/W
0
P30DR
0
R/W
9.3.3
Port 3 Register (PORT3)
PORT3 shows port 3 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
P37
⎯*
R
6
P36
⎯*
R
5
P35
⎯*
R
If a port 3 read is performed while P3DDR bits are
set to 1, the P3DR values are read. If a port 3 read is
performed while P3DDR bits are cleared to 0, the pin
states are read.
4
P34
⎯*
R
3
P33
⎯*
R
2
P32
⎯*
R
1
P31
⎯*
R
0
P30
⎯*
R
Note:
*
Determined by the states of pins P37 to P30.
Rev. 6.00 Sep. 24, 2009 Page 211 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.3.4
Port 3 Open Drain Control Register (P3ODR)
P3ODR controls on/off state of the PMOS for port 3 pins.
Bit
Bit Name
Initial Value
R/W
Description
7
P37ODR
0
R/W
6
P36ODR
0
R/W
5
P35ODR
0
R/W
4
P34ODR
0
R/W
3
P33ODR
0
R/W
2
P32ODR
0
R/W
1
P31ODR
0
R/W
0
P30ODR
0
R/W
When each of P37ODR, P36ODR, and P33ODR to
P30ODR bits is set to 1, the corresponding pins P37,
P36, and P33 to P30 function as NMOS open drain
outputs. When cleared to 0, the corresponding pins
function as CMOS outputs.
When each of P35ODR and P34ODR bits is set to 1,
the corresponding pins P35 and P34 function as
NMOS open drain outputs. When cleared to 0, the
corresponding pins function as NMOS push pull
outputs.
9.3.5
Pin Functions
The port 3 pins also function as SCI I/O pins, I2C bus interface 2 I/O pins, and interrupt input
pins.
As shown in figure 9.1, when the pin P34, P35, SCK1, SCK4, SCL0, or SDA0 type open drain
output is used, a bus line is not affected even if the power supply for this LSI fails. Use (a) type
open drain output when using a bus line having a state in which the power is not supplied to this
LSI.
NMOS off
PMOS Off
1
0
Output
Input
Output
Input
(a) Open drain output type for
P34, P35, SCK1, SCK4,
SCL0, and SDA0 pins
(b) Open drain output type for
P37, P36, P33 to P30,
SCL1, SDA1, and port A pins
Figure 9.1 Types of Open Drain Outputs
Rev. 6.00 Sep. 24, 2009 Page 212 of 928
REJ09B0099-0600
Section 9 I/O Ports
The NMOS push-pull outputs of the P34, P35, SCK1 and SCK4 pins do not reach the voltage of
P2Vcc, even when the pins are specified so that they are driven high and regardless of the load.
To output the voltage of P2Vcc, a pull-up resistor must be externally connected.
Notes: 1. When a pull-up resistor is externally connected, signals take longer to rise and fall.
When the input signals take a long time to rise and fall, connect an input circuit that
has a noise reduction function, such as a Schmitt trigger circuit.
2. For high-speed operation, use an external circuit such as a level shifter.
3. For output characteristics, see the entries for high output voltage for pins P34 and P35
in table 24.2, DC Characteristics (1). The value of the pull-up resistor should satisfy
the specification in table 24.3, Permissible Output Currents.
• P37/TxD4
The pin function is switched as shown below according to the combination of the TE bit in
SCR_4 of SCI_4 and the P37DDR bit.
TE
0
P37DDR
Pin function
Note:
*
1
0
1
⎯
P37 input
P37 output*
TxD4 output*
When P37ODR is set to 1, this pin functions as NMOS open drain output.
• P36/RxD4
The pin function is switched as shown below according to the combination of the RE bit in
SCR_4 of SCI_4 and the P36DDR bit.
RE
0
P36DDR
Pin function
Note:
*
1
0
1
⎯
P36 input
P36 output*
RxD4 input
When P36ODR is set to 1, this pin functions as NMOS open drain output.
Rev. 6.00 Sep. 24, 2009 Page 213 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P35/SCK1/SCK4/SCL0/IRQ5
The pin function is switched as shown below according to the combination of the ICE bit in
ICCR1_0 of IIC2_0, the C/A bit in SMR_1 of SCI_1 or in SMR_4 of SCI_4, the CKE0 and
CKE1 bits in SCR_1 or SCR_4, and the P35DDR bit. The SCK1 and SCK4 are not set to
outputs simultaneously.
ICE
0
CKE1
1
1
⎯
1
⎯
⎯
1
⎯
⎯
⎯
⎯
⎯
⎯
⎯
SCK1/
SCK4
output*1
SCK1/
SCK4
output*1
SCK1/SCK4
input
SCL0 input/
output
0
C/A
0
CKE0
0
P35DDR
0
Pin function
1
P35 input
1
P35 output*
IRQ5 input*
2
Notes: 1. When P35ODR is set to 1, this pin functions as NMOS open drain output. When cleared
to 0, this pin functions as NMOS push pull output.
2. When this pin is used as an external interrupt pin, do not specify other functions.
• P34/RxD1/SDA0
The pin function is switched as shown below according to the combination of the ICE bit in
ICCR1_0 of IIC2_0, the RE bit in SCR_1 of SCI_1, and the P34DDR bit.
ICE
0
1
⎯
0
1
⎯
⎯
P34 input
P34 output*
RxD1 input
SDA0 input/output
RE
0
P34DDR
Pin function
Note:
*
1
When P34ODR is set to 1, this pin functions as NMOS open drain output. When cleared
to 0, this pin functions as NMOS push pull output.
Rev. 6.00 Sep. 24, 2009 Page 214 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P33/TxD1/SCL1
The pin function is switched as shown below according to the combination of the ICE bit in
ICCR1_1 of IIC2_1, the TE bit in SCR_1 of SCI_1, and the P33DDR bit.
ICE
0
TE
0
Pin function
*
1
⎯
0
1
⎯
⎯
P33 input
P33 output*
TxD1 output*
SCL1 input/output
P33DDR
Note:
1
When P33ODR is set to 1, this pin functions as NMOS open drain output.
• P32/SCK0/SDA1/IRQ4
The pin function is switched as shown below according to the combination of the ICE bit in
ICCR1_1 of IIC2_1, the C/A bit in SMR_0 of SCI_0, the CKE0 and CKE1 bits in SCR_0, and
the P32DDR bit.
ICE
0
CKE1
1
0
C/A
0
P32DDR
Pin function
⎯
1
⎯
⎯
1
⎯
⎯
⎯
0
CKE0
1
0
1
⎯
⎯
⎯
⎯
P32 input
P32
output*1
SCK0
output*1
SCK0
output*1
SCK0 input
SDA1 input/
output
IRQ4 Input*2
Notes: 1. When P32ODR is set to 1, this pin functions as NMOS open drain output.
2. When this pin is used as an external interrupt pin, do not specify other functions.
• P31/RxD0
The pin function is switched as shown below according to the combination of the RE bit in
SCR_0 of SCI_0 and the P31DDR bit.
RE
0
P31DDR
Pin function
Note:
*
1
0
1
⎯
P31 input
P31 output*
RxD0 input
When P31ODR is set to 1, this pin functions as NMOS open drain output.
Rev. 6.00 Sep. 24, 2009 Page 215 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P30/TxD0
The pin function is switched as shown below according to the combination of the TE bit in
SCR_0 of SCI_0 and the P30DDR bit.
TE
0
0
1
⎯
P30 input
P30 output*
TxD0 output*
P30DDR
Pin function
Note:
*
9.4
1
When P30ODR is set to 1, this pin functions as NMOS open drain output.
Port 4
Port 4 is an 8-bit input-only port and has the following register.
• Port 4 register (PORT4)
9.4.1
Port 4 Register (PORT4)
PORT4 shows port 4 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
P47
⎯*
R
6
P46
⎯*
R
The pin states are always read when a port 4 read is
performed.
5
P45
⎯*
R
4
P44
⎯*
R
3
P43
⎯*
R
2
P42
⎯*
R
1
P41
⎯*
R
0
P40
⎯*
R
Note:
*
9.4.2
Determined by the states of pins P47 to P40.
Pin Functions
Port 4 pins also function as A/D converter analog input pins (AN0 to AN7).
Rev. 6.00 Sep. 24, 2009 Page 216 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.5
Port 5
Port 5 is a 3-bit I/O port and has the following registers.
• Port 5 data direction register (P5DDR)
• Port 5 data register (P5DR)
• Port 5 register (PORT5)
9.5.1
Port 5 Data Direction Register (P5DDR)
P5DDR specifies input or output of the port 5 pins using the individual bits. P5DDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7 to 3
⎯
Undefined
⎯
Reserved
These bits are always read as undefined value and
cannot be modified.
2
P52DDR
0
W
1
P51DDR
0
W
0
P50DDR
0
W
9.5.2
Port 5 Data Register (P5DR)
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port 5 pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
P5DR stores output data for port 5 pins.
Bit
Bit Name
Initial Value
R/W
Description
7 to 3
⎯
Undefined
⎯
Reserved
These bits are always read as undefined value and
cannot be modified.
2
P52DR
0
R/W
1
P51DR
0
R/W
0
P50DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
Rev. 6.00 Sep. 24, 2009 Page 217 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.5.3
Port 5 Register (PORT5)
PORT5 shows port 5 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7 to 3
⎯
Undefined
⎯
Reserved
These bits are always read as undefined value and
cannot be modified.
2
P52
⎯*
R
1
P51
⎯*
R
0
P50
⎯*
R
Note:
*
9.5.4
If a port 5 read is performed while P5DDR bits are
set to 1, the P5DR values are read. If a port 5 read
is performed while P5DDR bits are cleared to 0, the
pin states are read.
Determined by the states of pins P52 to P50.
Pin Functions
Port 5 pins also function as SCI I/O pins. Port 5 pin functions are shown below.
• P52/SCK2
The pin function is switched as shown below according to the combination of the C/A bit in
SMR_2 of SCI_2, the CKE0 and CKE1 bits in SCR_2, and the P52DDR bit.
CKE1
0
C/A
Pin function
1
⎯
1
⎯
⎯
0
CKE0
P52DDR
1
0
0
1
⎯
⎯
⎯
P52 input
P52 output
SCK2 output
SCK2 output
SCK2 input
• P51/RxD2
The pin function is switched as shown below according to the combination of the RE bit in
SCR_2 of SCI_2 and the P51DDR bit.
RE
P51DDR
Pin function
0
0
1
⎯
P51 input
P51 output
RxD2 input
Rev. 6.00 Sep. 24, 2009 Page 218 of 928
REJ09B0099-0600
1
Section 9 I/O Ports
• P50/ TxD2
The pin function is switched as shown below according to the combination of the TE bit in
SCR_2 of SCI_2 and the P50DDR bit.
TE
0
P50DDR
Pin function
9.6
1
0
1
⎯
P50 input
P50 output
TxD2 output
Port 7
Port 7 is an 8-bit I/O port and has the following registers.
• Port 7 data direction register (P7DDR)
• Port 7 data register (P7DR)
• Port 7 register (PORT7)
9.6.1
Port 7 Data Direction Register (P7DDR)
P7DDR specifies input or output of the port 7 pins using the individual bits. P7DDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
P77DDR
0
W
6
P76DDR
0
W
5
P75DDR
0
W
When a pin is specified as a general purpose I/O port,
setting this bit to 1 makes the corresponding port 7 pin
an output pin. Clearing this bit to 0 makes the pin an
input pin.
4
P74DDR
0
W
3
P73DDR
0
W
2
P72DDR
0
W
1
P71DDR
0
W
0
P70DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 219 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.6.2
Port 7 Data Register (P7DR)
P7DR stores output data for port 7 pins.
Bit
Bit Name
Initial Value
R/W
Description
7
P77DR
0
R/W
6
P76DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
P75DR
0
R/W
4
P74DR
0
R/W
3
P73DR
0
R/W
2
P72DR
0
R/W
1
P71DR
0
R/W
0
P70DR
0
R/W
9.6.3
Port 7 Register (PORT7)
PORT7 shows port 7 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
P77
⎯*
R
6
P76
⎯*
R
5
P75
⎯*
R
If a port 7 read is performed while P7DDR bits are
set to 1, the P7DR values are read. If a port 7 read is
performed while P7DDR bits are cleared to 0, the pin
states are read.
4
P74
⎯*
R
3
P73
⎯*
R
2
P72
⎯*
R
1
P71
⎯*
R
0
P70
⎯*
R
Note:
*
Determined by the states of pins P77 to P70.
Rev. 6.00 Sep. 24, 2009 Page 220 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.6.4
Pin Functions
Port 7 pins also function as TMR I/O pins, bus control output pins, SCI I/O pins, and manual reset
input pins. Port 7 pin functions are shown below.
• P77/TxD3
The pin function is switched as shown below according to the combination of the TE bit in
SCR_3 of SCI_3 and the P77DDR bit.
TE
0
0
1
⎯
P77 input
P77 output
TxD3 output
P77DDR
Pin function
1
• P76/RxD3
The pin function is switched as shown below according to the combination of the RE bit in
SCR_3 of SCI_3 and the P76DDR bit.
RE
0
0
1
⎯
P76 input
P76 output
RxD3 input
P76DDR
Pin function
1
• P75/TMO3/SCK3
The pin function is switched as shown below according to the combination of the OS3 to OS0
bits in TCSR_3 of TMR_3, the CKE1 and CKE0 bits in SCR_3 of SCI_3, the C/A bit in
SMR_3, and the P75DDR bit.
OS3 to OS0
All bits are 0
CKE1
⎯
⎯
⎯
1
⎯
⎯
⎯
⎯
⎯
⎯
⎯
0
CKE0
Pin function
1
1
0
C/A
P75DDR
Any bit is 1
0
0
P75 input
1
P75 output SCK3 output SCK3 output SCK3 input TMO3 output
Rev. 6.00 Sep. 24, 2009 Page 221 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P74/TMO2/MRES
The pin function is switched as shown below according to the combination of the OS3 to OS0
bits in TCSR_2 of TMR_2, the MRESE bit in SYSCR, and the P74DDR bit.
MRESE
0
OS3 to OS0
All bits are 0
Any bit is 1
⎯
0
1
⎯
0
P74 input
P74 output
TMO2 output
MRES input
P74DDR
Pin function
1
• P73/TMO1/CS7
The pin function is switched as shown below according to the combination of the operating
mode, the OS3 to OS0 bits in TCSR_1 of TMR_1, and the P73DDR bit.
Operating mode
Mode 6
OS3 to OS0
P73DDR
Pin function
All bits are 0
Mode 7
Any bit is 1
0
1
⎯
P73 input
CS7 output
TMO1
output
All bits are 0
0
1
Any bit is 1
⎯
P73 input P73 output TMO1 output
• P72/TMO0/CS6
The pin function is switched as shown below according to the combination of the operating
mode, the OS3 to OS0 bits in TCSR_0 of TMR_0, and the P72DDR bit.
Operating mode
Mode 6
OS3 to OS0
P72DDR
Pin function
All bits are 0
Any bit is 1
0
1
⎯
P72 input
CS6 output
TMO0
output
Rev. 6.00 Sep. 24, 2009 Page 222 of 928
REJ09B0099-0600
Mode 7
All bits are 0
0
1
Any bit is 1
⎯
P72 input P72 output TMO0 output
Section 9 I/O Ports
• P71/TMRI23/TMCI23/CS5
The pin function is switched as shown below according to the combination of the operating
mode and the P71DDR bit.
Operating mode
P71DDR
Pin function
Mode 6
Mode 7
0
1
0
1
P71 input
CS5 output
P71 input
P71 output
TMRI23/TMCI23 input
• P70/TMRI01/TMCI01/CS4
The pin function is switched as shown below according to the combination of the operating
mode and the P70DDR bit.
Operating mode
P70DDR
Pin function
Mode 6
Mode 7
0
1
0
1
P70 input
CS4 output
P70 input
P70 output
TMRI01/TMCI01 input
Rev. 6.00 Sep. 24, 2009 Page 223 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.7
Port 9
Port 9 is an 8-bit input-only port and has the following register.
• Port 9 register (PORT9)
9.7.1
Port 9 Register (PORT9)
PORT9 shows port 9 pin states. This register cannot be modified.
Bit
Bit Name
Initial Value R/W
Description
7
P97
⎯*
R
6
P96
⎯*
R
The pin states are always read when a port 9 read is
performed.
5
P95
⎯*
R
4
P94
⎯*
R
3
P93
⎯*
R
2
P92
⎯*
R
1
P91
⎯*
R
0
P90
⎯*
R
Note:
*
9.7.2
Determined by the states of pins P97 and P90.
Pin Functions
Port 9 pins also function as A/D converter analog input pins (AN15 and AN8) and D/A converter
analog output pins (DA0 and DA1).
• P97/AN15/DA1
The pin function is switched as shown below according to the combination of the DAE bit and
the DAOE1 bit in DACR of D/A converter.
DAOE1
DAE
Pin function
0
1
0
1
⎯
P97 input
DA1 output
DA1 output
AN15 input
Rev. 6.00 Sep. 24, 2009 Page 224 of 928
REJ09B0099-0600
Section 9 I/O Ports
• P96/AN14/DA0
The pin function is switched as shown below according to the combination of the DAE bit and
the DAOE0 bit in DACR of D/A converter.
DAOE0
DAE
Pin function
0
1
0
1
⎯
P96 input
DA0 output
DA0 output
AN14 input
• P95/AN13, P94/AN12, P93/AN11, P92/AN10, P91/AN9, P90/AN8
Pin function
P95, P94, P93, P92, P91, P90 input pin
AN13, AN12, AN11, AN10, AN9, AN8 input
Rev. 6.00 Sep. 24, 2009 Page 225 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.8
Port A
Port A is an 8-bit I/O port and has the following registers.
•
•
•
•
•
Port A data direction register (PADDR)
Port A data register (PADR)
Port A register (PORTA)
Port A pull-up MOS control register (PAPCR)
Port A open drain control register (PAODR)
9.8.1
Port A Data Direction Register (PADDR)
PADDR specifies input or output the port A pins using the individual bits. PADDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value R/W
Description
7
PA7DDR
0
W
6
PA6DDR
0
W
5
PA5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port A pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PA4DDR
0
W
3
PA3DDR
0
W
2
PA2DDR
0
W
1
PA1DDR
0
W
0
PA0DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 226 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.8.2
Port A Data Register (PADR)
PADR stores output data for port A pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PA7DR
0
R/W
6
PA6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PA5DR
0
R/W
4
PA4DR
0
R/W
3
PA3DR
0
R/W
2
PA2DR
0
R/W
1
PA1DR
0
R/W
0
PA0DR
0
R/W
9.8.3
Port A Register (PORTA)
PORTA shows port A pin states. This register cannot be modified.
Bit
Bit Name
Initial Value R/W
Description
7
PA7
⎯*
R
6
PA6
⎯*
R
5
PA5
⎯*
R
If a port A read is performed while PADDR bits are
set to 1, the PADR values are read. If a port A read
is performed while PADDR bits are cleared to 0, the
pin states are read.
4
PA4
⎯*
R
3
PA3
⎯*
R
2
PA2
⎯*
R
1
PA1
⎯*
R
0
PA0
⎯*
R
Note:
*
Determined by the states of pins PA7 to PA0.
Rev. 6.00 Sep. 24, 2009 Page 227 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.8.4
Port A Pull-Up MOS Control Register (PAPCR)
PAPCR controls on/off state of the input pull-up MOS for port A pins.
Bit
Bit Name
Initial Value R/W
Description
7
PA7PCR
0
R/W
6
PA6PCR
0
R/W
5
PA5PCR
0
R/W
When a pin is specified as an input port, setting the
corresponding bit to 1 turns on the input pull-up MOS
for that pin.
4
PA4PCR
0
R/W
3
PA3PCR
0
R/W
2
PA2PCR
0
R/W
1
PA1PCR
0
R/W
0
PA0PCR
0
R/W
9.8.5
Port A Open Drain Control Register (PAODR)
PAODR selects the output type for port A pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PA7ODR
0
R/W
6
PA6ODR
0
R/W
5
PA5ODR
0
R/W
When these bits are set to 1, the corresponding pins
function as NMOS open drain outputs. When cleared
to 0, the corresponding pins function as CMOS
outputs.
4
PA4ODR
0
R/W
3
PA3ODR
0
R/W
2
PA2ODR
0
R/W
1
PA1ODR
0
R/W
0
PA0ODR
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 228 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.8.6
Pin Functions
Port A pins also function as address output pins. Port A pin functions are shown below.
• PA7/A23
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA7DDR bit.
Operating mode
AE3 to AE0
PA7DDR
Pin function
Note:
*
Mode 6
B'1111
Mode 7
⎯
Other than B'1111
⎯
0
1
0
1
A23 output
PA7 input
PA7 output*
PA7 input
PA7 output*
When PA7ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
• PA6/A22
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA6DDR bit.
Operating mode
AE3 to AE0
PA6DDR
Pin function
Note:
*
Mode 6
B'1111
Mode 7
⎯
Other than B'1111
⎯
0
1
0
1
A22 output
PA6 input
PA6 output*
PA6 input
PA6 output*
When PA6ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
• PA5/A21
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA5DDR bit.
Operating mode
AE3 to AE0
PA5DDR
Pin function
Mode 6
B'111x
Mode 7
⎯
Other than B'111x
⎯
0
1
0
1
A21 output
PA5 input
PA5 output*
PA5 input
PA5 output*
Legend:
x:
Don’t care
Note: * When PA5ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
Rev. 6.00 Sep. 24, 2009 Page 229 of 928
REJ09B0099-0600
Section 9 I/O Ports
• PA4/A20
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA4DDR bit.
Operating mode
AE3 to AE0
PA4DDR
Pin function
Note:
*
Mode 6
B'1101 to
B'1111
Mode 7
⎯
Other than B'1101 to B'1111
⎯
0
1
0
1
A20 output
PA4 input
PA4 output*
PA4 input
PA4 output*
When PA4ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
• PA3/A19
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA3DDR bit.
Operating mode
AE3 to AE0
PA3DDR
Pin function
Mode 6
B'11xx
Mode 7
⎯
Other than B'11xx
⎯
0
1
0
1
A19 output
PA3 input
PA3 output*
PA3 input
PA3 output*
Legend:
x:
Don’t care
Note: * When PA3ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
• PA2/A18
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA2DDR bit.
Operating mode
AE3 to AE0
PA2DDR
Pin function
Mode 6
B'1011 or
B'11xx
Mode 7
⎯
Other than B'1011 or B'11xx
⎯
0
1
0
1
A18 output
PA2 input
PA2 output*
PA2 input
PA2 output*
Legend:
x:
Don’t care
Note: * When PA2ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
Rev. 6.00 Sep. 24, 2009 Page 230 of 928
REJ09B0099-0600
Section 9 I/O Ports
• PA1/A17
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA1DDR bit.
Operating mode
AE3 to AE0
PA1DDR
Pin function
Mode 6
B'101x or
B'11xx
Mode 7
⎯
Other than B'101x or B'11xx
⎯
0
1
0
1
A17 output
PA1 input
PA1 output*
PA1 input
PA1 output*
Legend:
x:
Don’t care
Note: * When PA1ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
• PA0/A16
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PA0DDR bit.
Operating mode
AE3 to AE0
PA0DDR
Pin function
Mode 6
Other than B'0xxx or
B'1000
Mode 7
⎯
B'0xxx or B'1000
⎯
0
1
0
1
A16 output
PA0 input
PA0 output*
PA0 input
PA0 output*
Legend:
x:
Don’t care
Note: * When PA0ODR in PAODR is set to 1, this pin functions as NMOS open drain output.
Rev. 6.00 Sep. 24, 2009 Page 231 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.8.7
Input Pull-Up MOS Function (Port A)
Port A has a built-in input pull-up MOS function that can be controlled by software. Input pull-up
MOS can be specified as on or off on an individual bit basis. Table 9.2 summarizes the input pullup MOS states in port A.
Table 9.2
Input Pull-Up MOS States (Port A)
Pin States
Power-on
Reset
Address output and port
output
Hardware
Manual
Standby Mode Reset
OFF
Port input
Port B
Port B is an 8-bit I/O port and has the following registers.
•
•
•
•
OFF
ON/OFF
Legend:
OFF:
Input pull-up MOS is always off.
ON/OFF: On when PADDR = 0 and PAPCR = 1; otherwise off.
9.9
Software
Standby Mode
Port B data direction register (PBDDR)
Port B data register (PBDR)
Port B register (PORTB)
Port B pull-up MOS control register (PBPCR)
Rev. 6.00 Sep. 24, 2009 Page 232 of 928
REJ09B0099-0600
In Other
Operations
Section 9 I/O Ports
9.9.1
Port B Data Direction Register (PBDDR)
PBDDR specifies input or output the port B pins using the individual bits. PBDDR cannot be read;
if it is, the read value is undefined. Since this register is a write-only register, bit-manipulation
instructions should not be used when writing. See section 2.9.4, Access Method for Registers with
Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PB7DDR
0
W
6
PB6DDR
0
W
5
PB5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port B pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PB4DDR
0
W
3
PB3DDR
0
W
2
PB2DDR
0
W
1
PB1DDR
0
W
0
PB0DDR
0
W
9.9.2
Port B Data Register (PBDR)
PBDR stores output data for port B pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PB7DR
0
R/W
6
PB6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PB5DR
0
R/W
4
PB4DR
0
R/W
3
PB3DR
0
R/W
2
PB2DR
0
R/W
1
PB1DR
0
R/W
0
PB0DR
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 233 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.9.3
Port B Register (PORTB)
PORTB shows port B pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PB7
⎯*
R
6
PB6
⎯*
R
5
PB5
⎯*
R
If a port B read is performed while PBDDR bits are
set to 1, the PBDR values are read. If a port B read
is performed while PBDDR bits are cleared to 0, the
pin states are read.
4
PB4
⎯*
R
3
PB3
⎯*
R
2
PB2
⎯*
R
1
PB1
⎯*
R
0
PB0
⎯*
R
Note:
*
9.9.4
Determined by the states of pins PB7 to PB0.
Port B Pull-Up MOS Control Register (PBPCR)
PBPCR controls on/off state of the input pull-up MOS for port B pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PB7PCR
0
R/W
6
PB6PCR
0
R/W
5
PB5PCR
0
R/W
When a pin is specified as an input port, setting the
corresponding bit to 1 turns on the input pull-up MOS
for that pin.
4
PB4PCR
0
R/W
3
PB3PCR
0
R/W
2
PB2PCR
0
R/W
1
PB1PCR
0
R/W
0
PB0PCR
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 234 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.9.5
Pin Functions
Port B pins also function as address output pins. Port B pin functions are shown below.
• PB7/A15
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB7DDR bit.
Operating mode
AE3 to AE0
PB7DDR
Pin function
Mode 6
B'1xxx
Mode 7
⎯
Other than B'1xxx
⎯
0
1
0
1
A15 output
PB7 input
PB7 output
PB7 input
PB7 output
Legend:
x:
Don’t care
• PB6/A14
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB6DDR bit.
Operating mode
AE3 to AE0
PB6DDR
Pin function
Mode 6
B'0111 or
B'1xxx
Mode 7
⎯
Other than B'0111 or B'1xxx
⎯
0
1
0
1
A14 output
PB6 input
PB6 output
PB6 input
PB6 output
Legend:
x:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 235 of 928
REJ09B0099-0600
Section 9 I/O Ports
• PB5/A13
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB5DDR bit.
Operating mode
AE3 to AE0
PB5DDR
Pin function
Mode 6
B'011x or
B'1xxx
Mode 7
⎯
Other than B'111x or B'1xxx
⎯
0
1
0
1
A13 output
PB5 input
PB5 output
PB5 input
PB5 output
Legend:
x:
Don’t care
• PB4/A12
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB4DDR bit.
Operating mode
AE3 to AE0
PB4DDR
Pin function
Mode 6
Other than B'0100
or B'00xx
Mode 7
⎯
B'0100 or B'00xx
⎯
0
1
0
1
A12 output
PB4 input
PB4 output
PB4 input
PB4 output
Legend:
x:
Don’t care
• PB3/A11
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB3DDR bit.
Operating mode
AE3 to AE0
PB3DDR
Pin function
Mode 6
Other than
B'00xx
⎯
B'00xx
⎯
0
1
0
1
A11 output
PB3 input
PB3 output
PB3 input
PB3 output
Legend:
x:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 236 of 928
REJ09B0099-0600
Mode 7
Section 9 I/O Ports
• PB2/A10
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB2DDR bit.
Operating mode
AE3 to AE0
PB2DDR
Pin function
Mode 6
Other than B'0010
or B'000x
Mode 7
⎯
B'0010 or B'000x
⎯
0
1
0
1
A10 output
PB2 input
PB2 output
PB2 input
PB2 output
Legend:
x:
Don’t care
• PB1/A9
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB1DDR bit.
Operating mode
AE3 to AE0
PB1DDR
Pin function
Mode 6
Mode 7
Other than B'000x
⎯
B'000x
⎯
0
1
0
1
A9 output
PB1 input
PB1 output
PB1 input
PB1 output
Legend:
x:
Don’t care
• PB0/A8
The pin function is switched as shown below according to the combination of the operating
mode, the AE3 to AE0 bits in PFCR, and the PB0DDR bit.
Operating mode
AE3 to AE0
PB0DDR
Pin function
Mode 6
Other than B'0000
Mode 7
⎯
B'0000
⎯
0
1
0
1
A8 output
PB0 input
PB0 output
PB0 input
PB0 output
Legend:
x:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 237 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.9.6
Input Pull-Up MOS Function (Port B)
Port B has a built-in input pull-up MOS function that can be controlled by software. Input pull-up
MOS can be specified as on or off on an individual bit basis. Table 9.3 summarizes the input pullup MOS states in port B.
Table 9.3
Input Pull-Up MOS States (Port B)
Pin States
Power-on
Reset
Address output and port
output
Hardware
Manual
Standby Mode Reset
OFF
Port input
Legend:
OFF:
Input pull-up MOS is always off.
ON/OFF: On when PBDDR = 0 and PBPCR = 1; otherwise off.
Rev. 6.00 Sep. 24, 2009 Page 238 of 928
REJ09B0099-0600
Software
Standby Mode
OFF
ON/OFF
In Other
Operations
Section 9 I/O Ports
9.10
Port C
Port C is an 8-bit I/O port and has the following registers.
•
•
•
•
Port C data direction register (PCDDR)
Port C data register (PCDR)
Port C register (PORTC)
Port C pull-up MOS control register (PCPCR)
9.10.1
Port C Data Direction Register (PCDDR)
PCDDR specifies input or output the port C pins using the individual bits. PCDDR cannot be read;
if it is, the read value is undefined. Since this register is a write-only register, bit-manipulation
instructions should not be used when writing. See section 2.9.4, Access Method for Registers with
Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PC7DDR
0
W
6
PC6DDR
0
W
5
PC5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port C pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PC4DDR
0
W
3
PC3DDR
0
W
2
PC2DDR
0
W
1
PC1DDR
0
W
0
PC0DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 239 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.10.2
Port C Data Register (PCDR)
PCDR stores output data for port C pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PC7DR
0
R/W
6
PC6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PC5DR
0
R/W
4
PC4DR
0
R/W
3
PC3DR
0
R/W
2
PC2DR
0
R/W
1
PC1DR
0
R/W
0
PC0DR
0
R/W
9.10.3
Port C Register (PORTC)
PORTC shows port C pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PC7
⎯*
R
6
PC6
⎯*
R
5
PC5
⎯*
R
If a port C read is performed while PCDDR bits are
set to 1, the PCDR values are read. If a port C read
is performed while PCDDR bits are cleared to 0, the
pin states are read.
4
PC4
⎯*
R
3
PC3
⎯*
R
2
PC2
⎯*
R
1
PC1
⎯*
R
0
PC0
⎯*
R
Note:
*
Determined by the states of pins PC7 to PC0.
Rev. 6.00 Sep. 24, 2009 Page 240 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.10.4
Port C Pull-Up MOS Control Register (PCPCR)
PCPCR controls on/off state of the input pull-up MOS for port C pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PC7PCR
0
R/W
6
PC6PCR
0
R/W
5
PC5PCR
0
R/W
When a pin is specified as an input port, setting the
corresponding bit to 1 turns on the input pull-up MOS
for that pin.
4
PC4PCR
0
R/W
3
PC3PCR
0
R/W
2
PC2PCR
0
R/W
1
PC1PCR
0
R/W
0
PC0PCR
0
R/W
9.10.5
Pin Functions
Port C pins also function as address output pins. Port C pin functions are shown below.
• PC7/A7, PC6/A6, PC5/A5, PC4/A4, PC3/A3, PC2/A2, PC1/A1, PC0/A0
The pin function is switched as shown below according to the combination of the operating
mode and the PCnDDR bit.
Operating mode
PCnDDR
Pin function
Mode 6
Mode 7
0
1
0
1
PCn input
Address output
PCn input
PCn output
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 241 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.10.6
Input Pull-Up MOS Function (Port C)
Port C has a built-in input pull-up MOS function that can be controlled by software. Input pull-up
MOS can be used in mode 6 or mode 7, and can be specified as on or off on an individual bit
basis. Table 9.4 summarizes the input pull-up MOS states in port C.
Table 9.4
Input Pull-Up MOS States (Port C)
Pin States
Power-on
Reset
Address output (mode 6)
and port output (mode 7)
Hardware
Manual
Standby Mode Reset
OFF
Port input
Legend:
OFF:
Input pull-up MOS is always off.
ON/OFF: On when PCDDR = 0 and PCPCR = 1; otherwise off.
Rev. 6.00 Sep. 24, 2009 Page 242 of 928
REJ09B0099-0600
Software
Standby Mode
OFF
ON/OFF
In Other
Operations
Section 9 I/O Ports
9.11
Port D
Port D is an 8-bit I/O port and has the following registers.
•
•
•
•
Port D data direction register (PDDDR)
Port D data register (PDDR)
Port D register (PORTD)
Port D pull-up MOS control register (PDPCR)
9.11.1
Port D Data Direction Register (PDDDR)
PDDDR specifies input or output the port D pins using the individual bits. PDDDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PD7DDR
0
W
6
PD6DDR
0
W
5
PD5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port D pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PD4DDR
0
W
3
PD3DDR
0
W
2
PD2DDR
0
W
1
PD1DDR
0
W
0
PD0DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 243 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.11.2
Port D Data Register (PDDR)
PDDR stores output data for port D pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PD7DR
0
R/W
6
PD6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PD5DR
0
R/W
4
PD4DR
0
R/W
3
PD3DR
0
R/W
2
PD2DR
0
R/W
1
PD1DR
0
R/W
0
PD0DR
0
R/W
9.11.3
Port D Register (PORTD)
PORTD shows port D pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PD7
⎯*
R
6
PD6
⎯*
R
5
PD5
⎯*
R
If a port D read is performed while PDDDR bits are
set to 1, the PDDR values are read. If a port D read
is performed while PDDDR bits are cleared to 0, the
pin states are read.
4
PD4
⎯*
R
3
PD3
⎯*
R
2
PD2
⎯*
R
1
PD1
⎯*
R
0
PD0
⎯*
R
Note:
*
Determined by the states of pins PD7 to PD0.
Rev. 6.00 Sep. 24, 2009 Page 244 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.11.4
Port D Pull-Up MOS Control Register (PDPCR)
PDPCR controls on/off state of the input pull-up MOS for port D pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PD7PCR
0
R/W
6
PD6PCR
0
R/W
5
PD5PCR
0
R/W
When a pin is specified as an input port, setting the
corresponding bit to 1 turns on the input pull-up MOS
for that pin.
4
PD4PCR
0
R/W
3
PD3PCR
0
R/W
2
PD2PCR
0
R/W
1
PD1PCR
0
R/W
0
PD0PCR
0
R/W
9.11.5
Pin Functions
Port D pins also function as data I/O pins. Port D pin functions are shown below.
• PD7/D15, PD6/D14, PD5/D13, PD4/D12, PD3/D11, PD2/D10, PD1/D9, PD0/D8
The pin function is switched as shown below according to the combination of the operating
mode and the PDnDDR bit.
Operating mode
PDnDDR
Pin function
Mode 6
Mode 7
⎯
0
1
Data input/output
PDn input
PDn output
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 245 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.11.6
Input Pull-Up MOS Function (Port D)
Port D has a built-in input pull-up MOS function that can be controlled by software. Input pull-up
MOS can be used in mode 7, and can be specified as on or off on an individual bit basis. Table 9.5
summarizes the input pull-up MOS states in port D.
Table 9.5
Input Pull-Up MOS States (Port D)
Pin States
Data input/output
(mode 6) and
port output (mode 7)
Power-on
Reset
Hardware
Manual
Standby Mode Reset
OFF
Port input (mode 7)
Legend:
OFF:
Input pull-up MOS is always off.
ON/OFF: On when PDDDR = 0 and PDPCR = 1; otherwise off.
Rev. 6.00 Sep. 24, 2009 Page 246 of 928
REJ09B0099-0600
Software
Standby Mode
OFF
ON/OFF
In Other
Operations
Section 9 I/O Ports
9.12
Port E
Port E is an 8-bit I/O port and has the following registers.
•
•
•
•
Port E data direction register (PEDDR)
Port E data register (PEDR)
Port E register (PORTE)
Port E pull-up MOS control register (PEPCR)
9.12.1
Port E Data Direction Register (PEDDR)
PEDDR specifies input or output the port E pins using the individual bits. PEDDR cannot be read;
if it is, the read value is undefined. Since this register is a write-only register, bit-manipulation
instructions should not be used when writing. See section 2.9.4, Access Method for Registers with
Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PE7DDR
0
W
6
PE6DDR
0
W
5
PE5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port E pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PE4DDR
0
W
3
PE3DDR
0
W
2
PE2DDR
0
W
1
PE1DDR
0
W
0
PE0DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 247 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.12.2
Port E Data Register (PEDR)
PEDR stores output data for port E pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PE7DR
0
R/W
6
PE6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PE5DR
0
R/W
4
PE4DR
0
R/W
3
PE3DR
0
R/W
2
PE2DR
0
R/W
1
PE1DR
0
R/W
0
PE0DR
0
R/W
9.12.3
Port E Register (PORTE)
PORTE shows port E pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PE7
⎯*
R
6
PE6
⎯*
R
5
PE5
⎯*
R
If a port E read is performed while PEDDR bits are
set to 1, the PEDR values are read. If a port E read
is performed while PEDDR bits are cleared to 0, the
pin states are read.
4
PE4
⎯*
R
3
PE3
⎯*
R
2
PE2
⎯*
R
1
PE1
⎯*
R
0
PE0
⎯*
R
Note:
*
Determined by the states of pins PE7 to PE0.
Rev. 6.00 Sep. 24, 2009 Page 248 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.12.4
Port E Pull-Up MOS Control Register (PEPCR)
PEPCR controls on/off state of the input pull-up MOS for port E pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PE7PCR
0
R/W
6
PE6PCR
0
R/W
5
PE5PCR
0
R/W
When a pin is specified as an input port, setting the
corresponding bit to 1 turns on the input pull-up MOS
for that pin.
4
PE4PCR
0
R/W
3
PE3PCR
0
R/W
2
PE2PCR
0
R/W
1
PE1PCR
0
R/W
0
PE0PCR
0
R/W
9.12.5
Pin Functions
Port E pins also function as data I/O pins. Port E pin functions are shown below.
• PE7/D7, PE6/D6, PE5/D5, PE4/D4, PE3/D3, PE2/D2, PE1/D1, PE0/D0
The pin function is switched as shown below according to the combination of the operating
mode and the PEnDDR bit.
Operating mode
Bus mode
PEnDDR
Pin function
Mode 6
8-bit bus mode
Mode 7
⎯
16-bit bus mode
0
1
⎯
0
1
PEn input
PEn output
Data input/output
PEn input
PEn output
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 249 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.12.6
Input Pull-Up MOS Function (Port E)
Port E has a built-in input pull-up MOS function that can be controlled by software. Input pull-up
MOS can be used in mode 7 or 8-bit bus mode in mode 6, and can be specified as on or off on an
individual bit basis. Table 9.6 summarizes the input pull-up MOS states in port E.
Table 9.6
Input Pull-Up MOS States (Port E)
Pin States
Power-on Hardware
Manual Software
In Other
Reset
Standby Mode Reset Standby Mode Operations
Data input/output (16-bit bus in
mode 6) and port output (8-bit
bus in mode 6, mode 7)
OFF
Port input
(8-bit bus in mode 6, mode 7)
Legend:
OFF:
Input pull-up MOS is always off.
ON/OFF: On when PEDDR = 0 and PEPCR = 1; otherwise off.
Rev. 6.00 Sep. 24, 2009 Page 250 of 928
REJ09B0099-0600
OFF
ON/OFF
Section 9 I/O Ports
9.13
Port F
Port F is an 8-bit I/O port and has the following registers.
• Port F data direction register (PFDDR)
• Port F data register (PFDR)
• Port F register (PORTF)
9.13.1
Port F Data Direction Register (PFDDR)
PFDDR specifies input or output the port F pins using the individual bits. PFDDR cannot be read;
if it is, the read value is undefined. Since this register is a write-only register, bit-manipulation
instructions should not be used when writing. See section 2.9.4, Access Method for Registers with
Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PF7DDR
0/1*
W
6
PF6DDR
0
W
5
PF5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port F pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PF4DDR
0
W
3
PF3DDR
0
W
2
PF2DDR
0
W
1
PF1DDR
0
W
0
PF0DDR
0
W
Note:
*
PF7DDR is initialized to 1 in mode 6 and 0 in mode 7.
Rev. 6.00 Sep. 24, 2009 Page 251 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.13.2
Port F Data Register (PFDR)
PFDR stores output data for port F pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PF7DR*
0
R/W
6
PF6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PF5DR
0
R/W
4
PF4DR
0
R/W
3
PF3DR
0
R/W
2
PF2DR
0
R/W
1
PF1DR
0
R/W
0
PF0DR
0
R/W
Note:
*
9.13.3
The value of PF7DR is not output on pin PF7 when the PF7DDR bit is set to 1 since the
φ signal is output.
Port F Register (PORTF)
PORTF shows port F pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PF7
⎯*
R
6
PF6
⎯*
R
5
PF5
⎯*
R
If a port F read is performed while PFDDR bits are
set to 1, the PFDR values are read. If a port F read is
performed while PFDDR bits are cleared to 0, the pin
states are read.
4
PF4
⎯*
R
3
PF3
⎯*
R
2
PF2
⎯*
R
1
PF1
⎯*
R
0
PF0
⎯*
R
Note:
*
Determined by the states of pins PF7 to PF0.
Rev. 6.00 Sep. 24, 2009 Page 252 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.13.4
Pin Functions
Port F pins also function as bus control I/O pins, interrupt input pins, system clock output pins,
A/D trigger input pins, and BUZZ output pins. Port F pin functions are shown below.
• PF7/φ
The pin function is switched as shown below according to the PF7DDR bit.
PF7DDR
Pin function
0
1
PF7 input
φ output
• PF6/AS
The pin function is switched as shown below according to the combination of the operating
mode and the PF6DDR bit.
Operating mode
PF6DDR
Pin function
Mode 6
Mode 7
⎯
0
1
AS output
PF6 input
PF6 output
• PF5/RD
The pin function is switched as shown below according to the combination of the operating
mode and the PF5DDR bit.
Operating mode
PF5DDR
Pin function
Mode 6
Mode 7
⎯
0
1
RD output
PF5 input
PF5 output
• PF4/HWR
The pin function is switched as shown below according to the combination of the operating
mode and the PF4DDR bit.
Operating mode
PF4DDR
Pin function
Mode 6
Mode 7
⎯
0
1
HWR output
PF4 input
PF4 output
Rev. 6.00 Sep. 24, 2009 Page 253 of 928
REJ09B0099-0600
Section 9 I/O Ports
• PF3/LWR/ADTRG/IRQ3
The pin function is switched as shown below according to the combination of the operation
mode, the bus mode, the TRGS1 and TRGS0 bits in ADCR of the A/D converter, and the
PF3DDR bit.
Operating mode
Mode 6
Mode 7
⎯
Bus mode
16-bit bus mode
PF3DDR
⎯
0
1
0
1
LWR output
PF3 input
PF3 output
PF3 input
PF3 output
Pin function
8-bit bus mode
ADTRG input*
1
IRQ3 input*2
Notes: 1. When TRGS0 = TRGS1 = 1, port F is used as the ADTRG input pin.
2. When this port is used as an external interrupt pin, do not specify other functions.
• PF2/WAIT
The pin function is switched as shown below according to the combination of the operating
mode, the WAITE bit, and the PF2DDR bit.
Operating mode
Mode 6
WAITE
0
⎯
1
0
1
⎯
0
1
PF2 input
PF2 output
WAIT input
PF2 input
PF2 output
PF2DDR
Pin function
Mode 7
• PF1/BACK/BUZZ
The pin function is switched as shown below according to the combination of the operating
mode, the BRLE bit, the BUZZ bit in PFCR, and the PF1DDR bit.
Operating mode
Mode 6
BRLE
0
BUZZE
PF1DDR
Pin function
0
⎯
1
1
⎯
0
1
0
1
⎯
⎯
0
1
⎯
PF1
input
PF1
output
BUZZ
output
BACK
output
PF1 input
PF1
output
BUZZ
output
Rev. 6.00 Sep. 24, 2009 Page 254 of 928
REJ09B0099-0600
Mode 7
Section 9 I/O Ports
• PF0/BREQ/IRQ2
The pin function is switched as shown below according to the combination of the operating
mode, the BRLE bit, and the PF0DDR bit.
Operating mode
Mode 6
BRLE
Mode 7
0
0
1
⎯
0
1
PF0 input
PF0 output
BREQ input
PF0 input
PF0 output
PF0DDR
Pin function
⎯
1
IRQ2 input*
Note:
*
9.14
When this port is used as an external interrupt pin, do not specify other functions.
Port G
Port G is a 5-bit I/O port and has the following registers.
• Port G data direction register (PGDDR)
• Port G data register (PGDR)
• Port G register (PORTG)
9.14.1
Port G Data Direction Register (PGDDR)
PGDDR specifies input or output the port G pins using the individual bits. PGDDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value R/W
7 to 5
⎯
Undefined
⎯
Description
Reserved
These bits are always read as undefined value and
cannot be modified.
4
PG4DDR
0
W
3
PG3DDR*
0
W
2
PG2DDR*
0
W
1
PG1DDR
0
W
0
PG0DDR
0
W
Note:
*
When a pin is specified as a general purpose I/O
port, setting these bits to 1 makes the corresponding
port G pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
Reserved in the H8S/2556 Group. This bit is set to 0.
Rev. 6.00 Sep. 24, 2009 Page 255 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.14.2
Port G Data Register (PGDR)
PGDR stores output data for port G pins.
Bit
Bit Name
Initial Value R/W
7 to 5
⎯
Undefined
⎯
Description
Reserved
These bits are always read as undefined value and
cannot be modified.
4
PG4DR
0
R/W
3
PG3DR*
0
R/W
2
PG2DR*
0
R/W
1
PG1DR
0
R/W
0
PG0DR
0
R/W
Note:
9.14.3
*
Output data for a pin is stored when the pin is
specified as a general purpose output port.
Reserved in the H8S/2556 Group. This bit is set to 0.
Port G Register (PORTG)
PORTG shows port G pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7 to 5
⎯
Undefined
⎯
Reserved
This bit is always read as undefined value and
cannot be modified.
4
3
⎯*
R
2
⎯*
R
2
1
PG4
PG3*
1
2
PG2*
⎯*
R
1
PG1
⎯*1
R
PG0
⎯*
R
0
1
1
If these bits are read while the corresponding
PGDDR bits are set to 1, the PGDR value is read. If
these bits are read while PGDDR bits are cleared to
0, the pin states are read.
Notes: 1. Determined by the states of pins PG4 to PG0.
2. Reserved in the H8S/2556 Group. An undefined value will be read.
Rev. 6.00 Sep. 24, 2009 Page 256 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.14.4
Pin Functions
Port G pins also function as bus control I/O pins, interrupt input pins, and IEB I/O pins. Port G pin
functions are shown below.
• PG4/CS0
The pin function is switched as shown below according to the combination of the operating
mode and the PG4DDR bit.
Operating mode
Mode 6
PG4DDR
Pin function
Mode 7
0
1
0
1
PG4 input
CS0 output
PG4 input
PG4 output
• PG3/Rx/CS1
In the H8S/2552 and H8S/2506 Groups, the pin function is switched as shown below
according to the combination of the IEE bit in IECTR of IEB*, the operating mode, and the
PG3DDR bit. This pin is not available in the H8S/2556 Group.
IEE
0
Operating mode
PG3DDR
Pin function
Note:
*
1
Mode 6
⎯
Mode 7
0
1
0
1
⎯
PG3 input
CS1 output
PG3 input
PG3 output
Rx input
IEB is supported only by the H8S/2552 Group.
• PG2/Tx/CS2
In the H8S/2552 and H8S/2506 Groups, the pin function is switched as shown below
according to the combination of the IEE bit in IECTR of IEB*, the operating mode, and the
PG2DDR bit. This pin is not available in the H8S/2556 Group.
IEE
0
Operating mode
PG2DDR
Pin function
Note:
*
1
Mode 6
⎯
Mode 7
0
1
0
1
⎯
PG2 input
CS2 output
PG2 input
PG2 output
Tx output
IEB is supported only by the H8S/2552 Group.
Rev. 6.00 Sep. 24, 2009 Page 257 of 928
REJ09B0099-0600
Section 9 I/O Ports
• PG1/CS3/IRQ7
The pin function is switched as shown below according to the combination of the operating
mode and the PG1DDR bit.
Operating mode
PG1DDR
Pin function
Mode 6
Mode 7
0
1
0
1
PG1 input
CS3 output
PG1 input
PG1 output
IRQ7 input*
Note:
*
When this port is used as an external interrupt pin, do not specify other functions.
• PG0/IRQ6
The pin function is switched as shown below according to the PG0DDR bit.
PG0DDR
Pin function
0
1
PG0 input
PG0 output
IRQ6 input*
Note:
9.15
*
When this port is used as an external interrupt pin, do not specify other functions.
Port H
Port H is an 8-bit I/O port and has the following registers.
• Port H data direction register (PHDDR)
• Port H data register (PHDR)
• Port H register (PORTH)
Rev. 6.00 Sep. 24, 2009 Page 258 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.15.1
Port H Data Direction Register (PHDDR)
PHDDR specifies input or output the port H pins using the individual bits. PHDDR cannot be
read; if it is, the read value is undefined. Since this register is a write-only register, bitmanipulation instructions should not be used when writing. See section 2.9.4, Access Method for
Registers with Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PH7DDR
0
W
6
PH6DDR
0
W
5
PH5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port H pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PH4DDR
0
W
3
PH3DDR
0
W
2
PH2DDR
0
W
1
PH1DDR
0
W
0
PH0DDR
0
W
9.15.2
Port H Data Register (PHDR)
PHDR stores output data for port H pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PH7DR
0
R/W
6
PH6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PH5DR
0
R/W
4
PH4DR
0
R/W
3
PH3DR
0
R/W
2
PH2DR
0
R/W
1
PH1DR
0
R/W
0
PH0DR
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 259 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.15.3
Port H Register (PORTH)
PORTH shows port H pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PH7
⎯*
R
6
PH6
⎯*
R
5
PH5
⎯*
R
If a port H read is performed while PHDDR bits are
set to 1, the PHDR values are read. If a port H read
is performed while PHDDR bits are cleared to 0, the
pin states are read.
4
PH4
⎯*
R
3
PH3
⎯*
R
2
PH2
⎯*
R
1
PH1
⎯*
R
0
PH0
⎯*
R
Note:
*
9.15.4
Determined by the states of pins PH7 to PH0.
Pin Functions
Port H pins also function as general purpose I/O pins. Port H pin functions are shown below.
• PH7, PH6, PH5, PH4, PH3, PH2, PH1, PH0
The pin function is switched as shown below according to the PHnDDR bit.
PHnDDR
Pin function
0
1
PHn input
PHn output
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 260 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.16
Port J
Port J is an 8-bit I/O port and has the following registers.
• Port J data direction register (PJDDR)
• Port J data register (PJDR)
• Port J register (PORTJ)
9.16.1
Port J Data Direction Register (PJDDR)
PJDDR specifies input or output the port J pins using the individual bits. PJDDR cannot be read; if
it is, the read value is undefined. Since this register is a write-only register, bit-manipulation
instructions should not be used when writing. See section 2.9.4, Access Method for Registers with
Write-only Bits.
Bit
Bit Name
Initial Value
R/W
Description
7
PJ7DDR
0
W
6
PJ6DDR
0
W
5
PJ5DDR
0
W
When a pin is specified as a general purpose I/O
port, setting this bit to 1 makes the corresponding
port J pin an output pin. Clearing this bit to 0 makes
the pin an input pin.
4
PJ4DDR
0
W
3
PJ3DDR
0
W
2
PJ2DDR
0
W
1
PJ1DDR
0
W
0
PJ0DDR
0
W
Rev. 6.00 Sep. 24, 2009 Page 261 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.16.2
Port J Data Register (PJDR)
PJDR stores output data for port J pins.
Bit
Bit Name
Initial Value
R/W
Description
7
PJ7DR
0
R/W
6
PJ6DR
0
R/W
Output data for a pin is stored when the pin is
specified as a general purpose output port.
5
PJ5DR
0
R/W
4
PJ4DR
0
R/W
3
PJ3DR
0
R/W
2
PJ2DR
0
R/W
1
PJ1DR
0
R/W
0
PJ0DR
0
R/W
9.16.3
Port J Register (PORTJ)
PORTJ shows port J pin states. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
PJ7
⎯*
R
6
PJ6
⎯*
R
5
PJ5
⎯*
R
If a port J read is performed while PJDDR bits are
set to 1, the PJDR values are read. If a port J read is
performed while PJDDR bits are cleared to 0, the pin
states are read.
4
PJ4
⎯*
R
3
PJ3
⎯*
R
2
PJ2
⎯*
R
1
PJ1
⎯*
R
0
PJ0
⎯*
R
Note:
*
Determined by the states of pins PJ7 to PJ0.
Rev. 6.00 Sep. 24, 2009 Page 262 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.16.4
Pin Functions
Port J pins also function as general purpose I/O pins. Port J pin functions are shown below.
• PJ7, PJ6, PJ5, PJ4, PJ3, PJ2, PJ1, PJ0
The pin function is switched as shown below according to the PJnDDR bit.
PJnDDR
Pin function
0
1
PJn input
PJn output
Note: n = 7 to 0
Rev. 6.00 Sep. 24, 2009 Page 263 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.17
Power Supply Pin Control
Drivability of output ports of which power is supplied by P1VCC or P2VCC is controlled.
9.17.1
IC Power Control Register (ICPCR)
ICPCR controls buffer drivability.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 4
⎯
All 0
⎯
Reserved
This bit is readable/writable, but the write value
should always be 0.
3
BUFGC2
0
R/W
Buffer Gain Control 2
Controls drivability of output ports of which power is
supplied by P2VCC. This bit should be set according to
the voltage of P2VCC when a port is used as an output
port. If the bit setting is not appropriate, it may cause
malfunction or characteristics described in section 24,
Electrical Characteristics cannot be satisfied. For the
power supply pin, see table 1.1.
0: 4.5 V ≤ P2VCC ≤ 5.5 V
1: 3.0 V ≤ P2VCC ≤ 3.6 V
2
BUFGC1
0
R/W
Buffer Gain Control 1
Controls drivability of output ports of which power is
supplied by P1VCC. This bit should be set according to
the voltage of P1VCC when a port is used as an output
port. If the bit setting is not appropriate, it may cause
malfunction or characteristics described in section 24,
Electrical Characteristics cannot be satisfied. For the
power supply pin, see table 1.1.
0: 4.5 V ≤ P1VCC ≤ 5.5 V
1: 3.0 V ≤ P1VCC ≤ 3.6 V
1, 0
⎯
All 0
R/W
Reserved
These bits are readable/writable, but the write value
should always be 0.
Rev. 6.00 Sep. 24, 2009 Page 264 of 928
REJ09B0099-0600
Section 9 I/O Ports
9.18
Handling of Unused Pins
Unused input pins should be fixed high or low. Generally, the input pins of CMOS products are
high-impedance. Leaving unused pins open can cause the generation of intermediate levels due to
peripheral noise induction. This can result in shoot-through current inside the device and cause it
to malfunction. Table 9.7 lists examples of ways to handle unused pins.
Table 9.7
Examples of Ways to Handle Unused Input Pins
Port Name
Pin Handling Example
Port 1
Connect each pin to P2Vcc (pull-up) or to Vss (pull-down) via a resistor.
Port 2
Port 3
Port 4
Connect each pin to AVcc (pull-up) or to AVss (pull-down) via a resistor.
Port 5
Connect each pin to P1Vcc (pull-up) or to Vss (pull-down) via a resistor.
Port 7
Connect each pin to P2Vcc (pull-up) or to Vss (pull-down) via a resistor.
Port 9
Connect each pin to AVcc (pull-up) or to AVss (pull-down) via a resistor.
Port A
Connect each pin to P1Vcc (pull-up) or to Vss (pull-down) via a resistor.
Port B
Port C
Port D
Port E
Port F
Port G
Port H
Port J
Rev. 6.00 Sep. 24, 2009 Page 265 of 928
REJ09B0099-0600
Section 9 I/O Ports
Rev. 6.00 Sep. 24, 2009 Page 266 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Section 10 16-Bit Timer Pulse Unit (TPU)
This LSI has an on-chip 16-bit timer pulse unit (TPU) comprised of six 16-bit timer channels.
The function list of the 16-bit timer unit and its block diagram are shown in table 10.1 and figure
10.1, respectively.
10.1
Features
• Maximum 16-pulse input/output
• Selection of 8 counter input clocks for each channel
• The following operations can be set for each channel:
⎯ Waveform output at compare match
⎯ Input capture function
⎯ Counter clear operation
⎯ Synchronous operation:
Multiple timer counters (TCNT) can be written to simultaneously
Simultaneous clearing by compare match and input capture is possible
Register simultaneous input/output is possible by synchronous counter operation
⎯ A maximum 15-phase PWM output is possible in combination with synchronous operation
• Buffer operation settable for channels 0 and 3
• Phase counting mode settable independently for each of channels 1, 2, 4, and 5
• Cascaded operation
• Fast access via internal 16-bit bus
• 26 interrupt sources
• Automatic transfer of register data
• A/D converter conversion start trigger can be generated
• Module stop mode can be set
Rev. 6.00 Sep. 24, 2009 Page 267 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.1 TPU Functions
Item
Channel 0 Channel 1 Channel 2 Channel 3 Channel 4 Channel 5
Count clock
φ/1
φ/4
φ/16
φ/64
TCLKA
TCLKB
TCLKC
TCLKD
φ/1
φ/4
φ/16
φ/64
φ/256
TCLKA
TCLKB
φ/1
φ/4
φ/16
φ/64
φ/1024
TCLKA
TCLKB
TCLKC
φ/1
φ/4
φ/16
φ/64
φ/256
φ/1024
φ/4096
TCLKA
φ/1
φ/4
φ/16
φ/64
φ/1024
TCLKA
TCLKC
φ/1
φ/4
φ/16
φ/64
φ/256
TCLKA
TCLKC
TCLKD
General registers
(TGR)
TGRA_0
TGRB_0
TGRA_1
TGRB_1
TGRA_2
TGRB_2
TGRA_3
TGRB_3
TGRA_4
TGRB_4
TGRA_5
TGRB_5
General registers/
buffer registers
TGRC_0
TGRD_0
—
—
TGRC_3
TGRD_3
—
—
I/O pins
TIOCA0
TIOCB0
TIOCC0
TIOCD0
TIOCA1
TIOCB1
TIOCA2
TIOCB2
TIOCA3
TIOCB3
TIOCC3
TIOCD3
TIOCA4
TIOCB4
TIOCA5
TIOCB5
Counter clear
function
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
—
—
Compare 0 output
match
1 output
output
Toggle
output
Input capture
function
Synchronous
operation
PWM mode
Phase counting
mode
Buffer operation
—
—
—
Rev. 6.00 Sep. 24, 2009 Page 268 of 928
REJ09B0099-0600
—
Section 10 16-Bit Timer Pulse Unit (TPU)
Item
Channel 0
Channel 1
Channel 2
Channel 3
Channel 4
Channel 5
DTC
TGR
activation compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
TGR
compare
match or
input
capture
A/D
TGRA_0
converter compare
trigger
match or
input
capture
TGRA_1
compare
match or
input
capture
TGRA_2
compare
match or
input
capture
TGRA_3
compare
match or
input
capture
TGRA_4
compare
match or
input
capture
TGRA_5
compare
match or
input
capture
Interrupt
sources
4 sources
4 sources
5 sources
4 sources
4 sources
5 sources
•
Compare •
match or
input
capture
0A
Compare •
match or
input
capture
1A
Compare •
match or
input
capture
2A
Compare •
match or
input
capture
3A
Compare •
match or
input
capture
4A
Compare
match or
input
capture
5A
•
Compare •
match or
input
capture
0B
Compare •
match or
input
capture
1B
Compare •
match or
input
capture
2B
Compare •
match or
input
capture
3B
Compare •
match or
input
capture
4B
Compare
match or
input
capture
5B
•
Compare •
match or •
input
capture
0C
Overflow
•
Compare •
match or •
input
capture
3C
Overflow
•
Overflow
•
Underflow •
Overflow
Underflow
•
Compare
match or
input
capture
0D
•
Compare
match or
input
capture
3D
•
Overflow
•
Overflow
Underflow •
Underflow
Legend:
:
Possible
—:
Not possible
Rev. 6.00 Sep. 24, 2009 Page 269 of 928
REJ09B0099-0600
TGRD
TGRC
TGRB
TGRB
TGRB
TCNT
TGRA
TCNT
TGRA
TCNT
TGRA
Module data bus
Bus
interface
TGRB
TGRD
TGRB
TGRB
TGRC
TCNT
TCNT
TGRA
TCNT
TGRA
TSTR
TSR
TSR
TIER
TIER
TSR
TIOR
TIORH TIORL
A/D converter conversion start signal
Legend:
TSTR:
TSYR:
TCR:
TMDR:
Timer start register
Timer synchro register
Timer control register
Timer mode register
Timer I/O control registers (H, L)
TIOR (H, L)
Timer interrupt enable register
TIER:
Timer status register
TSR:
TGR (A, B, C, D): Timer general registers (A, B, C, D)
Timer counter
TCNT:
Figure 10.1 Block Diagram of TPU
Rev. 6.00 Sep. 24, 2009 Page 270 of 928
REJ09B0099-0600
Interrupt request signals
Channel 3: TGI3A
TGI3B
TGI3C
TGI3D
TCI3V
Channel 4: TGI4A
TGI4B
TCI4V
TCI4U
Channel 5: TGI5A
TGI5B
TCI5V
TCI5U
Internal data bus
TGRA
TSR
TIER
TSR
TSYR
TIER
TSR
TIER
TIOR
TIOR
Control logic
TIOR
TIER
TMDR
TIORH TIORL
TCR
TMDR
Channel 4
TCR
TMDR
TCR
Channel 5
Common
Channel 0
Channel 2:
Control logic for channels 0 to 2
Channel 1:
TIOCA0
TIOCB0
TIOCC0
TIOCD0
TIOCA1
TIOCB1
TIOCA2
TIOCB2
Channel 1
Input/output pins
Channel 0:
TMDR
Channel 2
External clock:
φ/1
φ/4
φ/16
φ/64
φ/256
φ/1024
φ/4096
TCLKA
TCLKB
TCLKC
TCLKD
TCR
Clock input
Internal clock:
TMDR
Channel 5:
TCR
Channel 4:
TIOCA3
TIOCB3
TIOCC3
TIOCD3
TIOCA4
TIOCB4
TIOCA5
TIOCB5
Control logic for channels 3 to 5
Channel 3:
TMDR
Input/output pins
TCR
Channel 3
Section 10 16-Bit Timer Pulse Unit (TPU)
Interrupt request signals
Channel 0: TGI0A
TGI0B
TGI0C
TGI0D
TCI0V
Channel 1: TGI1A
TGI1B
TCI1V
TCI1U
Channel 2: TGI2A
TGI2B
TCI2V
TCI2U
Section 10 16-Bit Timer Pulse Unit (TPU)
10.2
Input/Output Pins
Table 10.2 TPU Pins
Channel
I/O
Function
Common TCLKA
Input
External clock A input pin
(Channel 1 and 5 phase counting mode A phase input)
TCLKB
Input
External clock B input pin
(Channel 1 and 5 phase counting mode B phase input)
TCLKC
Input
External clock C input pin
(Channel 2 and 4 phase counting mode A phase input)
TCLKD
Input
External clock D input pin
(Channel 2 and 4 phase counting mode B phase input)
TIOCA0
I/O
TGRA_0 input capture input/output compare output/PWM
output pin
TIOCB0
I/O
TGRB_0 input capture input/output compare output/PWM
output pin
TIOCC0
I/O
TGRC_0 input capture input/output compare output/PWM
output pin
TIOCD0
I/O
TGRD_0 input capture input/output compare output/PWM
output pin
TIOCA1
I/O
TGRA_1 input capture input/output compare output/PWM
output pin
TIOCB1
I/O
TGRB_1 input capture input/output compare output/PWM
output pin
TIOCA2
I/O
TGRA_2 input capture input/output compare output/PWM
output pin
TIOCB2
I/O
TGRB_2 input capture input/output compare output/PWM
output pin
TIOCA3
I/O
TGRA_3 input capture input/output compare output/PWM
output pin
TIOCB3
I/O
TGRB_3 input capture input/output compare output/PWM
output pin
TIOCC3
I/O
TGRC_3 input capture input/output compare output/PWM
output pin
TIOCD3
I/O
TGRD_3 input capture input/output compare output/PWM
output pin
0
1
2
3
Symbol
Rev. 6.00 Sep. 24, 2009 Page 271 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Channel
Symbol
I/O
Function
4
TIOCA4
I/O
TGRA_4 input capture input/output compare output/PWM
output pin
TIOCB4
I/O
TGRB_4 input capture input/output compare output/PWM
output pin
TIOCA5
I/O
TGRA_5 input capture input/output compare output/PWM
output pin
TIOCB5
I/O
TGRB_5 input capture input/output compare output/PWM
output pin
5
Rev. 6.00 Sep. 24, 2009 Page 272 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3
Register Descriptions
The TPU has the following registers. When the FLSHE bit in the system control register 2
(SYSCR2) is set to 1, some TPU control registers (H'FFFE80 to H'FFFEB1) cannot be accessed.
The FLSHE bit should be cleared to 0 before the TPU control register is accessed. For the system
control register 2, see System Control Register 2 (SYSCR2) in section 20.3.1,
Programming/Erasing Interface Register.
Channel 0
• Timer control register_0 (TCR_0)
• Timer mode register_0 (TMDR_0)
• Timer I/O control register H_0 (TIORH_0)
• Timer I/O control register L_0 (TIORL_0)
• Timer interrupt enable register_0 (TIER_0)
• Timer status register_0 (TSR_0)
• Timer counter_0 (TCNT_0)
• Timer general register A_0 (TGRA_0)
• Timer general register B_0 (TGRB_0)
• Timer general register C_0 (TGRC_0)
• Timer general register D_0 (TGRD_0)
Channel 1
• Timer control register_1 (TCR_1)
• Timer mode register_1 (TMDR_1)
• Timer I/O control register _1 (TIOR_1)
• Timer interrupt enable register_1 (TIER_1)
• Timer status register_1 (TSR_1)
• Timer counter_1 (TCNT_1)
• Timer general register A_1 (TGRA_1)
• Timer general register B_1 (TGRB_1)
Rev. 6.00 Sep. 24, 2009 Page 273 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Channel 2
• Timer control register_2 (TCR_2)
• Timer mode register_2 (TMDR_2)
• Timer I/O control register_2 (TIOR_2)
• Timer interrupt enable register_2 (TIER_2)
• Timer status register_2 (TSR_2)
• Timer counter_2 (TCNT_2)
• Timer general register A_2 (TGRA_2)
• Timer general register B_2 (TGRB_2)
Channel 3
• Timer control register_3 (TCR_3)
• Timer mode register_3 (TMDR_3)
• Timer I/O control register H_3 (TIORH_3)
• Timer I/O control register L_3 (TIORL_3)
• Timer interrupt enable register_3 (TIER_3)
• Timer status register_3 (TSR_3)
• Timer counter_3 (TCNT_3)
• Timer general register A_3 (TGRA_3)
• Timer general register B_3 (TGRB_3)
• Timer general register C_3 (TGRC_3)
• Timer general register D_3 (TGRD_3)
Channel 4
• Timer control register_4 (TCR_4)
• Timer mode register_4 (TMDR_4)
• Timer I/O control register _4 (TIOR_4)
• Timer interrupt enable register_4 (TIER_4)
• Timer status register_4 (TSR_4)
• Timer counter_4 (TCNT_4)
• Timer general register A_4 (TGRA_4)
• Timer general register B_4 (TGRB_4)
Rev. 6.00 Sep. 24, 2009 Page 274 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Channel 5
• Timer control register_5 (TCR_5)
• Timer mode register_5 (TMDR_5)
• Timer I/O control register_5 (TIOR_5)
• Timer interrupt enable register_5 (TIER_5)
• Timer status register_5 (TSR_5)
• Timer counter_5 (TCNT_5)
• Timer general register A_5 (TGRA_5)
• Timer general register B_5 (TGRB_5)
Common Registers
• Timer start register (TSTR)
• Timer synchro register (TSYR)
Rev. 6.00 Sep. 24, 2009 Page 275 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.1
Timer Control Register (TCR)
The TCR registers control the TCNT operation for each channel. The TPU has a total of six TCR
registers, one for each channel (channels 0 to 5). TCR register settings should be conducted only
when TCNT operation is stopped.
Bit
Bit Name
Initial
value
R/W
Description
7
CCLR2
0
R/W
Counter Clear 2 to 0
6
CCLR1
0
R/W
5
CCLR0
0
R/W
These bits select the TCNT counter clearing source. See
tables 10.3 and 10.4 for details.
4
CKEG1
0
R/W
Clock Edge 1 and 0
3
CKEG0
0
R/W
These bits select the input clock edge. When the input
clock is counted using both edges, the input clock period is
halved (e.g. φ/4 both edges = φ/2 rising edge). If phase
counting mode is used on channels 1, 2, 4, and 5, this
setting is ignored and the phase counting mode setting
has priority. Internal clock edge selection is valid when the
input clock is φ/4 or slower. This setting is ignored if the
input clock is φ/1, or when overflow/underflow of another
channel is selected. (The clock is counted at the falling
edge when φ/1 is selected.)
00: Count at rising edge
01: Count at falling edge
1X: Count at both edges
Legend:
X: Don’t care
2
TPSC2
0
R/W
Time Prescaler 2 to 0
1
TPSC1
0
R/W
0
TPSC0
0
R/W
These bits select the TCNT counter clock. The clock
source can be selected independently for each channel.
See tables 10.5 to 10.10 for details.
Rev. 6.00 Sep. 24, 2009 Page 276 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.3 CCLR0 to CCLR2 (channels 0 and 3)
Channel
Bit 7
CCLR2
Bit 6
CCLR1
Bit 5
CCLR0
Description
0, 3
0
0
0
TCNT clearing disabled
1
TCNT cleared by TGRA compare match/input
capture
0
TCNT cleared by TGRB compare match/input
capture
1
TCNT cleared by counter clearing for another
channel performing synchronous clearing/
1
synchronous operation*
0
TCNT clearing disabled
1
TCNT cleared by TGRC compare match/input
2
capture*
0
TCNT cleared by TGRD compare match/input
capture*2
1
TCNT cleared by counter clearing for another
channel performing synchronous clearing/
synchronous operation*1
1
1
0
1
Notes: 1. Synchronous operation is set by setting the SYNC bit in TSYR to 1.
2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the
buffer register setting has priority, and compare match/input capture does not occur.
Table 10.4 CCLR0 to CCLR2 (channels 1, 2, 4, and 5)
Channel
Bit 7
Bit 6
Reserved*2 CCLR1
Bit 5
CCLR0
Description
1, 2, 4, 5
0
0
TCNT clearing disabled
1
TCNT cleared by TGRA compare match/input
capture
0
TCNT cleared by TGRB compare match/input
capture
1
TCNT cleared by counter clearing for another
channel performing synchronous clearing/
1
synchronous operation*
0
1
Notes: 1. Synchronous operation is selected by setting the SYNC bit in TSYR to 1.
2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be
modified.
Rev. 6.00 Sep. 24, 2009 Page 277 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.5 TPSC0 to TPSC2 (channel 0)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
0
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
External clock: counts on TCLKB pin input
1
1
0
1
0
External clock: counts on TCLKC pin input
1
External clock: counts on TCLKD pin input
Table 10.6 TPSC0 to TPSC2 (channel 1)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
1
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
External clock: counts on TCLKB pin input
0
Internal clock: counts on φ/256
1
Counts on TCNT2 overflow/underflow
1
1
0
1
Note: This setting is ignored when channel 1 is in phase counting mode.
Rev. 6.00 Sep. 24, 2009 Page 278 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.7 TPSC0 to TPSC2 (channels 2)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
2
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
External clock: counts on TCLKB pin input
1
1
0
1
0
External clock: counts on TCLKC pin input
1
Internal clock: counts on φ/1024
Note: This setting is ignored when channel 2 is in phase counting mode.
Table 10.8 TPSC0 to TPSC2 (channel 3)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
3
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
Internal clock: counts on φ/1024
0
Internal clock: counts on φ/256
1
Internal clock: counts on φ/4096
1
1
0
1
Rev. 6.00 Sep. 24, 2009 Page 279 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.9 TPSC0 to TPSC2 (channel 4)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
4
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
External clock: counts on TCLKC pin input
1
1
0
1
0
Internal clock: counts on φ/1024
1
Counts on TCNT5 overflow/underflow
Note: This setting is ignored when channel 4 is in phase counting mode.
Table 10.10 TPSC0 to TPSC2 (channel 5)
Channel
Bit 2
TPSC2
Bit 1
TPSC1
Bit 0
TPSC0
Description
5
0
0
0
Internal clock: counts on φ/1
1
Internal clock: counts on φ/4
0
Internal clock: counts on φ/16
1
Internal clock: counts on φ/64
0
External clock: counts on TCLKA pin input
1
External clock: counts on TCLKC pin input
0
Internal clock: counts on φ/256
1
External clock: counts on TCLKD pin input
1
1
0
1
Note: This setting is ignored when channel 5 is in phase counting mode.
Rev. 6.00 Sep. 24, 2009 Page 280 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.2
Timer Mode Register (TMDR)
The TMDR registers are used to set the operating mode of each channel. The TPU has six TMDR
registers, one for each channel. TMDR register settings should be changed only when TCNT
operation is stopped.
Bit
Bit Name
Initial
value
R/W
Description
7, 6
⎯
All 1
⎯
Reserved
These bits are always read as 1 and cannot be modified.
5
BFB
0
R/W
Buffer Operation B
Specifies whether TGRB is to operate in the normal way,
or TGRB and TGRD are to be used together for buffer
operation. When TGRD is used as a buffer register, TGRD
input capture/output compare is not generated.
In channels 1, 2, 4, and 5, which have no TGRD, bit 5 is
reserved. It is always read as 0 and cannot be modified.
0: TGRB operates normally
1: TGRB and TGRD are used together for buffer operation
4
BFA
0
R/W
Buffer Operation A
Specifies whether TGRA is to operate in the normal way,
or TGRA and TGRC are to be used together for buffer
operation. When TGRC is used as a buffer register, TGRC
input capture/output compare is not generated.
In channels 1, 2, 4, and 5, which have no TGRC, bit 4 is
reserved. It is always read as 0 and cannot be modified.
0: TGRA operates normally
1:TGRA and TGRC are used together for buffer operation
3
MD3
0
R/W
Modes 3 to 0
2
MD2
0
R/W
These bits are used to set the timer operating mode.
1
MD1
0
R/W
0
MD0
0
R/W
MD3 is a reserved bit. In a write, it should always be
written with 0. See table 10.11 for details.
Rev. 6.00 Sep. 24, 2009 Page 281 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.11 MD0 to MD3
Bit 3
MD3*1
Bit 2
MD2*2
Bit 1
MD1
Bit 0
MD0
Description
0
0
0
0
Normal operation
1
Reserved
0
PWM mode 1
1
PWM mode 2
0
Phase counting mode 1
1
Phase counting mode 2
1
1
0
1
1
X
X
0
Phase counting mode 3
1
Phase counting mode 4
X
—
Legend:
X:
Don’t care
Notes: 1. MD3 is a reserved bit. In a write, it should always be written with 0.
2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 should always
be written to MD2.
10.3.3
Timer I/O Control Register (TIOR)
The TIOR registers control the TGR registers. The TPU has eight TIOR registers, two each for
channels 0 and 3, and one each for channels 1, 2, 4, and 5. Care is required as TIOR is affected by
the TMDR setting.
The initial output specified by TIOR is valid when the counter is stopped (the CST bit in TSTR is
cleared to 0). Note also that, in PWM mode 2, the output at the point at which the counter is
cleared to 0 is specified.
When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register
operates as a buffer register.
Rev. 6.00 Sep. 24, 2009 Page 282 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5
Bit
Bit Name
Initial
value
R/W
Description
7
IOB3
0
R/W
I/O Control B3 to B0
6
IOB2
0
R/W
5
IOB1
0
R/W
Specify the function of TGRB. See tables 10.12, 10.14,
10.15, 10.16, 10.18, and 10.19 for details.
4
IOB0
0
R/W
3
IOA3
0
R/W
I/O Control A3 to A0
2
IOA2
0
R/W
1
IOA1
0
R/W
Specify the function of TGRA. See tables 10.20, 10,22,
10.23, 10.24, 10.26, and 10.27 for details.
0
IOA0
0
R/W
• TIORL_0, TIORL_3
Bit
Bit Name
Initial
value
R/W
Description
7
IOD3
0
R/W
I/O Control D3 to D0
6
IOD2
0
R/W
5
IOD1
0
R/W
Specify the function of TGRD. See tables 10.13, and 10.17
for details.
4
IOD0
0
R/W
3
IOC3
0
R/W
I/O Control C3 to C0
2
IOC2
0
R/W
1
IOC1
0
R/W
Specify the function of TGRC. See tables 10.21, and 10.25
for details.
0
IOC0
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 283 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.12 TIORH_0
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_0
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
TIOCB0 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB0 pin
register
Input capture at rising edge
1
Capture input source is TIOCB0 pin
Input capture at falling edge
1
X
Capture input source is TIOCB0 pin
Input capture at both edges
X
X
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down*
0
Legend:
X:
Don’t care
Note: * When the TPSC0 to TPSC2 bits in TCR_1 are set to B'000 and φ/1 is used as the
TCNT_1 count clock, this setting is invalid and input capture is not generated.
Rev. 6.00 Sep. 24, 2009 Page 284 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.13 TIORL_0
Description
Bit 7
IOD3
Bit 6
IOD2
Bit 5
IOD1
Bit 4
IOD0
TGRD_0
Function
0
0
0
0
Output
compare
register*2
1
1
1
0
1
1
0
1
0
TIOCD0 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCD0 pin
register*2
Input capture at rising edge
1
Capture input source is TIOCD0 pin
Input capture at falling edge
1
X
Capture input source is TIOCD0 pin
Input capture at both edges
X
X
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down*1
Legend:
X:
Don’t care
Notes: 1. When the TPSC0 to TPSC2 bits in TCR_1 are set to B'000 and φ/1 is used as the
TCNT_1 count clock, this setting is invalid and input capture is not generated.
2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
Rev. 6.00 Sep. 24, 2009 Page 285 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.14 TIOR_1
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_1
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB1 pin
register
Input capture at rising edge
1
Capture input source is TIOCB1 pin
Input capture at falling edge
1
X
Capture input source is TIOCB1 pin
Input capture at both edges
X
X
TGRC_0 compare match/ input capture
Input capture at generation of TGRC_0 compare
match/input capture
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 286 of 928
REJ09B0099-0600
TIOCB1 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.15 TIOR_2
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_2
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
X
0
1
TIOCB2 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB2 pin
register
Input capture at rising edge
1
Capture input source is TIOCB2 pin
Input capture at falling edge
X
Capture input source is TIOCB2 pin
Input capture at both edges
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 287 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.16 TIORH_3
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_3
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
TIOCB3 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB3 pin
register
Input capture at rising edge
1
Capture input source is TIOCB3 pin
Input capture at falling edge
1
X
Capture input source is TIOCB3 pin
Input capture at both edges
X
X
Capture input source is channel 4/count clock
Input capture at TCNT_4 count-up/count-down*
Legend:
X:
Don’t care
Note: * When the TPSC0 to TPSC2 bits in TCR_4 are set to B'000 and φ/1 is used as the
TCNT_4 count clock, this setting is invalid and input capture is not generated.
Rev. 6.00 Sep. 24, 2009 Page 288 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.17 TIORL_3
Description
Bit 7
IOD3
Bit 6
IOD2
Bit 5
IOD1
Bit 4
IOD0
TGRD_3
Function
0
0
0
0
Output
compare
register*2
1
1
1
0
1
1
0
1
0
TIOCD3 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCD3 pin
register*2
Input capture at rising edge
1
Capture input source is TIOCD3 pin
Input capture at falling edge
1
X
Capture input source is TIOCD3 pin
Input capture at both edges
X
X
Capture input source is channel 4/count clock
Input capture at TCNT_4 count-up/count-down*1
Legend:
X:
Don’t care
Notes: 1. When the TPSC0 to TPSC2 bits in TCR_4 are set to B'000 and φ/1 is used as the
TCNT_4 count clock, this setting is invalid and input capture is not generated.
2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
Rev. 6.00 Sep. 24, 2009 Page 289 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.18 TIOR_4
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_4
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB4 pin
register
Input capture at rising edge
1
Capture input source is TIOCB4 pin
Input capture at falling edge
1
X
Capture input source is TIOCB4 pin
Input capture at both edges
X
X
Capture input source is TGRC_3 compare
match/input capture
Input capture at generation of TGRC_3 compare
match/input capture
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 290 of 928
REJ09B0099-0600
TIOCB4 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.19 TIOR_5
Description
Bit 7
IOB3
Bit 6
IOB2
Bit 5
IOB1
Bit 4
IOB0
TGRB_5
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
X
0
1
TIOCB5 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCB5 pin
register
Input capture at rising edge
1
Capture input source is TIOCB5 pin
Input capture at falling edge
X
Capture input source is TIOCB5 pin
Input capture at both edges
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 291 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.20 TIORH_0
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_0
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA0 pin
register
Input capture at rising edge
1
Capture input source is TIOCA0 pin
Input capture at falling edge
1
X
Capture input source is TIOCA0 pin
Input capture at both edges
X
X
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 292 of 928
REJ09B0099-0600
TIOCA0 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.21 TIORL_0
Description
Bit 3
IOC3
Bit 2
IOC2
Bit 1
IOC1
Bit 0
IOC0
TGRC_0
Function
0
0
0
0
Output
compare
register*
1
1
1
0
1
1
0
1
0
TIOCC0 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCC0 pin
register*
Input capture at rising edge
1
Capture input source is TIOCC0 pin
Input capture at falling edge
1
X
Capture input source is TIOCC0 pin
Input capture at both edges
X
X
Capture input source is channel 1/count clock
Input capture at TCNT_1 count-up/count-down
Legend:
X:
Don’t care
Note: * When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
Rev. 6.00 Sep. 24, 2009 Page 293 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.22 TIOR_1
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_1
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA1 pin
register
Input capture at rising edge
1
Capture input source is TIOCA1 pin
Input capture at falling edge
1
X
Capture input source is TIOCA1 pin
Input capture at both edges
X
X
Capture input source is TGRA_0 compare
match/input capture
Input capture at generation of channel 0/TGRA_0
compare match/input capture
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 294 of 928
REJ09B0099-0600
TIOCA1 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.23 TIOR_2
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_2
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
X
0
1
TIOCA2 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA2 pin
register
Input capture at rising edge
1
Capture input source is TIOCA2 pin
Input capture at falling edge
X
Capture input source is TIOCA2 pin
Input capture at both edges
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 295 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.24 TIORH_3
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_3
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA3 pin
register
Input capture at rising edge
1
Capture input source is TIOCA3 pin
Input capture at falling edge
1
X
Capture input source is TIOCA3 pin
Input capture at both edges
X
X
Capture input source is channel 4/count clock
Input capture at TCNT_4 count-up/count-down
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 296 of 928
REJ09B0099-0600
TIOCA3 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.25 TIORL_3
Description
Bit 3
IOC3
Bit 2
IOC2
Bit 1
IOC1
Bit 0
IOC0
TGRC_3
Function
0
0
0
0
Output
compare
register*
1
1
1
0
1
1
0
1
0
TIOCC3 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCC3 pin
register*
Input capture at rising edge
1
Capture input source is TIOCC3 pin
Input capture at falling edge
1
X
Capture input source is TIOCC3 pin
Input capture at both edges
X
X
Capture input source is channel 4/count clock
Input capture at TCNT_4 count-up/count-down
Legend:
X:
Don’t care
Note: * When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer register, this
setting is invalid and input capture/output compare is not generated.
Rev. 6.00 Sep. 24, 2009 Page 297 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.26 TIOR_4
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_4
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
0
1
0
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA4 pin
register
Input capture at rising edge
1
Capture input source is TIOCA4 pin
Input capture at falling edge
1
X
Capture input source is TIOCA4 pin
Input capture at both edges
X
X
Capture input source is TGRA_3 compare
match/input capture
Input capture at generation of TGRA_3 compare
match/input capture
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 298 of 928
REJ09B0099-0600
TIOCA4 Pin Function
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.27 TIOR_5
Description
Bit 3
IOA3
Bit 2
IOA2
Bit 1
IOA1
Bit 0
IOA0
TGRA_5
Function
0
0
0
0
Output
compare
register
1
1
1
0
1
1
X
0
1
TIOCA5 Pin Function
Output disabled
Initial output is 0
0 output at compare match
0
Initial output is 0
1 output at compare match
1
Initial output is 0
Toggle output at compare match
0
Output disabled
1
Initial output is 1
0 output at compare match
0
Initial output is 1
1 output at compare match
1
Initial output is 1
Toggle output at compare match
0
Input capture Capture input source is TIOCA5 pin
register
Input capture at rising edge
1
Capture input source is TIOCA5 pin
Input capture at falling edge
X
Capture input source is TIOCA5 pin
Input capture at both edges
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 299 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.4
Timer Interrupt Enable Register (TIER)
The TIER registers control enabling or disabling of interrupt requests for each channel. The TPU
has six TIER registers, one for each channel.
Bit
Bit Name
Initial
value
R/W
Description
7
TTGE
0
R/W
A/D Conversion Start Request Enable
Enables or disables generation of A/D conversion start
requests by TGRA input capture/compare match.
0: A/D conversion start request generation disabled
1: A/D conversion start request generation enabled
6
⎯
1
⎯
Reserved
This bit is always read as 1 and cannot be modified.
5
TCIEU
0
R/W
Underflow Interrupt Enable
Enables or disables interrupt requests (TCIU) by the TCFU
flag when the TCFU flag in TSR is set to 1 in channels 1, 2,
4, and 5.
In channels 0 and 3, bit 5 is reserved. It is always read as 0
and cannot be modified.
0: Interrupt requests (TCIU) by TCFU disabled
1: Interrupt requests (TCIU) by TCFU enabled
4
TCIEV
0
R/W
Overflow Interrupt Enable
Enables or disables interrupt requests (TCIV) by the TCFV
flag when the TCFV flag in TSR is set to 1.
0: Interrupt requests (TCIV) by TCFV disabled
1: Interrupt requests (TCIV) by TCFV enabled
3
TGIED
0
R/W
TGR Interrupt Enable D
Enables or disables interrupt requests (TGID) by the TGFD
bit when the TGFD bit in TSR is set to 1 in channels 0 and
3.
In channels 1, 2, 4, and 5, bit 3 is reserved. It is always
read as 0 and cannot be modified.
0: Interrupt requests (TGID) by TGFD bit disabled
1: Interrupt requests (TGID) by TGFD bit enabled
Rev. 6.00 Sep. 24, 2009 Page 300 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Bit
Bit Name
Initial
value
R/W
Description
2
TGIEC
0
R/W
TGR Interrupt Enable C
Enables or disables interrupt requests (TGIC) by the TGFC
bit when the TGFC bit in TSR is set to 1 in channels 0 and
3.
In channels 1, 2, 4, and 5, bit 2 is reserved. It is always
read as 0 and cannot be modified.
0: Interrupt requests (TGIC) by TGFC bit disabled
1: Interrupt requests (TGIC) by TGFC bit enabled
1
TGIEB
0
R/W
TGR Interrupt Enable B
Enables or disables interrupt requests (TGIB) by the TGFB
bit when the TGFB bit in TSR is set to 1.
0: Interrupt requests (TGIB) by TGFB bit disabled
1: Interrupt requests (TGIB) by TGFB bit enabled
0
TGIEA
0
R/W
TGR Interrupt Enable A
Enables or disables interrupt requests (TGIA) by the TGFA
bit when the TGFA bit in TSR is set to 1.
0: Interrupt requests (TGIA) by TGFA bit disabled
1: Interrupt requests (TGIA) by TGFA bit enabled
Rev. 6.00 Sep. 24, 2009 Page 301 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.5
Timer Status Register (TSR)
The TSR registers indicate the status of each channel. The TPU has six TSR registers, one for each
channel.
Bit
Bit Name
Initial
value
R/W
Description
7
TCFD
1
R
Count Direction Flag
Status flag that shows the direction in which TCNT counts
in channels 1, 2, 4, and 5.
In channels 0 and 3, bit 7 is reserved. It is always read as 1
and cannot be modified.
0: TCNT counts down
1: TCNT counts up
6
⎯
1
⎯
Reserved
This bit is always read as 1 and cannot be modified.
5
TCFU
0
R/(W)* Underflow Flag
Status flag that indicates that TCNT underflow has
occurred when channels 1, 2, 4, and 5 are set to phase
counting mode. Only 0 can be written, for flag clearing.
In channels 0 and 3, bit 5 is reserved. It is always read as 0
and cannot be modified.
[Setting condition]
When the TCNT value underflows (changes from H'0000 to
H'FFFF)
[Clearing condition]
When 0 is written to TCFU after reading TCFU = 1
4
TCFV
0
R/(W)* Overflow Flag
Status flag that indicates that TCNT overflow has occurred.
Only 0 can be written, for flag clearing.
[Setting condition]
When the TCNT value overflows (changes from H'FFFF to
H'0000 )
[Clearing condition]
When 0 is written to TCFV after reading TCFV = 1
Rev. 6.00 Sep. 24, 2009 Page 302 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Bit
Bit Name
Initial
value
R/W
3
TGFD
0
R/(W)* Input Capture/Output Compare Flag D
Description
Status flag that indicates the occurrence of TGRD input
capture or compare match in channels 0 and 3. Only 0 can
be written, for flag clearing. In channels 1, 2, 4, and 5, bit 3
is reserved. It is always read as 0 and cannot be modified.
[Setting conditions]
•
When TCNT = TGRD and TGRD is functioning as
output compare register
•
When TCNT value is transferred to TGRD by input
capture signal and TGRD is functioning as input
capture register
[Clearing conditions]
2
TGFC
0
•
When DTC is activated by TGID interrupt, the DISEL bit
of MRB in DTC is 0 with the transfer counter other than
0
•
When 0 is written to TGFD after reading TGFD = 1
R/(W)* Input Capture/Output Compare Flag C
Status flag that indicates the occurrence of TGRC input
capture or compare match in channels 0 and 3. Only 0 can
be written, for flag clearing. In channels 1, 2, 4, and 5, bit 2
is reserved. It is always read as 0 and cannot be modified.
[Setting conditions]
•
When TCNT = TGRC and TGRC is functioning as
output compare register
•
When TCNT value is transferred to TGRC by input
capture signal and TGRC is functioning as input
capture register
[Clearing conditions]
•
When DTC is activated by TGIC interrupt, the DISEL bit
of MRB in DTC is 0 with the transfer counter other than
0
•
When 0 is written to TGFC after reading TGFC = 1
Rev. 6.00 Sep. 24, 2009 Page 303 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Bit
Bit Name
Initial
value
R/W
1
TGFB
0
R/(W)* Input Capture/Output Compare Flag B
Description
Status flag that indicates the occurrence of TGRB input
capture or compare match. Only 0 can be written, for flag
clearing.
[Setting conditions]
•
When TCNT = TGRB and TGRB is functioning as
output compare register
•
When TCNT value is transferred to TGRB by input
capture signal and TGRB is functioning as input
capture register
[Clearing conditions]
0
TGFA
0
•
When DTC is activated by TGIB interrupt, the DISEL bit
of MRB in DTC is 0 with the transfer counter other than
0
•
When 0 is written to TGFB after reading TGFB = 1
R/(W)* Input Capture/Output Compare Flag A
Status flag that indicates the occurrence of TGRA input
capture or compare match. Only 0 can be written, for flag
clearing.
[Setting conditions]
•
When TCNT = TGRA and TGRA is functioning as
output compare register
•
When TCNT value is transferred to TGRA by input
capture signal and TGRA is functioning as input
capture register
[Clearing conditions]
Note:
*
•
When DTC is activated by TGIA interrupt, the DISEL bit
of MRB in DTC is 0 with the transfer counter other than
0
•
When 0 is written to TGFA after reading TGFA = 1
Only 0 can be written to this bit to clear the flag.
Rev. 6.00 Sep. 24, 2009 Page 304 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.6
Timer Counter (TCNT)
The TCNT registers are 16-bit readable/writable counters. The TPU has six TCNT counters, one
for each channel.
The TCNT counters are initialized to H'0000 by a reset, and in hardware standby mode.
The TCNT counters cannot be accessed in 8-bit units; they must always be accessed as a 16-bit
unit.
10.3.7
Timer General Register (TGR)
The TGR registers are dual function 16-bit readable/writable registers, functioning as either output
compare or input capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3
and two each for channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be
designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units;
they must always be accessed as a 16-bit unit. TGR buffer register combinations are TGRA—
TGRC and TGRB—TGRD.
10.3.8
Timer Start Register (TSTR)
TSTR specifies whether to operate or stop TCNT for channels 0 to 5. When setting the operating
mode in TMDR or setting the count clock in TCR, first stop the TCNT counter.
Bit
Bit Name
Initial
value
R/W
Description
7, 6
⎯
All 0
⎯
Reserved
Only 0 should be written to these bits.
5
CST5
0
R/W
Counter Start 5 to 0
4
CST4
0
R/W
These bits specify whether to operate or stop TCNT.
3
CST3
0
R/W
2
CST2
0
R/W
1
CST1
0
R/W
0
CST0
0
R/W
If 0 is written to the CST bit during operation with the TIOC
pin designated for output, the counter stops but the TIOC
pin output compare output level is retained. If TIOR is
written to when the CST bit is cleared to 0, the pin output
level will be changed to the set initial output value.
0: TCNT_0 to TCNT_5 count operation is stopped
1: TCNT_0 to TCNT_5 performs count operation
Rev. 6.00 Sep. 24, 2009 Page 305 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.3.9
Timer Synchro Register (TSYR)
TSYR selects the independent operation or synchronous operation of TCNT for channels 0 to 5. A
channel performs synchronous operation when the corresponding bit in TSYR is set to 1.
Bit
Bit Name
Initial
value
R/W
Description
7, 6
⎯
All 0
⎯
Reserved
5
SYNC5
0
R/W
Timer Synchro 5 to 0
4
SYNC4
0
R/W
3
SYNC3
0
R/W
These bits are used to select the independent or
synchronized operation with other channels.
2
SYNC2
0
R/W
1
SYNC1
0
R/W
0
SYNC0
0
R/W
Only 0 should be written to these bits.
When synchronous operation is selected, the TCNT
synchronous presetting of multiple channels, and
synchronous clearing by counter clearing on another
channel, are possible.
To set synchronous operation, the SYNC bits for at least
two channels must be set to 1. To set synchronous
clearing, in addition to the SYNC bit , the TCNT clearing
source must also be set by means of the CCLR0 to CCLR2
bits in TCR.
0: TCNT_0 to TCNT_5 operates independently (TCNT
presetting /clearing is unrelated to other channels)
1: TCNT_0 to TCNT_5 performs synchronous operation.
TCNT synchronous presetting/synchronous clearing is
possible.
Rev. 6.00 Sep. 24, 2009 Page 306 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.4
Operation
10.4.1
Basic Functions
Each channel has a TCNT and TGR register. TCNT performs up-counting, and is also capable of
free-running operation, synchronous counting, and external event counting.
Each TGR can be used as an input capture register or output compare register.
Counter Operation: When one of the CST0 to CST5 bits is set to 1 in TSTR, the TCNT counter
for the corresponding channel begins counting. TCNT can operate as a free-running counter,
periodic counter, for example.
1. Example of count operation setting procedure
Figure 10.2 shows an example of the count operation setting procedure.
Operation selection
Select counter clock
[1]
Periodic counter
Select counter clearing source
Free-running counter
[2]
[3]
Select output compare register
Set period
[4]
Start count operation
[5]
<Periodic counter>
Start count operation
<Free-running counter>
[5]
[1] Select the counter
clock with the TPSC2 to
TPSC0 bits in
TCR. At the same
time, select the
input clock edge
with the CKEG1 and CKEG0
bits in TCR.
[2] For periodic counter
operation, select the
TGR to be used as
the TCNT clearing
source with the CCLR2 to
CCLR0 bits in TCR.
[3] Designate the TGR
selected in [2] as an
output compare
register by means of
TIOR.
[4] Set the periodic
counter cycle in the
TGR selected in [2].
[5] Set the CST bit in
TSTR to 1 to start
the counter operation.
Figure 10.2 Example of Counter Operation Setting Procedure
Rev. 6.00 Sep. 24, 2009 Page 307 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
2. Free-running count operation and periodic count operation
Immediately after a reset, the TPU’s TCNT counters are all designated as free-running
counters. When the relevant bit in TSTR is set to 1 the corresponding TCNT counter starts upcount operation as a free-running counter. When TCNT overflows (from H'FFFF to H'0000),
the TCFV bit in TSR is set to 1. If the value of the corresponding TCIEV bit in TIER is 1 at
this point, the TPU requests an interrupt. After overflow, TCNT starts counting up again from
H'0000.
Figure 10.3 illustrates free-running counter operation.
TCNT value
H'FFFF
H'0000
Time
CST bit
TCFV
Figure 10.3 Free-Running Counter Operation
When compare match is selected as the TCNT clearing source, the TCNT counter for the
relevant channel performs periodic count operation. The TGR register for setting the period is
designated as an output compare register, and counter clearing by compare match is selected
by means of the CCLR0 to CCLR2 bits in TCR. After the settings have been made, TCNT
starts up-count operation as a periodic counter when the corresponding bit in TSTR is set to 1.
When the count value matches the value in TGR, the TGF bit in TSR is set to 1 and TCNT is
cleared to H'0000.
If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests an
interrupt. After a compare match, TCNT starts counting up again from H'0000.
Figure 10.4 illustrates periodic counter operation.
Rev. 6.00 Sep. 24, 2009 Page 308 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
TCNT value
TGR
Counter cleared by TGR
compare match
H'0000
Time
CST bit
Flag cleared by software or
DTC activation
TGF
Figure 10.4 Periodic Counter Operation
Rev. 6.00 Sep. 24, 2009 Page 309 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Waveform Output by Compare Match: The TPU can perform 0, 1, or toggle output from the
corresponding output pin using compare match.
1. Example of setting procedure for waveform output by compare match
Figure 10.5 shows an example of the setting procedure for waveform output by compare
match.
Output selection
Select waveform output mode
[1]
Set output timing
[2]
Start count operation
[3]
[1] Select initial value 0 output or 1 output, and
compare match output value 0 output, 1 output,
or toggle output, by means of TIOR. The set
initial value is output at the TIOC pin unit the
first compare match occurs.
[2] Set the timing for compare match generation in
TGR.
[3] Set the CST bit in TSTR to 1 to start the count
operation.
<Waveform output>
Figure 10.5 Example of Setting Procedure for Waveform Output by Compare Match
2. Examples of waveform output operation
Figure 10.6 shows an example of 0 output/1 output.
In this example TCNT has been designated as a free-running counter, and settings have been
made such that 1 is output by compare match A, and 0 is output by compare match B. When
the set level and the pin level coincide, the pin level does not change.
Rev. 6.00 Sep. 24, 2009 Page 310 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
TCNT value
H'FFFF
TGRA
TGRB
Time
H'0000
No change
No change
1 output
TIOCA
TIOCB
No change
No change
0 output
Figure 10.6 Example of 0 Output/1 Output Operation
Figure 10.7 shows an example of toggle output.
In this example, TCNT has been designated as a periodic counter (with counter clearing on
compare match B), and settings have been made such that the output is toggled by both
compare match A and compare match B.
TCNT value
Counter cleared by TGRB compare match
H'FFFF
TGRB
TGRA
Time
H'0000
Toggle output
TIOCB
Toggle output
TIOCA
Figure 10.7 Example of Toggle Output Operation
Input Capture Function: The TCNT value can be transferred to TGR on detection of the TIOC
pin input edge.
Rising edge, falling edge, or both edges can be selected as the detected edge. For channels 0, 1, 3,
and 4, it is also possible to specify another channel's counter input clock or compare match signal
as the input capture source.
Note: When another channel's counter input clock is used as the input capture input for channels
0 and 3, φ/1 should not be selected as the counter input clock used for input capture input.
Input capture will not be generated if φ/1 is selected.
Rev. 6.00 Sep. 24, 2009 Page 311 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
1. Example of input capture operation setting procedure
Figure 10.8 shows an example of the input capture operation setting procedure.
Input selection
Select input capture input
Start count
[1] Designate TGR as an input capture register by
means of TIOR, and select rising edge, falling
edge, or both edges as the input capture source
and input signal edge.
[2] Set the CST bit in TSTR to 1 to start the count
operation.
[1]
[2]
<Input capture operation>
Figure 10.8 Example of Input Capture Operation Setting Procedure
2. Example of input capture operation
Figure 10.9 shows an example of input capture operation.
In this example both rising and falling edges have been selected as the TIOCA pin input
capture input edge, the falling edge has been selected as the TIOCB pin input capture input
edge, and counter clearing by TGRB input capture has been designated for TCNT.
Rev. 6.00 Sep. 24, 2009 Page 312 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Counter cleared by TIOCB
input (falling edge)
TCNT value
H'0180
H'0160
H'0010
H'0005
Time
H'0000
TIOCA
TGRA
H'0005
H'0160
H'0010
TIOCB
TGRB
H'0180
Figure 10.9 Example of Input Capture Operation
10.4.2
Synchronous Operation
In synchronous operation, the values in a number of TCNT counters can be rewritten
simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared
simultaneously by making the appropriate setting in TCR (synchronous clearing).
Synchronous operation enables TGR to be incremented with respect to a single time base.
Channels 0 to 5 can all be designated for synchronous operation.
Example of Synchronous Operation Setting Procedure: Figure 10.10 shows an example of the
synchronous operation setting procedure.
Rev. 6.00 Sep. 24, 2009 Page 313 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Synchronous operation
selection
Set synchronous
operation
[1]
Synchronous presetting
Set TCNT
Synchronous clearing
[2]
Clearing
source generation
channel?
No
Yes
<Synchronous presetting>
Select counter
clearing source
[3]
Set synchronous
counter clearing
[4]
Start count
[5]
Start count
[5]
<Counter clearing>
<Synchronous clearing>
[1] Set to 1 the SYNC bits in TSYR corresponding to the channels to be designated for synchronous
operation.
[2] When the TCNT counter of any of the channels designated for synchronous operation is
written to, the same value is simultaneously written to the other TCNT counters.
[3] Use the CCLR2 to CCLR0 bits in TCR to specify TCNT clearing by input capture/output compare,
etc.
[4] Use the CCLR2 to CCLR0 bits in TCR to designate synchronous clearing for the counter clearing
source.
[5] Set to 1 the CST bits in TSTR for the relevant channels, to start the count operation.
Figure 10.10 Example of Synchronous Operation Setting Procedure
Example of Synchronous Operation: Figure 10.11 shows an example of synchronous operation.
In this example, synchronous operation and PWM mode 1 have been designated for channels 0 to
2, TGRB_0 compare match has been set as the channel 0 counter clearing source, and
synchronous clearing has been set for the channel 1 and 2 counter clearing source.
Three-phase PWM waveforms are output from pins TIOCA0, TIOCA1, and TIOCA2. At this
time, synchronous presetting, and synchronous clearing by TGRB_0 compare match, are
performed for channel 0 to 2 TCNT counters, and the data set in TGRB_0 is used as the PWM
cycle.
For details of PWM modes, see section 10.4.5, PWM Modes.
Rev. 6.00 Sep. 24, 2009 Page 314 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Synchronous clearing by TGRB_0 compare match
TCNT0 to TCNT2 values
TGRB_0
TGRB_1
TGRA_0
TGRB_2
TGRA_1
TGRA_2
Time
H'0000
TIOCA0
TIOCA1
TIOCA2
Figure 10.11 Example of Synchronous Operation
10.4.3
Buffer Operation
Buffer operation, provided for channels 0 and 3, enables TGRC and TGRD to be used as buffer
registers.
Buffer operation differs depending on whether TGR has been designated as an input capture
register or as a compare match register.
Table 10.28 shows the register combinations used in buffer operation.
Table 10.28 Register Combinations in Buffer Operation
Channel
Timer General Register
Buffer Register
0
TGRA_0
TGRC_0
TGRB_0
TGRD_0
TGRA_3
TGRC_3
TGRB_3
TGRD_3
3
• When TGR is an output compare register
When a compare match occurs, the value in the buffer register for the corresponding channel is
transferred to the timer general register.
Rev. 6.00 Sep. 24, 2009 Page 315 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
This operation is illustrated in figure 10.12.
Compare match signal
Timer general
register
Buffer register
Comparator
TCNT
Figure 10.12 Compare Match Buffer Operation
• When TGR is an input capture register
When input capture occurs, the value in TCNT is transferred to TGR and the value previously
held in the timer general register is transferred to the buffer register.
This operation is illustrated in figure 10.13.
Input capture
signal
Timer general
register
Buffer register
TCNT
Figure 10.13 Input Capture Buffer Operation
Example of Buffer Operation Setting Procedure: Figure 10.14 shows an example of the buffer
operation setting procedure.
Buffer operation
Select TGR function
[1]
Set buffer operation
[2]
Start count
[3]
[1] Designate TGR as an input capture register or
output compare register by means of TIOR.
[2] Designate TGR for buffer operation with the
BFA and BFB bits in TMDR.
[3] Set the CST bit in TSTR to 1 start the count
operation.
<Buffer operation>
Figure 10.14 Example of Buffer Operation Setting Procedure
Rev. 6.00 Sep. 24, 2009 Page 316 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Examples of Buffer Operation
1. When TGR is an output compare register
Figure 10.15 shows an operation example in which PWM mode 1 has been designated for
channel 0, and buffer operation has been designated for TGRA and TGRC. The settings used
in this example are TCNT clearing by compare match B, 1 output at compare match A, and 0
output at compare match B.
As buffer operation has been set, when compare match A occurs the output changes and the
value in buffer register TGRC is simultaneously transferred to timer general register TGRA.
This operation is repeated each time that compare match A occurs.
For details of PWM modes, see section 10.4.5, PWM Modes.
TCNT value
TGRB_0
H'0520
H'0450
H'0200
TGRA_0
Time
H'0000
TGRC_0 H'0200
H'0450
H'0520
Transfer
TGRA_0
H'0200
H'0450
TIOCA
Figure 10.15 Example of Buffer Operation (1)
2. When TGR is an input capture register
Figure 10.16 shows an operation example in which TGRA has been designated as an input
capture register, and buffer operation has been designated for TGRA and TGRC.
Counter clearing by TGRA input capture has been set for TCNT, and both rising and falling
edges have been selected as the TIOCA pin input capture input edge.
As buffer operation has been set, when the TCNT value is stored in TGRA upon the
occurrence of input capture A, the value previously stored in TGRA is simultaneously
transferred to TGRC.
Rev. 6.00 Sep. 24, 2009 Page 317 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
TCNT value
H'0F07
H'09FB
H'0532
H'0000
Time
TIOCA
H'0532
TGRA
TGRC
H'0F07
H'09FB
H'0532
H'0F07
Figure 10.16 Example of Buffer Operation (2)
10.4.4
Cascaded Operation
In cascaded operation, two 16-bit counters for different channels are used together as a 32-bit
counter.
This function works by counting the channel 1 (channel 4) counter clock upon overflow/underflow
of TCNT_2 (TCNT_5) as set in the TPSC0 to TPSC2 bits in TCR.
Underflow occurs only when the lower 16-bit TCNT is in phase-counting mode.
Table 10.29 shows the register combinations used in cascaded operation.
Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is invalid
and the counters operates independently in phase counting mode.
Table 10.29 Cascaded Combinations
Combination
Upper 16 Bits
Lower 16 Bits
Channels 1 and 2
TCNT_1
TCNT_2
Channels 4 and 5
TCNT_4
TCNT_5
Rev. 6.00 Sep. 24, 2009 Page 318 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Example of Cascaded Operation Setting Procedure: Figure 10.17 shows an example of the
setting procedure for cascaded operation.
Cascaded operation
Set cascading
[1]
Start count
[2]
[1] Set the TPSC2 to TPSC0 bits in the channel 1
(channel 4) TCR to B'1111 to select TCNT_2
(TCNT_5) overflow/underflow counting.
[2] Set the CST bit in TSTR for the upper and lower
channel to 1 to start the count operation.
<Cascaded operation>
Figure 10.17 Cascaded Operation Setting Procedure
Examples of Cascaded Operation: Figure 10.18 illustrates the operation when TCNT_2
overflow/underflow counting has been set for TCNT_1, when TGRA_1 and TGRA_2 have been
designated as input capture registers, and when TIOC pin rising edge has been selected.
When a rising edge is input to the TIOCA1 and TIOCA2 pins simultaneously, the upper 16 bits of
the 32-bit data are transferred to TGRA_1, and the lower 16 bits to TGRA_2.
TCNT_1
clock
TCNT_1
H'03A1
H'03A2
TCNT_2
clock
TCNT_2
H'FFFF
H'0001
H'0000
TIOCA1,
TIOCA2
TGRA_1
H'03A2
TGRA_2
H'0000
Figure 10.18 Example of Cascaded Operation (1)
Figure 10.19 illustrates the operation when TCNT_2 overflow/underflow counting has been set for
TCNT_1 and phase counting mode has been designated for channel 2.
Rev. 6.00 Sep. 24, 2009 Page 319 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow.
TCLKA
TCLKB
TCNT_2
FFFD
TCNT_1
FFFE
FFFF
0000
0000
0001
0002
0001
0000
0001
FFFF
0000
Figure 10.19 Example of Cascaded Operation (2)
10.4.5
PWM Modes
In PWM mode, PWM waveforms are output from the output pins. The output level can be selected
as 0, 1, or toggle output in response to a compare match of each TGR.
TGR registers settings can be used to output a PWM waveform in the range of 0% to 100% duty.
Designating TGR compare match as the counter clearing source enables the period to be set in that
register. All channels can be designated for PWM mode independently. Synchronous operation is
also possible.
There are two PWM modes, as described below.
• PWM mode 1
PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with TGRB and
TGRC with TGRD. The output specified by the IOA0 to IOA3 bits and IOC0 to IOC3 bits in
TIOR is output from the TIOCA and TIOCC pins at compare matches A and C, and the output
specified by the IOB0 to IOB3 bits and IOD0 to IOD3 bits in TIOR is output at compare
matches B and D. The initial output value is the value set in TGRA or TGRC. If the set values
of paired TGRs are identical, the output value does not change when a compare match occurs.
In PWM mode 1, a maximum 8-phase PWM output is possible.
• PWM mode 2
PWM output is generated using one TGR as the cycle register and the others as duty registers.
The output specified in TIOR is performed by means of compare matches. Upon counter
clearing by a synchronization register compare match, the output value of each pin is the initial
value set in TIOR. If the set values of the cycle and duty registers are identical, the output
value does not change when a compare match occurs.
Rev. 6.00 Sep. 24, 2009 Page 320 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
In PWM mode 2, a maximum 15-phase PWM output is possible in combination use with
synchronous operation.
The correspondence between PWM output pins and registers is shown in table 10.30.
Table 10.30 PWM Output Registers and Output Pins
Output Pins
Channel
Registers
PWM Mode 1
PWM Mode 2
0
TGRA_0
TIOCA0
TIOCA0
TGRB_0
TGRC_0
TIOCB0
TIOCC0
TGRD_0
1
TGRA_1
TIOCD0
TIOCA1
TGRB_1
2
TGRA_2
TGRA_3
TIOCA2
TIOCA3
TGRA_4
TIOCC3
TGRA_5
TGRB_5
TIOCC3
TIOCD3
TIOCA4
TGRB_4
5
TIOCA3
TIOCB3
TGRD_3
4
TIOCA2
TIOCB2
TGRB_3
TGRC_3
TIOCA1
TIOCB1
TGRB_2
3
TIOCC0
TIOCA4
TIOCB4
TIOCA5
TIOCA5
TIOCB5
Note: In PWM mode 2, PWM output is not possible for the TGR register in which the period is set.
Rev. 6.00 Sep. 24, 2009 Page 321 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Example of PWM Mode Setting Procedure: Figure 10.20 shows an example of the PWM mode
setting procedure.
PWM mode
Select counter clock
[1]
Select counter clearing source
[2]
Select waveform output level
[3]
Set TGR
[4]
Set PWM mode
[5]
Start count
[6]
[1] Select the counter clock with the TPSC2 to
TPSC0 bits in TCR. At the same time, select the
input clock edge with the CKEG1 and CKEG0 bits
in TCR.
[2] Use the CCLR2 to CCLR0 bits in TCR to select the
TGR to be used as the TCNT clearing source.
[3] Use TIOR to designate the TGR as an output
compare register, and select the initial value and
output value.
[4] Set the cycle in the TGR selected in [2], and set
the duty in the other the TGR.
[5] Select the PWM mode with the MD3 to MD0 bits
in TMDR.
[6] Set the CST bit in TSTR to 1 start the count
operation.
<PWM mode>
Figure 10.20 Example of PWM Mode Setting Procedure
Examples of PWM Mode Operation: Figure 10.21 shows an example of PWM mode 1
operation.
In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA
initial output value and output value, and 1 is set as the TGRB output value.
In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers
are used as the duty levels.
Rev. 6.00 Sep. 24, 2009 Page 322 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
TCNT value
Counter cleared by
TGRA compare match
TGRA
TGRB
H'0000
Time
TIOCA
Figure 10.21 Example of PWM Mode Operation (1)
Figure 10.22 shows an example of PWM mode 2 operation.
In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 compare
match is set as the TCNT clearing source, and 0 is set for the initial output value and 1 for the
output value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), outputting a 5-phase
PWM waveform.
In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other TGRs are
used as the duty levels.
TCNT value
Counter cleared by
TGRB_1 compare match
TGRB_1
TGRA_1
TGRD_0
TGRC_0
TGRB_0
TGRA_0
H'0000
Time
TIOCA0
TIOCB0
TIOCC0
TIOCD0
TIOCA1
Figure 10.22 Example of PWM Mode Operation (2)
Rev. 6.00 Sep. 24, 2009 Page 323 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Figure 10.23 shows examples of PWM waveform output with 0% duty and 100% duty in PWM
mode.
TCNT value
TGRB rewritten
TGRA
TGRB
TGRB rewritten
TGRB
rewritten
H'0000
Time
0% duty
TIOCA
Output does not change when cycle register and duty register
compare matches occur simultaneously
TCNT value
TGRB rewritten
TGRA
TGRB rewritten
TGRB rewritten
TGRB
H'0000
Time
100% duty
TIOCA
Output does not change when cycle register and duty
register compare matches occur simultaneously
TCNT value
TGRB rewritten
TGRA
TGRB rewritten
TGRB
TGRB rewritten
Time
H'0000
100% duty
TIOCA
0% duty
Figure 10.23 Example of PWM Mode Operation (3)
Rev. 6.00 Sep. 24, 2009 Page 324 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.4.6
Phase Counting Mode
In phase counting mode, the phase difference between two external clock inputs is detected and
TCNT is incremented/decremented accordingly. This mode can be set for channels 1, 2, 4, and 5.
When phase counting mode is set, an external clock is selected as the counter input clock and
TCNT operates as an up/down-counter regardless of the setting of the TPSC0 to TPSC2 bits and
CKEG0 and CKEG1 bits in TCR. However, the functions of the CCLR0 and CCLR1 bits in TCR,
and of TIOR, TIER, and TGR, are valid, and input capture/compare match and interrupt functions
can be used.
This can be used for two-phase encoder pulse input.
If overflow occurs when TCNT is counting up, the TCFV flag in TSR is set; if underflow occurs
when TCNT is counting down, the TCFU flag is set.
The TCFD bit in TSR is the count direction flag. Reading the TCFD flag reveals whether TCNT is
counting up or down.
Table 10.31 shows the correspondence between external clock pins and channels.
Table 10.31 Phase Counting Mode Clock Input Pins
External Clock Pins
Channels
A-Phase
B-Phase
When channel 1 or 5 is set to phase counting mode
TCLKA
TCLKB
When channel 2 or 4 is set to phase counting mode
TCLKC
TCLKD
Example of Phase Counting Mode Setting Procedure: Figure 10.24 shows an example of the
phase counting mode setting procedure.
Rev. 6.00 Sep. 24, 2009 Page 325 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
[1] Select phase counting mode with the MD3 to
MD0 bits in TMDR.
[2] Set the CST bit in TSTR to 1 to start the count
operation.
Phase counting mode
Select phase counting mode
[1]
Start count
[2]
<Phase counting mode>
Figure 10.24 Example of Phase Counting Mode Setting Procedure
Rev. 6.00 Sep. 24, 2009 Page 326 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Examples of Phase Counting Mode Operation: In phase counting mode, TCNT counts up or
down according to the phase difference between two external clocks. There are four modes,
according to the count conditions.
1. Phase counting mode 1
Figure 10.25 shows an example of phase counting mode 1 operation, and table 10.32
summarizes the TCNT up/down-count conditions.
TCLKA (channels 1 and 5)
TCLKC (channels 2 and 4)
TCLKB (channels 1 and 5)
TCLKD (channels 2 and 4)
TCNT value
Down-count
Up-count
Time
Figure 10.25 Example of Phase Counting Mode 1 Operation
Table 10.32 Up/Down-Count Conditions in Phase Counting Mode 1
TCLKA (Channels 1 and 5)
TCLKC (Channels 2 and 4)
TCLKB (Channels 1 and 5)
TCLKD (Channels 2 and 4)
High level
Operation
Up-count
Low level
Up-count
Low level
Up-count
High level
Up-count
High level
Down-count
Low level
Down-count
High level
Down-count
Low level
Down-count
Legend:
:
Rising edge
:
Falling edge
Rev. 6.00 Sep. 24, 2009 Page 327 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
2. Phase counting mode 2
Figure 10.26 shows an example of phase counting mode 2 operation, and table 10.33
summarizes the TCNT up/down-count conditions.
TCLKA (channels 1 and 5)
TCLKC (channels 2 and 4)
TCLKB (channels 1 and 5)
TCLKD (channels 2 and 4)
TCNT value
Up-count
Down-count
Time
Figure 10.26 Example of Phase Counting Mode 2 Operation
Table 10.33 Up/Down-Count Conditions in Phase Counting Mode 2
TCLKA (Channels 1 and 5)
TCLKC (Channels 2 and 4)
TCLKB (Channels 1 and 5)
TCLKD (Channels 2 and 4)
High level
Operation
Don’t care
Low level
Don’t care
Low level
Don’t care
High level
Up-count
High level
Don’t care
Low level
Don’t care
Legend:
:
Rising edge
:
Falling edge
Rev. 6.00 Sep. 24, 2009 Page 328 of 928
REJ09B0099-0600
High level
Don’t care
Low level
Down-count
Section 10 16-Bit Timer Pulse Unit (TPU)
3. Phase counting mode 3
Figure 10.27 shows an example of phase counting mode 3 operation, and table 10.34
summarizes the TCNT up/down-count conditions.
TCLKA (channels 1 and 5)
TCLKC (channels 2 and 4)
TCLKB (channels 1 and 5)
TCLKD (channels 2 and 4)
TCNT value
Down-count
Up-count
Time
Figure 10.27 Example of Phase Counting Mode 3 Operation
Table 10.34 Up/Down-Count Conditions in Phase Counting Mode 3
TCLKA (Channels 1 and 5)
TCLKC (Channels 2 and 4)
TCLKB (Channels 1 and 5)
TCLKD (Channels 2 and 4)
Operation
High level
Don’t care
Low level
Don’t care
Low level
Don’t care
High level
Up-count
High level
Down-count
Low level
Don’t care
High level
Don’t care
Low level
Don’t care
Legend:
:
Rising edge
:
Falling edge
Rev. 6.00 Sep. 24, 2009 Page 329 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
4. Phase counting mode 4
Figure 10.28 shows an example of phase counting mode 4 operation, and table 10.35
summarizes the TCNT up/down-count conditions.
TCLKA (channels 1 and 5)
TCLKC (channels 2 and 4)
TCLKB (channels 1 and 5)
TCLKD (channels 2 and 4)
TCNT value
Down-count
Up-count
Time
Figure 10.28 Example of Phase Counting Mode 4 Operation
Table 10.35 Up/Down-Count Conditions in Phase Counting Mode 4
TCLKA (Channels 1 and 5)
TCLKC (Channels 2 and 4)
TCLKB (Channels 1 and 5)
TCLKD (Channels 2 and 4)
Operation
High level
Up-count
Low level
Up-count
Low level
Don’t care
High level
Don’t care
High level
Down-count
Low level
Down-count
Legend:
:
Rising edge
:
Falling edge
Rev. 6.00 Sep. 24, 2009 Page 330 of 928
REJ09B0099-0600
High level
Don’t care
Low level
Don’t care
Section 10 16-Bit Timer Pulse Unit (TPU)
Phase Counting Mode Application Example: Figure 10.29 shows an example in which channel
1 is in phase counting mode, and channel 1 is coupled with channel 0 to input servo motor 2-phase
encoder pulses in order to detect position or speed.
Channel 1 is set to phase counting mode 1, and the encoder pulse A-phase and B-phase are input
to TCLKA and TCLKB.
Channel 0 operates with TCNT counter clearing by TGRC_0 compare match; TGRA_0 and
TGRC_0 are used for the compare match function and are set with the speed control period and
position control period. TGRB_0 is used for input capture, with TGRB_0 and TGRD_0 operating
in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input capture
source, and the pulse widths of 2-phase encoder 4-multiplication pulses are detected.
TGRA_1 and TGRB_1 for channel 1 are designated for input capture, and channel 0 TGRA_0 and
TGRC_0 compare matches are selected as the input capture source and store the up/down-counter
values for the control periods.
This procedure enables the accurate detection of position and speed.
Rev. 6.00 Sep. 24, 2009 Page 331 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Channel 1
TCLKA
TCLKB
Edge
detection
circuit
TCNT_1
TGRA_1
(speed period capture)
TGRB_1
(position period capture)
TCNT_0
TGRA_0
(speed control period)
+
-
TGRC_0
(position control period)
+
-
TGRB_0 (pulse width capture)
TGRD_0 (buffer operation)
Channel 0
Figure 10.29 Phase Counting Mode Application Example
10.5
Interrupts
There are three kinds of TPU interrupt source; TGR input capture/compare match, TCNT
overflow, and TCNT underflow. Each interrupt source has its own status flag and enable/disabled
bit, allowing the generation of interrupt request signals to be enabled or disabled individually.
When an interrupt request is generated, the corresponding status flag in TSR is set to 1. If the
corresponding enable/disable bit in TIER is set to 1 at this time, an interrupt is requested. The
interrupt request is cleared by clearing the status flag to 0.
Relative channel priorities can be changed by the interrupt controller, however the priority order
within a channel is fixed. For details, see section 5, Interrupt Controller.
Rev. 6.00 Sep. 24, 2009 Page 332 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Table 10.36 lists the TPU interrupt sources.
Table 10.36 TPU Interrupts
Channel
Name
Interrupt Source
DTC
Interrupt Flag Activation
0
TGI0A
TGRA_0 input capture/compare match
TGFA_0
Possible
TGI0B
TGRB_0 input capture/compare match
TGFB_0
Possible
TGI0C
TGRC_0 input capture/compare match
TGFC_0
Possible
TGI0D
TGRD_0 input capture/compare match
TGFD_0
Possible
1
2
3
4
5
TCI0V
TCNT_0 overflow
TCFV_0
Not possible
TGI1A
TGRA_1 input capture/compare match
TGFA_1
Possible
TGI1B
TGRB_1 input capture/compare match
TGFB_1
Possible
TCI1V
TCNT_1 overflow
TCFV_1
Not possible
TCI1U
TCNT_1 underflow
TCFU_1
Not possible
TGI2A
TGRA_2 input capture/compare match
TGFA_2
Possible
TGI2B
TGRB_2 input capture/compare match
TGFB_2
Possible
TCI2V
TCNT_2 overflow
TCFV_2
Not possible
TCI2U
TCNT_2 underflow
TCFU_2
Not possible
TGI3A
TGRA_3 input capture/compare match
TGFA_3
Possible
TGI3B
TGRB_3 input capture/compare match
TGFB_3
Possible
TGI3C
TGRC_3 input capture/compare match
TGFC_3
Possible
TGI3D
TGRD_3 input capture/compare match
TGFD_3
Possible
TCI3V
TCNT_3 overflow
TCFV_3
Not possible
TGI4A
TGRA_4 input capture/compare match
TGFA_4
Possible
TGI4B
TGRB_4 input capture/compare match
TGFB_4
Possible
TCI4V
TCNT_4 overflow
TCFV_4
Not possible
TCI4U
TCNT_4 underflow
TCFU_4
Not possible
TGI5A
TGRA_5 input capture/compare match
TGFA_5
Possible
TGI5B
TGRB_5 input capture/compare match
TGFB_5
Possible
TCI5V
TCNT_5 overflow
TCFV_5
Not possible
TCI5U
TCNT_5 underflow
TCFU_5
Not possible
Note: This table shows the initial state immediately after a reset. The relative channel priorities
can be changed by the interrupt controller.
Rev. 6.00 Sep. 24, 2009 Page 333 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Input Capture/Compare Match Interrupt: An interrupt is requested if the TGIE bit in TIER is
set to 1 when the TGF flag in TSR is set to 1 by the occurrence of a TGR input capture/compare
match on a particular channel. The interrupt request is cleared by clearing the TGF flag to 0. The
TPU has 16 input capture/compare match interrupts, four each for channels 0 and 3, and two each
for channels 1, 2, 4, and 5.
Overflow Interrupt: An interrupt is requested if the TCIEV bit in TIER is set to 1 when the
TCFV flag in TSR is set to 1 by the occurrence of TCNT overflow on a channel. The interrupt
request is cleared by clearing the TCFV flag to 0. The TPU has six overflow interrupts, one for
each channel.
Underflow Interrupt: An interrupt is requested if the TCIEU bit in TIER is set to 1 when the
TCFU flag in TSR is set to 1 by the occurrence of TCNT underflow on a channel. The interrupt
request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one
each for channels 1, 2, 4, and 5.
10.6
DTC Activation
The DTC can be activated by the TGR input capture/compare match interrupt for a channel. For
details, see section 8, Data Transfer Controller (DTC).
A total of 16 TPU input capture/compare match interrupts can be used as DTC activation sources,
four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.
10.7
A/D Converter Activation
The A/D converter can be activated by the TGRA input capture/compare match for a channel.
If the TTGE bit in TIER is set to 1 when the TGFA flag in TSR is set to 1 by the occurrence of a
TGRA input capture/compare match on a particular channel, a request to begin A/D conversion is
sent to the A/D converter. If the TPU conversion start trigger has been selected on the A/D
converter side at this time, A/D conversion is begun.
In the TPU, a total of six TGRA input capture/compare match interrupts can be used as A/D
converter conversion start sources, one for each channel.
Rev. 6.00 Sep. 24, 2009 Page 334 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.8
Operation Timing
10.8.1
Input/Output Timing
TCNT Count Timing: Figure 10.30 shows TCNT count timing in internal clock operation, and
figure 10.31 shows TCNT count timing in external clock operation.
φ
Internal clock
Falling edge
Rising edge
TCNT
input clock
TCNT
N-1
N
N+1
N+2
Figure 10.30 Count Timing in Internal Clock Operation
φ
External clock
Falling edge
Rising edge
Falling edge
TCNT
input clock
TCNT
N-1
N
N+1
N+2
Figure 10.31 Count Timing in External Clock Operation
Rev. 6.00 Sep. 24, 2009 Page 335 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Output Compare Output Timing: A compare match signal is generated in the final state in
which TCNT and TGR match (the point at which the count value matched by TCNT is updated).
When a compare match signal is generated, the output value set in TIOR is output at the output
compare output pin. After a match between TCNT and TGR, the compare match signal is not
generated until the TCNT input clock is generated.
Figure 10.32 shows output compare output timing.
φ
TCNT
input clock
N+1
N
TCNT
N
TGR
Compare
match signal
TIOC pin
Figure 10.32 Output Compare Output Timing
Input Capture Signal Timing: Figure 10.33 shows input capture signal timing.
φ
Input capture
input
Input capture
signal
TCNT
N
N+1
N+2
N
TGR
Figure 10.33 Input Capture Input Signal Timing
Rev. 6.00 Sep. 24, 2009 Page 336 of 928
REJ09B0099-0600
N+2
Section 10 16-Bit Timer Pulse Unit (TPU)
Timing for Counter Clearing by Compare Match/Input Capture: Figure 10.34 shows the
timing when counter clearing on compare match is specified, and figure 10.35 shows the timing
when counter clearing on input capture is specified.
φ
Compare
match signal
Counter
clear signal
TCNT
N
TGR
N
H'0000
Figure 10.34 Counter Clear Timing (Compare Match)
φ
Input capture
signal
Counter clear
signal
TCNT
TGR
N
H'0000
N
Figure 10.35 Counter Clear Timing (Input Capture)
Rev. 6.00 Sep. 24, 2009 Page 337 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Buffer Operation Timing: Figures 10.36 and 10.37 show the timing in buffer operation.
φ
TCNT
n
n+1
Compare
match signal
TGRA,
TGRB
n
TGRC,
TGRD
N
N
Figure 10.36 Buffer Operation Timing (Compare Match)
φ
Input capture
signal
TCNT
N
TGRA,
TGRB
n
TGRC,
TGRD
N+1
N
N+1
n
N
Figure 10.37 Buffer Operation Timing (Input Capture)
Rev. 6.00 Sep. 24, 2009 Page 338 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.8.2
Interrupt Signal Timing
TGF Flag Setting Timing in Case of Compare Match: Figure 10.38 shows the timing for
setting of the TGF flag in TSR on compare match, and TGI interrupt request signal timing.
φ
TCNT input
clock
TCNT
N
TGR
N
N+1
Compare
match signal
TGF flag
TGI interrupt
Figure 10.38 TGI Interrupt Timing (Compare Match)
TGF Flag Setting Timing in Case of Input Capture: Figure 10.39 shows the timing for setting
of the TGF flag in TSR on input capture, and TGI interrupt request signal timing.
Rev. 6.00 Sep. 24, 2009 Page 339 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
φ
Input capture
signal
TCNT
N
TGR
N
TGF flag
TGI interrupt
Figure 10.39 TGI Interrupt Timing (Input Capture)
TCFV Flag/TCFU Flag Setting Timing: Figure 10.40 shows the timing for setting of the TCFV
flag in TSR on overflow, and TCIV interrupt request signal timing.
Figure 10.41 shows the timing for setting of the TCFU flag in TSR on underflow, and TCIU
interrupt request signal timing.
φ
TCNT input
clock
TCNT
(overflow)
H'FFFF
H'0000
Overflow
signal
TCFV flag
TCIV interrupt
Figure 10.40 TCIV Interrupt Setting Timing
Rev. 6.00 Sep. 24, 2009 Page 340 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
φ
TCNT
input clock
TCNT
(underflow)
H'0000
H'FFFF
Underflow
signal
TCFU flag
TCIU interrupt
Figure 10.41 TCIU Interrupt Setting Timing
Rev. 6.00 Sep. 24, 2009 Page 341 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
Status Flag Clearing Timing: After a status flag is read as 1 by the CPU, it is cleared by writing
0 to it. When the DTC is activated, the flag is cleared automatically. Figure 10.42 shows the
timing for status flag clearing by the CPU, and figure 10.43 shows the timing for status flag
clearing by the DTC.
TSR write cycle
T1
T2
φ
TSR address
Address
Write signal
Status flag
Interrupt
request
signal
Figure 10.42 Timing for Status Flag Clearing by CPU
DTC
read cycle
T1
T2
DTC
write cycle
T1
T2
φ
Address
Source address
Destination
address
Status flag
Interrupt
request
signal
Figure 10.43 Timing for Status Flag Clearing by DTC Activation
Rev. 6.00 Sep. 24, 2009 Page 342 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9
Usage Notes
10.9.1
Module Stop Mode Setting
TPU operation can be disabled or enabled using the module stop control register. The initial
setting is for TPU operation to be halted. Register access is enabled by clearing module stop
mode. For details, see section 22, Power-Down Modes.
10.9.2
Input Clock Restrictions
The input clock pulse width must be at least 1.5 states in the case of single-edge detection, and at
least 2.5 states in the case of both-edge detection. The TPU will not operate properly at narrower
pulse widths.
In phase counting mode, the phase difference and overlap between the two input clocks must be at
least 1.5 states, and the pulse width must be at least 2.5 states. Figure 10.44 shows the input clock
conditions in phase counting mode.
Overlap
Phase
Phase
differdifference Overlap ence
Pulse width
Pulse width
TCLKA
(TCLKC)
TCLKB
(TCLKD)
Pulse width
Pulse width
Notes: Phase difference and overlap : 1.5 states or more
Pulse width
: 2.5 states or more
Figure 10.44 Phase Difference, Overlap, and Pulse Width in Phase Counting Mode
Rev. 6.00 Sep. 24, 2009 Page 343 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.3
Caution on Period Setting
When counter clearing on compare match is set, TCNT is cleared in the final state in which it
matches the TGR value (the point at which the count value matched by TCNT is updated).
Consequently, the actual counter frequency is given by the following formula:
φ
f=
(N + 1)
Where
10.9.4
f : Counter frequency
φ : Operating frequency
N : TGR set value
Contention between TCNT Write and Clear Operations
If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clearing takes
precedence and the TCNT write is not performed.
Figure 10.45 shows the timing in this case.
TCNT write cycle
T2
T1
φ
TCNT address
Address
Write signal
Counter clear
signal
TCNT
N
H'0000
Figure 10.45 Contention between TCNT Write and Clear Operations
Rev. 6.00 Sep. 24, 2009 Page 344 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.5
Contention between TCNT Write and Increment Operations
If incrementing occurs in the T2 state of a TCNT write cycle, the TCNT write takes precedence
and TCNT is not incremented.
Figure 10.46 shows the timing in this case.
TCNT write cycle
T1
T2
φ
TCNT address
Address
Write signal
TCNT input
clock
TCNT
N
M
TCNT write data
Figure 10.46 Contention between TCNT Write and Increment Operations
Rev. 6.00 Sep. 24, 2009 Page 345 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.6
Contention between TGR Write and Compare Match
If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes precedence
and the compare match signal is inhibited. A compare match does not occur even if the previous
value is written.
Figure 10.47 shows the timing in this case.
TGR write cycle
T1
T2
φ
TGR address
Address
Write signal
Compare
match signal
Disabled
TCNT
N
N+1
TGR
N
M
TGR write data
Figure 10.47 Contention between TGR Write and Compare Match
Rev. 6.00 Sep. 24, 2009 Page 346 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.7
Contention between Buffer Register Write and Compare Match
If a compare match occurs in the T2 state of a TGR write cycle, the data that is transferred to TGR
by the buffer operation will be that in the buffer prior to the write.
Figure 10.48 shows the timing in this case.
TGR write cycle
T2
T1
φ
Buffer register
address
Address
Write signal
Compare
match signal
Buffer register write data
Buffer
register
TGR
N
M
N
Figure 10.48 Contention between Buffer Register Write and Compare Match
Rev. 6.00 Sep. 24, 2009 Page 347 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.8
Contention between TGR Read and Input Capture
If an input capture signal is generated in the T1 state of a TGR read cycle, the data that is read will
be that in the buffer after input capture transfer.
Figure 10.49 shows the timing in this case.
TGR read cycle
T2
T1
φ
TGR address
Address
Read signal
Input capture
signal
TGR
X
Internal
data bus
M
M
Figure 10.49 Contention between TGR Read and Input Capture
Rev. 6.00 Sep. 24, 2009 Page 348 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.9
Contention between TGR Write and Input Capture
If an input capture signal is generated in the T2 state of a TGR write cycle, the input capture
operation takes precedence and the write to TGR is not performed.
Figure 10.50 shows the timing in this case.
TGR write cycle
T2
T1
φ
Address
TGR address
Write signal
Input capture
signal
TCNT
TGR
M
M
Figure 10.50 Contention between TGR Write and Input Capture
Rev. 6.00 Sep. 24, 2009 Page 349 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.10 Contention between Buffer Register Write and Input Capture
If an input capture signal is generated in the T2 state of a buffer register write cycle, the buffer
operation takes precedence and the write to the buffer register is not performed.
Figure 10.51 shows the timing in this case.
Buffer register write cycle
T2
T1
φ
Buffer register
address
Address
Write signal
Input capture
signal
TCNT
TGR
Buffer
register
N
M
N
M
Figure 10.51 Contention between Buffer Register Write and Input Capture
Rev. 6.00 Sep. 24, 2009 Page 350 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.11 Contention between Overflow/Underflow and Counter Clearing
If overflow/underflow and counter clearing occur simultaneously, the TCFV/TCFU flag in TSR is
not set and TCNT clearing takes precedence.
Figure 10.52 shows the operation timing when a TGR compare match is specified as the clearing
source, and when H'FFFF is set in TGR.
φ
TCNT input
clock
TCNT
H'FFFF
H'0000
Counter
clear signal
TGF flag
Disabled
TCFV flag
Figure 10.52 Contention between Overflow and Counter Clearing
Rev. 6.00 Sep. 24, 2009 Page 351 of 928
REJ09B0099-0600
Section 10 16-Bit Timer Pulse Unit (TPU)
10.9.12 Contention between TCNT Write and Overflow/Underflow
If there is an up-count or down-count in the T2 state of a TCNT write cycle, and
overflow/underflow occurs, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is
not set.
Figure 10.53 shows the operation timing when there is contention between TCNT write and
overflow.
TNC Write cycle
T1
T2
φ
TCNT address
Address
Write signal
TCNT
TCFV flag
TCNT write data
H'FFFF
M
Disabled
Figure 10.53 Contention between TCNT Write and Overflow
10.9.13 Multiplexing of I/O Pins
In this LSI, the TCLKA input pin is multiplexed with the TIOCC0 I/O pin, the TCLKB input pin
with the TIOCD0 I/O pin, the TCLKC input pin with the TIOCB1 I/O pin, and the TCLKD input
pin with the TIOCB2 I/O pin. When an external clock is input, compare match output should not
be performed from a multiplexed pin.
10.9.14 Interrupts in Module Stop Mode
If module stop mode is entered when an interrupt has been requested, it will not be possible to
clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be
disabled before entering module stop mode.
Rev. 6.00 Sep. 24, 2009 Page 352 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Section 11 8-Bit Timers (TMR)
This LSI has an on-chip 8-bit timer module with four channels. The 8-bit timer module can be
used to count external events and be used as a multifunction timer in a variety of applications,
such as generation of counter reset, interrupt requests, and pulse output with an arbitrary duty
cycle using a compare-match signal with two registers.
11.1
Features
• Selection of four clock sources
Selected from three internal clocks (φ/8, φ/64, and φ/8192) and an external clock
• Selection of three ways to clear the counters
The counters can be cleared on compare-match A or B, or by an external reset signal
• Timer output controlled by two compare-match signals
The timer output signal in each channel is controlled by two independent compare-match
signals, enabling the timer to be used for various applications, such as the generation of pulse
output or PWM output with an arbitrary duty cycle
• Cascading of the two channels
(Cascading of TMR_0, TMR_1)
The module can operate as a 16-bit timer using TMR_0 as the upper half and TMR_1 as the
lower half (16-bit count mode)
TMR_1 can be used to count TMR_0 compare-match occurrences (compare-match count
mode)
(Cascading of TMR_2, TMR_3)
The module can operate as a 16-bit timer using TMR_2 as the upper half and TMR_3 as the
lower half (16-bit count mode)
TMR_3 can be used to count TMR_2 compare-match occurrences (compare-match count
mode)
• Multiple interrupt sources for each channel
Two compare-match interrupts and one overflow interrupt can be requested independently
• Generation of A/D converter conversion start trigger
Channel 0 compare-match signal can be used as the A/D converter conversion start trigger
• Module stop mode can be set
As the initial setting, the 8-bit timer operation is halted. Register access is enabled by
canceling the module stop mode.
Rev. 6.00 Sep. 24, 2009 Page 353 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Figure 11.1 shows a block diagram of the 8-bit timer module (TMR_0 and TMR_1).
External clock
Internal clock
TMCI01
TMCI23
φ/8
φ/64
φ/8192
Clock 1
Clock 0
Clock select
Compare-match A1
Compare-match A0 Comparator A_0
Overflow 1
Overflow 0
TMO0
TMRI01
TMRI23
TCNT_0
TCORA_1
Comparator A_1
TCNT_1
Clear 0
Clear 1
Compare-match B1
Compare-match B0 Comparator B_0
TMO1
TMO2
TMO3
Comparator B_1
Control logic
A/D conversion
start request
signal
TCORB_0
TCORB_1
TCSR_0
TCSR_1
TCR_0
TCR_1
CMIA0
CMIB0
OVI0
CMIA1
CMIB1
OVI1
Interrupt signals
Legend:
TCORA_0:
TCORB_0:
TCNT_0:
TCSR_0:
TCR_0:
Time constant register A_0
Time constant register B_0
Timer counter_0
Timer control/status register_0
Timer control register_0
TCORA_1:
TCORB_1:
TCNT_1:
TCSR_1:
TCR_1:
Time constant register A_1
Time constant register B_1
Timer counter_1
Timer control/status register_1
Timer control register_1
Figure 11.1 Block Diagram of 8-Bit Timer Module
Rev. 6.00 Sep. 24, 2009 Page 354 of 928
REJ09B0099-0600
Internal bus
TCORA_0
Section 11 8-Bit Timers (TMR)
11.2
Input/Output Pins
Table 11.1 summarizes the input and output pins of the 8-bit timer module.
Table 11.1 Pin Configuration
Channel
Name
Symbol
I/O
Function
0
Timer output
TMO0
Output
Output controlled by compare-match
1
Timer output
TMO1
Output
Output controlled by compare-match
Common
to 0 and 1
Timer clock input
TMCI01
Input
External clock input for the counter
Timer reset input
TMRI01
Input
External reset input for the counter
2
Timer output
TMO2
Output
Output controlled by compare-match
3
Timer output
TMO3
Output
Output controlled by compare-match
Common
to 2 and 3
Timer clock input
TMCI23
Input
External clock input for the counter
Timer reset input
TMRI23
Input
External reset input for the counter
11.3
Register Descriptions
The 8-bit timer has the following registers. For details on the module stop register, see section
22.1.2, Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).
Channel 0
• Timer counter_0 (TCNT_0)
• Time constant register A_0 (TCORA_0)
• Time constant register B_0 (TCORB_0)
• Timer control register_0 (TCR_0)
• Timer control/status register_0 (TCSR_0)
Channel 1
• Timer counter_1 (TCNT_1)
• Time constant register A_1 (TCORA_1)
• Time constant register B_1 (TCORB_1)
• Timer control register_1 (TCR_1)
• Timer control/status register_1 (TCSR_1)
Rev. 6.00 Sep. 24, 2009 Page 355 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Channel 2
• Timer counter_2 (TCNT_2)
• Time constant register A_2 (TCORA_2)
• Time constant register B_2 (TCORB_2)
• Timer control register_2 (TCR_2)
• Timer control/status register_2 (TCSR_2)
Channel 3
• Timer counter_3 (TCNT_3)
• Time constant register A_3 (TCORA_3)
• Time constant register B_3 (TCORB_3)
• Timer control register_3 (TCR_3)
• Timer control/status register_3 (TCSR_3)
11.3.1
Timer Counter (TCNT)
Each TCNT is an 8-bit up-counter. TCNT_0 and TCNT_1 (or TCNT_2 and TCNT_3) comprise a
single 16-bit register, so they can be accessed together by word access.
This clock source is selected by the clock select bits, CKS2 to CKS0, in TCR. TCNT can be
cleared by an external reset input signal or compare-match signals A and B. The CCLR1 and
CCLR0 bits in TCR select the method of TCNT clearing.
When TCNT overflows from H'FF to H'00, the overflow flag (OVF) in TCSR is set to 1. The
initial value of TCNT is H'00.
11.3.2
Time Constant Register A (TCORA)
TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 (or TCORA_2 and
TCORA_3) comprise a single 16-bit register, so they can be accessed together by word access.
TCORA is continually compared with the value in TCNT. When a match is detected, the
corresponding compare-match flag A (CMFA) in TCSR is set. Note, however, that comparison is
disabled during the T2 state of a TCORA write cycle.
The timer output from the TMO pin can be freely controlled by the compare-match signal A and
the settings of the output select bits, OS1 and OS0, in TCSR.
The initial value of TCORA is H'FF.
Rev. 6.00 Sep. 24, 2009 Page 356 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.3.3
Time Constant Register B (TCORB)
TCORB is an 8-bit readable/writable register. TCORB_0 and TCORB_1 (or TCORB_2 and
TCORB_3) comprise a single 16-bit register, so they can be accessed together by word access.
TCORB is continually compared with the value in TCNT. When a match is detected, the
corresponding compare-match flag B (CMFB) in TCSR is set. Note, however, that comparison is
disabled during the T2 state of a TCORB write cycle.
The timer output from the TMO pin can be freely controlled by the compare-match signal B and
the settings of the output select bits, OS1 and OS0, in TCSR.
The initial value of TCORB is H'FF.
11.3.4
Timer Control Register (TCR)
TCR selects the TCNT clock source and the time at which TCNT is cleared, and controls interrupt
requests.
Bit
Bit Name
Initial
Value
R/W
Description
7
CMIEB
0
R/W
Compare-Match Interrupt Enable B
Selects whether the CMFB interrupt request (CMIB) is
enabled or disabled when the CMFB flag in TCSR is set to
1.
0: CMFB interrupt request (CMIB) is disabled
1: CMFB interrupt request (CMIB) is enabled
6
CMIEA
0
R/W
Compare-Match Interrupt Enable A
Selects whether the CMFA interrupt request (CMIA) is
enabled or disabled when the CMFA flag in TCSR is set to
1.
0: CMFA interrupt request (CMIA) is disabled
1: CMFA interrupt request (CMIA) is enabled
5
OVIE
0
R/W
Timer Overflow Interrupt Enable
Selects whether the OVF interrupt request (OVI) is enabled
or disabled when the OVF flag in TCSR is set to 1.
0: OVF interrupt request (OVI) is disabled
1: OVF interrupt request (OVI) is enabled
Rev. 6.00 Sep. 24, 2009 Page 357 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Bit
Bit Name
Initial
Value
R/W
Description
4
CCLR1
0
R/W
Counter Clear 1 and 0
3
CCLR0
0
R/W
These bits select the method by which TCNT is cleared
00: Clearing is disabled
01: Cleared on compare-match A
10: Cleared on compare-match B
11: Cleared on rising edge of external reset input
2
CKS2
0
R/W
Clock Select 2 to 0
1
CKS1
0
R/W
0
CKS0
0
R/W
The input clock can be selected from three clocks divided
from the system clock (φ). When use of an external clock is
selected, three types of count can be selected: at the rising
edge, the falling edge, and both rising and falling edges.
000: Clock input disabled
001: φ/8 internal clock source, counted on the falling edge
010: φ/64 internal clock source, counted on the falling edge
011: φ/8192 internal clock source, counted on the falling
edge
100: For channel 0: Counted on TCNT1 overflow signal*
For channel 1: Counted on TCNT0 compare-match A
signal*
For channel 2: Counted on TCNT3 overflow signal*
For channel 3: Counted on TCNT2 compare-match A
signal*
101: External clock source, counted at rising edge
110: External clock source, counted at falling edge
111: External clock source, counted at both rising and
falling edges
Note:
*
If the count input of channel 0 (channel 2) is the TCNT1 (TCNT3) overflow signal and
that of channel 1 (channel 3) is the TCNT0 (TCNT2) compare-match signal, no
incrementing clock will be generated. Do not use this setting.
Rev. 6.00 Sep. 24, 2009 Page 358 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.3.5
Timer Control/Status Register (TCSR)
TCSR indicates status flags and controls compare-match output.
• TCSR_0
Bit
Bit Name
Initial
Value
R/W
7
CMFB
0
R/(W)* Compare-Match Flag B
Description
[Setting condition]
When TCNT = TCORB
[Clearing conditions]
6
CMFA
0
•
Read CMFB when CMFB = 1, then write 0 in CMFB.
•
When DTC is activated by CMIB interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
R/(W)* Compare-Match Flag A
[Setting condition]
When TCNT = TCORA
[Clearing conditions]
5
OVF
0
•
Read CMFA when CMFA = 1, then write 0 in CMFA.
•
When DTC is activated by CMIA interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
R/(W)* Timer Overflow Flag
[Setting condition]
When TCNT overflows from H'FF to H'00
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF
4
ADTE
0
R/W
A/D Trigger Enable
Enables or disables A/D converter start requests by
compare-match A.
0: A/D converter start requests by compare-match A are
disabled
1: A/D converter start requests by compare-match A are
enabled
Rev. 6.00 Sep. 24, 2009 Page 359 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Bit
Bit Name
Initial
Value
R/W
Description
3
OS3
0
R/W
Output Select 3 and 2
2
OS2
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match B of TCORB and
TCNT.
00: No change when compare-match B occurs
01: 0 is output when compare-match B occurs
10: 1 is output when compare-match B occurs
11: Output is inverted when compare-match B occurs
(toggle output)
1
OS1
0
R/W
Output Select 1 and 0
0
OS0
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match A of TCORA and
TCNT.
00: No change when compare-match A occurs
01: 0 is output when compare-match A occurs
10: 1 is output when compare-match A occurs
11: Output is inverted when compare-match A occurs
(toggle output)
Note:
*
Only 0 can be written to this bit, to clear the flag.
Rev. 6.00 Sep. 24, 2009 Page 360 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
• TCSR_1 and TCSR_3
Bit
Bit Name
Initial
Value
R/W
7
CMFB
0
R/(W)* Compare-Match Flag B
Description
[Setting condition]
When TCNT = TCORB
[Clearing conditions]
6
CMFA
0
•
Read CMFB when CMFB = 1, then write 0 in CMFB.
•
When DTC is activated by CMIB interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
R/(W)* Compare-Match Flag A
[Setting condition]
When TCNT = TCORA
[Clearing conditions]
5
OVF
0
•
Read CMFA when CMFA = 1, then write 0 in CMFA.
•
When DTC is activated by CMIA interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
R/(W)* Timer Overflow Flag
[Setting condition]
When TCNT overflows from H'FF to H'00
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF
4
⎯
1
⎯
Reserved
This bit is always read as 1 and cannot be modified.
3
OS3
0
R/W
Output Select 3 and 2
2
OS2
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match B of TCORB and TCNT.
00: No change when compare-match B occurs
01: 0 is output when compare-match B occurs
10: 1 is output when compare-match B occurs
11: Output is inverted when compare-match B occurs
(toggle output)
Rev. 6.00 Sep. 24, 2009 Page 361 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
Bit
Bit Name
Initial
Value
R/W
Description
1
OS1
0
R/W
Output Select 1 and 0
0
OS0
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match A of TCORA and TCNT.
00: No change when compare-match A occurs
01: 0 is output when compare-match A occurs
10: 1 is output when compare-match A occurs
11: Output is inverted when compare-match A occurs
(toggle output)
Note:
*
Only 0 can be written to this bit, to clear the flag.
• TCSR_2
Bit
Bit Name
Initial
Value
R/W
7
CMFB
0
R/(W)* Compare-Match Flag B
Description
[Setting condition]
When TCNT = TCORB
[Clearing conditions]
6
CMFA
0
•
Read CMFB when CMFB = 1, then write 0 in CMFB.
•
When DTC is activated by CMIB interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
R/(W)* Compare-Match Flag A
[Setting condition]
When TCNT = TCORA
[Clearing conditions]
Rev. 6.00 Sep. 24, 2009 Page 362 of 928
REJ09B0099-0600
•
Read CMFA when CMFA = 1, then write 0 in CMFA.
•
When DTC is activated by CMIA interrupt, the DISEL
bit in MRB of DTC is 0 with the transfer counter other
than 0.
Section 11 8-Bit Timers (TMR)
Bit
Bit Name
Initial
Value
R/W
5
OVF
0
R/(W)* Timer Overflow Flag
Description
[Setting condition]
When TCNT overflows from H'FF to H'00
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF
4
⎯
0
R/W
Reserved
This bit is a readable/writable bit, but the write value should
always be 0.
3
OS3
0
R/W
Output Select 3 and 2
2
OS2
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match B of TCORB and TCNT.
00: No change when compare-match B occurs
01: 0 is output when compare-match B occurs
10: 1 is output when compare-match B occurs
11: Output is inverted when compare-match B occurs
(toggle output)
1
OS1
0
R/W
Output Select 1 and 0
0
OS0
0
R/W
These bits specify how the timer output level is to be
changed by a compare-match A of TCORA and TCNT.
00: No change when compare-match A occurs
01: 0 is output when compare-match A occurs
10: 1 is output when compare-match A occurs
11: Output is inverted when compare-match A occurs
(toggle output)
Note:
*
Only 0 can be written to this bit, to clear the flag.
Rev. 6.00 Sep. 24, 2009 Page 363 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.4
Operation
11.4.1
Pulse Output
Figure 11.2 shows an example of arbitrary duty pulse output.
1. Set the CCR1 bit in TCR to 0 and the CCLR0 bit to 1 to clear TCNT by a TCORA comparematch.
2. Set the OS3 to OS0 bits in TCSR to B'0110 to output 1 by a TCORA compare-match and 0 by
a TCORB compare-match.
By the above settings, waveforms with the cycle of TCORA and the pulse width of TCORB can
be output without software intervention.
TCNT
H'FF
Counter clear
TCORA
TCORB
H'00
TMO
Figure 11.2 Example of Pulse Output
Rev. 6.00 Sep. 24, 2009 Page 364 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.5
Operation Timing
11.5.1
TCNT Incrementation Timing
Figure 11.3 shows the TCNT count timing with internal clock source. Figure 11.4 shows the
TCNT incrementation timing with external clock source. The pulse width of the external clock for
incrementation at single edge must be at least 1.5 status, and at least 2.5 states for incrementation
at both edges. The counter will not increment correctly if the pulse width is less than these values.
φ
Internal clock
TCNT input
clock
TCNT
N–1
N
N+1
Figure 11.3 Count Timing for Internal Clock Input
φ
External clock
input pin
TCNT input
clock
TCNT
N–1
N
N+1
Figure 11.4 Count Timing for External Clock Input
Rev. 6.00 Sep. 24, 2009 Page 365 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.5.2
Timing of CMFA and CMFB Setting When a Compare-Match Occurs
The CMFA and CMFB flags in TCSR are set to 1 by a compare-match signal generated when the
TCOR and TCNT values match. The compare-match signal is generated at the last state in which
the match is true, just before the timer counter is updated. Therefore, when TCOR and TCNT
match, the compare-match signal is not generated until the next incrementation clock input. Figure
11.5 shows the timing of CMF flag setting.
φ
TCNT
N
TCOR
N
N+1
Compare-match
signal
CMF
Figure 11.5 Timing of CMF Flag Setting
11.5.3
Timing of Timer Output When a Compare-Match Occurs
When a compare-match occurs, the timer output changes as specified by the output select bits,
OS3 to OS0, in TCSR. Figure 11.6 shows the timing when the output is set to toggle at comparematch A.
φ
Compare-match A
signal
Timer output
pin
Figure 11.6 Timing of Timer Output
Rev. 6.00 Sep. 24, 2009 Page 366 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.5.4
Timing of Compare-Match Clear When a Compare-Match Occurs
TCNT is cleared when compare-match A or B occurs, depending on the setting of the CCLR1 and
CCLR0 bits in TCR. Figure 11.7 shows the timing of this operation.
φ
Compare-match
signal
N
TCNT
H'00
Figure 11.7 Timing of Compare-Match Clear
11.5.5
TCNT External Reset Timing
TCNT is cleared at the rising edge of an external reset input, depending on the settings of the
CCLR1 and CCLR0 bits in TCR. The width of the clearing pulse must be at least 1.5 states. Figure
11.8 shows the timing of this operation.
φ
External reset
input pin
Clear signal
TCNT
N–1
N
H'00
Figure 11.8 Timing of Clearing by External Reset Input
Rev. 6.00 Sep. 24, 2009 Page 367 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.5.6
Timing of Overflow Flag (OVF) Setting
OVF in TCSR is set to 1 when the timer count overflows (changes from H'FF to H'00). Figure
11.9 shows the timing of this operation.
φ
TCNT
H'FF
H'00
Overflow signal
OVF
Figure 11.9 Timing of OVF Setting
Rev. 6.00 Sep. 24, 2009 Page 368 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.6
Operation with Cascaded Connection
If the CKS2 to CKS0 bits in one of TCR_0 and TCR_1 (or TCR_2 and TCR_3) are set to B'100,
the 8-bit timers (TMR) of the two channels are cascaded. With this configuration, a single 16-bit
timer can be used (16-bit timer mode) or compare-matches of 8-bit channel 0 (channel 2) can be
counted by the timer of channel 1 (channel 3) (compare-match count mode). In the case that
channel 0 is connected to channel 1 in cascade, the timer operates as described below.
11.6.1
16-Bit Count Mode
When the CKS2 to CKS0 bits in TCR_0 are set to B'100, the timer functions as a single 16-bit
timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits.
• Setting of compare-match flags
⎯ The CMF flag in TCSR_0 is set to 1 when a 16-bit compare-match occurs.
⎯ The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare-match occurs.
• Counter clear specification
⎯ If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare-match,
the 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit comparematch occurs. The 16-bit counter (TCNT_0 and TCNT_1 together) is cleared even if
counter clear by the TMRI01 pin has also been set.
⎯ The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits cannot
be cleared independently.
• Pin output
⎯ Control of output from the TMO0 pin by the OS3 to OS0 bits in TCSR_0 is in accordance
with the 16-bit compare-match conditions.
⎯ Control of output from the TMO1 pin by the OS3 to OS0 bits in TCSR_1 is in accordance
with the lower 8-bit compare-match conditions.
11.6.2
Compare-Match Count Mode
When the CKS2 to CKS0 bits in TCR_1 are B'100, TCNT_1 counts compare-match A for channel
0. Channels 0 and 1 are controlled independently. Conditions such as setting of the CMF flag,
generation of interrupts, output from the TMO pin, and counter clearing are in accordance with the
settings for each channel.
Rev. 6.00 Sep. 24, 2009 Page 369 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.7
Interrupt Sources
11.7.1
Interrupt Sources and DTC Activation
The 8-bit timer can generate three types of interrupt: CMIA, CMIB, and OVI. Table 11.2 shows
the interrupt sources and priority. Each interrupt source can be enabled or disabled independently
by the interrupt enable bits in TCR. Independent signals are sent to the interrupt controller for each
interrupt. It is also possible to activate the DTC by means of CMIA or CMIB interrupt.
Table 11.2 8-Bit Timer Interrupt Sources
Interrupt
source
Description
Flag
DTC
Activation*
Interrupt
Priority
CMIA0
TCORA_0 compare-match
CMFA
Possible
High
CMIB0
TCORB_0 compare-match
CMFB
Possible
OVI0
TCNT_0 overflow
OVF
Not possible
CMIA1
TCORA_1 compare-match
CMFA
Possible
CMIB1
TCORB_1 compare-match
CMFB
Possible
OVI1
TCNT_1 overflow
OVF
Not possible
CMIA2
TCORA_2 compare-match
CMFA
Possible
CMIB2
TCORB_2 compare-match
CMFB
Possible
OVI2
TCNT_2 overflow
OVF
Not possible
CMIA3
TCORA_3 compare-match
CMFA
Possible
CMIB3
TCORB_3 compare-match
CMFB
Possible
OVI3
TCNT_3 overflow
OVF
Not possible
Low
Note: This list shows the initial state directly after the reset. Relative channel priorities can be
changed by the interrupt controller.
11.7.2
A/D Converter Activation
The A/D converter can be activated only by channel 0 compare match A.
If the ADTE bit in TCSR0 is set to 1 when the CMFA flag is set to 1 by the occurrence of channel
0 compare match A, a request to start A/D conversion is sent to the A/D converter. If the 8-bit
timer conversion start trigger has been selected on the A/D converter side at this time, A/D
conversion is started.
Rev. 6.00 Sep. 24, 2009 Page 370 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.8
Usage Notes
11.8.1
Setting Module Stop Mode
The TMR is enabled or disabled by setting the module stop control register. In the initial state, the
TMR is disabled. After the module stop mode is canceled, registers can be accessed. For details,
see section 22, Power-Down Modes.
11.8.2
Contention between TCNT Write and Clear
If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the clear
takes priority, so that the counter is cleared and the write is not performed. Figure 11.10 shows
this operation.
TCNT write cycle by CPU
T2
T1
φ
Address
TCNT address
Internal write signal
Counter clear signal
TCNT
N
H'00
Figure 11.10 Contention between TCNT Write and Clear
Rev. 6.00 Sep. 24, 2009 Page 371 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.8.3
Contention between TCNT Write and Increment
If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write
takes priority and the counter is not incremented. Figure 11.11 shows this operation.
TCNT write cycle by CPU
T1
T2
φ
Address
TCNT address
Internal write signal
TCNT input clock
TCNT
N
M
Counter write data
Figure 11.11 Contention between TCNT Write and Increment
Rev. 6.00 Sep. 24, 2009 Page 372 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.8.4
Contention between TCOR Write and Compare-Match
During the T2 state of a TCOR write cycle, the TCOR write has priority even if a compare-match
occurs and the compare-match signal is disabled. Figure 11.12 shows this operation.
TCOR write cycle by CPU
T1
T2
φ
Address
TCOR address
Internal write signal
TCNT
N
N+1
TCOR
N
M
TCOR write data
Compare-match signal
Disabled
Figure 11.12 Contention between TCOR Write and Compare-Match
11.8.5
Contention between Compare-Matches A and B
If compare-matches A and B occur at the same time, the 8-bit timer operates in accordance with
the priorities for the output states set for compare-match A and compare-match B, as shown in
table 11.3.
Table 11.3 Timer Output Priorities
Output Setting
Priority
Toggle output
High
1 output
0 output
No change
Low
Rev. 6.00 Sep. 24, 2009 Page 373 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.8.6
Switching of Internal Clocks and TCNT Operation
TCNT may increment erroneously when the internal clock is switched over. Table 11.4 shows the
relationship between the timing at which the internal clock is switched (by writing to the CKS1
and CKS0 bits) and the TCNT operation.
When the TCNT clock is generated from an internal clock, the falling edge of the internal clock
pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in
table 11.4, a TCNT clock pulse is generated on the assumption that the switchover is a falling
edge. This increments TCNT.
Erroneous incrementation can also happen when switching between internal and external clocks.
Table 11.4 Switching of Internal Clock and TCNT Operation
No.
1
Timing of Switchover
by Means of CKS1 and
CKS0 Bits
TCNT Clock Operation
Switching from low to
1
low*
Clock before
switchover
Clock after
switchover
TCNT clock
TCNT
N
N+1
CKS bit rewrite
2
Switching from low to
high*2
Clock before
switchover
Clock after
switchover
TCNT clock
TCNT
N
N+1
N+2
CKS bit rewrite
Rev. 6.00 Sep. 24, 2009 Page 374 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
No.
3
Timing of Switchover
by Means of CKS1 and
CKS0 Bits
TCNT Clock Operation
Switching from high to
3
low*
Clock before
switchover
Clock after
switchover
*4
TCNT clock
TCNT
N
N+1
N+2
CKS bit rewrite
4
Switching from high to
high
Clock before
switchover
Clock after
switchover
TCNT clock
TCNT
N
N+1
N+2
CKS bit rewrite
Notes: 1.
2.
3.
4.
Includes switching from low to stop, and from stop to low.
Includes switching from stop to high.
Includes switching from high to stop.
Generated on the assumption that the switchover is a falling edge; TCNT is
incremented.
Rev. 6.00 Sep. 24, 2009 Page 375 of 928
REJ09B0099-0600
Section 11 8-Bit Timers (TMR)
11.8.7
Contention between Interrupts and Module Stop Mode
If module stop mode is entered when an interrupt has been requested, it will not be possible to
clear the CPU interrupt source or the DTC activation source. Interrupts should therefore be
disabled before entering module stop mode.
11.8.8
Mode Setting in Cascading
When 16-bit counter mode and compare much counter mode are set simultaneously, input clock of
TCNT_0 and TCNT_1 (or TCNT_2 and TCNT_3) are not generated, causing the counter to stop
operating. This mode should not be set.
Rev. 6.00 Sep. 24, 2009 Page 376 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Section 12 Watchdog Timer (WDT)
The watchdog timer (WDT) is an 8-bit timer in two channels that can reset this LSI internally or
generate the internal NMI interrupt, if a system crash prevents the CPU from writing to the timer.
When this watchdog function is not needed, the WDT can be used as an interval timer. In interval
timer operation, an interval timer interrupt is generated each time the counter overflows.
The block diagram of the WDT is shown in figure 12.1.
12.1
Features
• Selectable from eight counter input clocks for WDT_0
Selectable from 16 counter input clocks for WDT_1
• Switchable between watchdog timer mode and interval timer mode
Watchdog timer mode
• If the counter in WDT_0 overflows, it is possible to select whether this LSI is internally reset
or not
• Power-on reset and manual reset are selectable for internal reset
• If the counter in WDT_1 overflows, it is possible to select whether this LSI is internally reset
at a power-on timing or the internal NMI interrupt is generated
Interval timer mode
• If the counter overflows, the WDT generates an interval timer interrupt (WOVI)
• Selected clock can be output from BUZZ output pin (WDT_1)
Rev. 6.00 Sep. 24, 2009 Page 377 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Interrupt
control
Clock
Internal reset signal*
Clock
select
Reset
control
RSTCSR
TCNT_0
φ/2
φ/64
φ/128
φ/512
φ/2048
φ/8192
φ/32768
φ/131072
Internal clock
TCSR_0
Module bus
WDT
Legend:
TCSR_0: Timer control/status register 0
TCNT_0: Timer counter 0
RSTCSR: Reset control/status register
Note: * The internal reset signal is generated by the register setting.
Power-on reset and manual reset are selectable for internal reset.
Figure 12.1 Block Diagram of WDT_0 (1)
Rev. 6.00 Sep. 24, 2009 Page 378 of 928
REJ09B0099-0600
Bus
interface
Internal bus
Overflow
WOVI0
(interrupt request signal)
Section 12 Watchdog Timer (WDT)
Internal NMI
(interrupt request signal)
Interrupt
control
Overflow
Clock
Reset
control
Clock
select
Internal reset signal*
φ/2
φ/64
φ/128
φ/512
φ/2048
φ/8192
φ/32768
φ/131072
Internal clock
BUZZ
TCNT_1
TCSR_1
Bus
interface
Module bus
φSUB/2
φSUB/4
φSUB/8
φSUB/16
φSUB/32
φSUB/64
φSUB/128
φSUB/256
Internal bus
WOVI1
(interrupt request signal)
WDT
Legend:
TCSR_1:
TCNT_1:
Timer control/status register 1
Timer counter 1
Note: * The internal reset signal is generated by the register setting.
Power-on reset is set for internal reset.
Figure 12.1 Block Diagram of WDT_1 (2)
12.2
Input/Output Pin
Table 12.1 shows the WDT pin.
Table 12.1 Pin Configuration
Name
Symbol
Input/Output
Function
Buzz output
BUZZ
Output
Clock output selected at WDT_1
Rev. 6.00 Sep. 24, 2009 Page 379 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.3
Register Descriptions
The WDT has the following three registers. To prevent accidental overwriting, TCSR and TCNT
have to be written to by a different method from normal registers. For details, see section 12.6.1,
Notes on Register Access. For detailed description on the system control register, see section
3.2.2, System Control Register (SYSCR). For details on the pin function control register, see
section 7.3.6, Pin Function Control Register (PFCR).
• Timer counter (TCNT)
• Timer control/status register (TCSR)
• Reset control/status register (RSTCSR)
12.3.1
Timer Counter (TCNT)
TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TME bit in
TCSR is cleared to 0.
To initialize TCNT to H’00 during timer operation, write a value of H'00 directly to TCNT. For
details, see 12.6.7, Initialization of TCNT by the TME Bit.
12.3.2
Timer Control/Status Register
TCSR functions include selecting the clock source to be input to TCNT and the timer mode.
• TCSR_0
Bit
7
Bit Name
OVF
Initial
Value
0
R/W
Description
1
R/(W)* Overflow Flag
Indicates that TCNT has overflowed. Only a 0 can be
written to this bit, to clear the flag.
[Setting condition]
When TCNT overflows (changes from H'FF to H'00).
However, when internal reset request generation is
selected in watchdog timer mode, OVF is cleared
automatically by the internal reset.
[Clearing condition]
2
Cleared by reading TCSR* when OVF = 1, then writing 0
to OVF
Rev. 6.00 Sep. 24, 2009 Page 380 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Bit
Bit Name
Initial
Value
R/W
Description
6
WT/IT
0
R/W
Timer Mode Select
Selects whether the WDT is used as a watchdog timer or
interval timer.
0: Interval timer mode (the interval timer interrupt (WOVI)
request to the CPU)
1: Watchdog timer mode (internal reset selectable)
5
TME
0
R/W
Timer Enable
When this bit is set to 1, TCNT starts counting. When this
bit is cleared, TCNT stops counting and is initialized to
H'00.
4, 3
⎯
All 1
⎯
2
CKS2
0
R/W
Clock Select 0 to 2
1
CKS1
0
R/W
0
CKS0
0
R/W
These bits select the clock source to be input to TCNT.
3
The overflow frequency* for φ = 20 MHz is enclosed in
parentheses.
Reserved
These bits are always read as 1 and cannot be modified.
000: Clock φ/2 (frequency: 25.6 μs)
001: Clock φ/64 (frequency: 819.2 μs)
010: Clock φ/128 (frequency: 1.6 ms)
011: Clock φ/512 (frequency: 6.6 ms)
100: Clock φ/2048 (frequency: 26.2 ms)
101: Clock φ/8192 (frequency: 104.9 ms)
110: Clock φ/32768 (frequency: 419.4 ms)
111: Clock φ/131072 (frequency: 1.68 s)
Notes: 1. Only 0 can be written for flag clearing.
2. When the OVF flag is polled with the interval timer interrupt disabled, read the OVF bit
while it is 1 at least twice.
3. The overflow period is the time from when TCNT starts counting up from H′00 until an
overflow occurs.
Rev. 6.00 Sep. 24, 2009 Page 381 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
• TCSR_1
Bit
7
Bit Name
OVF
Initial
Value
0
R/W
Description
1
R/(W)* Overflow Flag
Indicates that TCNT has overflowed. Only a 0 can be
written to this bit, to clear the flag.
[Setting condition]
When TCNT overflows (changes from H'FF to H'00).
However, when internal reset request generation is
selected in watchdog timer mode, OVF is cleared
automatically by the internal reset.
[Clearing condition]
2
Cleared by reading TCSR* when OVF = 1, then writing 0
to OVF
6
WT/IT
0
R/W
Timer Mode Select
Selects whether the WDT is used as a watchdog timer or
interval timer.
0: Interval timer mode (the interval timer interrupt (WOVI)
request to the CPU)
1: Watchdog timer mode (a power-on reset or the NMI
interrupt request to the CPU)
5
TME
0
R/W
Timer Enable
When this bit is set to 1, TCNT starts counting. When this
bit is cleared, TCNT stops counting and is initialized to
H'00.
Rev. 6.00 Sep. 24, 2009 Page 382 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Bit
Bit Name
Initial
Value
R/W
Description
4
PSS
0
R/W
Prescaler Select
Selects the clock source input to TCNT of WDT_1.
Controls the operation in power-down mode transition.
0: TCNT counts divided clock of φ-base prescaler (PSM).
When SLEEP instruction is executed in high-speed
mode or medium-speed mode, transition to sleep
mode or software standby mode is made.
1: TCNT counts divided clock of φSUB -base prescaler
(PSS).
When SLEEP instruction is executed in high-speed
mode or medium-speed mode, transition to sleep
mode, software standby mode, or watch mode* is
made.
Note: * When transition is made to watch mode, make
sure that high-speed mode is set.
3
RST/NMI
0
R/W
Reset or NMI (REST/NMI)
Selects either a power-on reset or the NMI interrupt
request when TCNT overflows in watchdog timer mode.
0: NMI interrupt is requested.
1: Power-on reset is requested.
Rev. 6.00 Sep. 24, 2009 Page 383 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Bit
Bit Name
Initial
Value
R/W
Description
2
CKS2
0
R/W
Clock Select 2 to 0
1
CKS1
0
R/W
0
CKS0
0
R/W
These bits select the clock source to be input to TCNT.
3
The overflow frequency* for φ = 20 MHz and φSUB =
32.768 MHz is enclosed in parentheses.
When PSS = 0:
000: Clock φ/2 (frequency: 25.6 μs)
001: Clock φ/64 (frequency: 819.2 μs)
010: Clock φ/128 (frequency: 1.6 ms)
011: Clock φ/512 (frequency: 6.6 ms)
100: Clock φ/2048 (frequency: 26.2 ms)
101: Clock φ/8192 (frequency: 104.9 ms)
110: Clock φ/32768 (frequency: 419.4 ms)
111: Clock φ/131072 (frequency: 1.68 s)
When PSS = 1:
000: Clock φSUB/2 (frequency: 15.6 ms)
001: Clock φSUB/4 (frequency: 31.3 ms)
010: Clock φSUB/8 (frequency: 62.5 ms)
011: Clock φSUB/16 (frequency: 125 ms)
100: Clock φSUB/32 (frequency: 250 ms)
101: Clock φSUB/64 (frequency: 500 ms)
110: Clock φSUB/128 (frequency: 1 s)
111: Clock φSUB/256 (frequency: 2 s)
Notes: 1. Only 0 can be written, for flag clearing.
2. When the OVF flag is polled with the interval timer interrupt disabled, read the OVF bit
while it is 1 at least twice.
3. The overflow period is the time from when TCNT starts counting up from H'00 until
overflow occurs.
Rev. 6.00 Sep. 24, 2009 Page 384 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.3.3
Reset Control/Status Register (RSTCSR) (WDT_0 only)
RSTCSR controls to generate the internal reset signal when TCNT overflows, and selects the type
of internal reset signal. RSTCSR is initialized by a reset signal from the RES pin, and not by the
WDT internal reset signal caused by overflows.
Bit
Bit Name
Initial
Value
R/W
7
WOVF
0
R/(W)* Watchdog Overflow Flag
Description
This bit is set when TCNT overflows in watchdog timer
mode. This bit cannot be set in interval timer mode, and
only 0 can be written, to clear the flag.
[Setting condition]
Set when TCNT overflows (changed from H'FF to H'00)
in watchdog timer mode
[Clearing condition]
Cleared by reading RSTCSR when WOVF = 1, and
then writing 0 to WOVF
6
RSTE
0
R/W
Reset Enable
Specifies whether or not a reset signal is generated in
the chip if TCNT overflows during watchdog timer
operation.
0: Reset signal is not generated even if TCNT
overflows. (Though this LSI is not reset, TCNT and
TCSR in WDT are reset.)
1: Reset signal is generated if TCNT overflows.
5
RSTS
0
R/W
Reset Select
Selects the type of internal reset, which is generated if
TCNT overflows during watchdog timer operation.
0: Power-on reset
1: Manual reset
⎯
4 to 0
All 1
⎯
Reserved
These bits are always read as 1 and cannot be
modified.
Note:
*
Only 0 can be written, to clear the flag.
Rev. 6.00 Sep. 24, 2009 Page 385 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.4
Operation
12.4.1
Watchdog Timer Mode
To use the WDT as a watchdog timer, set the WT/IT bit in TCSR and the TME bit to 1.
Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00)
before overflows occurs. Thus, TCNT does not overflow while the system is operating normally.
When the WDT is used as a watchdog timer and the RSTE bit in RSTCSR of WDT_0 is set to 1,
and if TCNT overflows without being rewritten because of a system malfunction or other error, an
internal reset signal for this LSI is output for 518 system clocks.
When the RST/NMI bit in TCSR of WDT_1 is set to 1, and if TCNT overflows, the internal reset
signal is output for 516 system clocks. When the RST/ NMI bit is cleared to 0, if TCNT
overflows, an NMI interrupt request is generated (for 515 or 516 system clocks when the clock
source is set to φSUB (PSS = 1)).
An internal reset request from the watchdog timer and a reset input from the RES pin are both
treated as having the same vector. If a WDT internal reset request and the RES pin reset occur at
the same time, the RES pin reset has priority and the WOVF bit in RSTCSR is cleared to 0.
An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are
both treated as having the same vector. So, avoid handling an NMI interrupt request from the
watchdog timer and an interrupt request from the NMI pin at the same time.
Rev. 6.00 Sep. 24, 2009 Page 386 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
TCNT value
Overflow
H'FF
Time
H'00
WT/IT = 1
TME = 1
Write H'00'
to TCNT
WOVF = 1
WT/IT = 1 Write H'00'
TME = 1 to TCNT
Internal reset signal*
Legend:
WT/IT: Timer mode select bit
Timer enable bit
TME:
WOVF: Overflow flag
518 system clocks (WDT0)
515/516 system clocks (WDT1)
Note: * In the case of WDT_0, the internal reset signal is generated only when the RSTE bit is set to 1.
In the case of WDT_1, either the internal reset or the NMI interrupt is generated.
Figure 12.2 Watchdog Timer Mode Operation
12.4.2
Interval Timer Mode
To use the WDT as an internal timer, set the WT/IT bit in TCSR to 0 and the TME bit to 1.
When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each
time the TCNT overflows. (The NMI interrupt request is not generated.) Therefore, an interrupt
can be generated at specified times.
Rev. 6.00 Sep. 24, 2009 Page 387 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
TCNT value
Overflow
H'FF
Overflow
Overflow
Overflow
Time
H'00
WT/IT = 0
TME = 1
WOVI
WOVI
WOVI
WOVI
Legend:
WOVI: Interval timer interrupt request generation
Figure 12.3 Interval Timer Mode Operation
12.4.3
Timing of Setting Overflow Flag (OVF)
The OVF bit in TCSR is set to 1 if TCNT overflows during interval timer operation. At the same
time, an interval timer interrupt (WOVI) is requested. This timing is shown in figure 12.4.
In the case of WDT_1, when an NMI request is selected in watchdog timer mode, if TCNT
overflows, the OVF bit in TCSR is set to 1 and an NMI interrupt is requested simultaneously.
φ
TCNT
H'FF
Overflow signal
(internal signal)
OVF
Figure 12.4 Timing of OVF Setting
Rev. 6.00 Sep. 24, 2009 Page 388 of 928
REJ09B0099-0600
H'00
Section 12 Watchdog Timer (WDT)
12.4.4
Timing of Setting Watchdog Timer Overflow Flag (WOVF)
In the case of WDT_0, if TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is
set to 1. If TCNT overflows while the RSTE bit in RSTCSR is set to 1, an internal reset signal is
generated for the entire chip. (The WOVI interrupt is not generated.) This timing is shown in
figure 12.5.
φ
TCNT
H'FF
H'00
Overflow signal
(internal signal)
WOVF
Internal reset
signal
518 states (WDT_0)
515/516 states (WDT_1)
Figure 12.5 Timing of WOVF Setting
12.5
Interrupt Sources
During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI).
The interval timer interrupt is requested whenever the OVF flag in TCSR is set to 1. OVF must be
cleared to 0 in the interrupt handling routine.
If an NMI request has been chosen in watchdog timer mode, an NMI request is generated when a
TCNT overflow occurs.
Table 12.2 WDT Interrupt Source
Name
Interrupt Source
Interrupt Flag
WOVI
TCNT overflow (interval timer mode)
OVF
NMI
TCNT overflow (watchdog timer mode)
OVF
Rev. 6.00 Sep. 24, 2009 Page 389 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.6
Usage Notes
12.6.1
Notes on Register Access
The watchdog timer’s TCNT and TCSR registers differ from other registers in being more
difficult to write to. The procedures for writing to and reading these registers are given below.
Writing to TCNT and TCSR: These registers must be written to by a word transfer instruction.
They cannot be written to by a byte transfer instruction. Refer to figure 12.6.
Both TCNT and TCSR are allocated to the same address when they are written to. When writing
to TCNT, the upper byte must be H'5A and the lower byte must be data to be written to. When
writing to TCSR, the upper byte must be H'A5 and the lower byte must be data to be written to.
Accordingly, the lower byte data is written to TCNT or TCSR.
Writing to TCNT
15
Address: H'FF74
8
7
H'5A
0
Write data
Writing to TCSR
15
Address: H'FF74
8
H'A5
7
0
Write data
Figure 12.6 Writing to TCNT and TCSR (WDT_0)
Rev. 6.00 Sep. 24, 2009 Page 390 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Writing to RSTCSR: This register must be written to by a word transfer instruction. It cannot be
written to by a byte transfer instruction. Refer to figure 12.7.
The method of writing 0 to the WOVF bit differs from that of writing to the RSTE and RSTS bits.
To write 0 to the WOVF bit, the upper byte must be H'A5 and the lower byte must be H'00. This
clears the WOVF bit to 0 and does not affect the RSTE and RSTS bits.
To write to the RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be data
to be written to. Bits 6 and 5 in the lower byte are written to the RSTE and RSTS bits,
respectively. This does not affect the WOVF bit.
Writing 0 to WOVF bit
15
Address: H'FF76
8
7
H'A5
0
H'00
Writing to RSTE or RSTS bit
15
Address: H'FF76
8
H'5A
7
0
Write data
Figure 12.7 Writing to RSTCSR
Reading from TCNT, TCSR and RSTCSR (in the case of WDT_0): These registers are read in
the same way as other registers. The read addresses are allocated in H'FF74 for TCSR, H'FF75 for
TCNT, and H'FF77 for RSTCSR.
Rev. 6.00 Sep. 24, 2009 Page 391 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.6.2
Contention between Timer Counter (TCNT) Write and Increment
If a timer counter clock pulse is generated during the T2 state of a TCNT write cycle, the write
takes priority and the timer counter is not incremented. Figure 12.8 shows this operation.
TCNT write cycle
T1
T2
φ
Address
Internal write signal
TCNT input clock
TCNT
N
M
Counter write data
Figure 12.8 Contention between TCNT Write and Increment
12.6.3
Changing Value of PSS or CKS2 to CKS0
If the PSS or CKS0 to CKS2 bits in TCSR are modified while the WDT is operating, errors could
occur in the incrementation. Software must be used to stop the watchdog timer (by clearing the
TME bit to 0) before changing the value of the PSS or CKS0 to CKS2 bits.
12.6.4
Switching between Watchdog Timer Mode and Interval Timer Mode
If the mode is switched between watchdog timer mode and interval timer mode while the WDT is
operating, errors could occur. Software must be used to stop the watchdog timer (by clearing the
TME bit to 0) before switching the timer mode.
Rev. 6.00 Sep. 24, 2009 Page 392 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
12.6.5
Internal Reset in Watchdog Timer Mode
This LSI is not reset internally when TCNT overflows, if the RSTE bit is cleared to 0 in watchdog
timer mode, however TCNT_0 and TCSR_0 of the WDT_0 are reset.
TCNT, TCSR, or RSTCR cannot be written to for 132 states following an overflow. During this
period, any attempt to read the WOVF flag is not acknowledged. Accordingly, wait 132 states
after an overflow to write 0 to the WOVF flag.
12.6.6
OVF Flag Clearing in Interval Timer Mode
When the OVF flag setting conflicts with the OVF flag reading in interval timer mode, writing 0
to the OVF flag may not clear the flag even though the OVF flag has been read while it is 1. If
there is a possibility that the OVF flag setting and reading will conflict, such as when the OVF
flag is polled with the interval timer interrupt disabled, read the OVF flag while it is 1 at least
twice before writing 0 to the OVF flag to clear the flag.
12.6.7
Initialization of TCNT by the TME Bit
In high-speed or medium-speed mode, after the counter (TCNT) is initialized by clearing TME in
TCSR to 0 while operation is in progress with φSUB (subclock) selected as the dividing clock
(PSS in TCSR set to 1) for the TCNT input clock, TCNT may not initialize properly when TME is
once again set to 1 to activate TCNT operation. To avoid this problem, TCNT by writing a value
of H'00 to it directly.
Rev. 6.00 Sep. 24, 2009 Page 393 of 928
REJ09B0099-0600
Section 12 Watchdog Timer (WDT)
Rev. 6.00 Sep. 24, 2009 Page 394 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Section 13 Serial Communication Interface (SCI)
This LSI has five independent serial communication interface (SCI) channels. The SCI can handle
both asynchronous and clocked synchronous serial communication. In asynchronous mode, serial
data communication can be carried out using standard asynchronous communication chips such as
a Universal Asynchronous Receiver/Transmitter (UART) or an Asynchronous Communication
Interface Adapter (ACIA). In asynchronous mode, a function is also provided for serial
communication between multiple processors (multiprocessor communication function). The SCI
also supports an IC card (Smart Card) interface conforming to ISO/IEC 7816-3 (Identification
Card) as an extension function in clocked synchronous serial communication mode.
13.1
Features
• Choice of asynchronous or clocked synchronous serial communication mode
(Because the same pin is used as the clock input/output pin for channel 1 and channel 4, these
clocks cannot be output at the same time.)
• Full-duplex communication capability
The transmitter and receiver are mutually independent, enabling transmission and reception to
be executed simultaneously.
The double-buffering configuration is adopted in both the transmitter and the receiver,
enabling continuous transmission and continuous reception of serial data.
• On-chip baud rate generator allows any bit rate to be selected
External clock can be selected as a transfer clock source (except in Smart Card interface mode)
• Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
• Four interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue
requests.
The transmit-data-empty and receive-data-full interrupts can be used to activate the data
transfer controller (DTC).
• Module stop mode can be set
Asynchronous mode
• Data length: 7 or 8 bits
• Stop bit length: 1 or 2 bits
• Parity: Even, odd, or none
• Receive error detection: Parity, overrun, and framing errors
Rev. 6.00 Sep. 24, 2009 Page 395 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• Break detection: Break can be detected by reading the RxD pin level directly in the case of a
framing error
• Communications between multiple processors are possible.
Clocked synchronous mode
• Data length: 8 bits
• Receive error detection: Overrun errors detected
Smart Card interface
• Automatic transmission of an error signal when a parity error is detected in receive mode
• Automatic data retransmission when an error signal is received in transmit mode
• Direct convention and inverse convention both supported
Bus interface
Figure 13.1 shows a block diagram of the SCI.
Module data bus
RDR
TDR
BRR
SCMR
SSR
RxD
TxD
SCR
RSR
TSR
SMR
Baud rate
generator
Transmission/
reception control
Parity generation
φ
φ/4
φ/16
φ/64
Clock
Parity check
External clock
SCK
Legend:
RSR:
RDR:
TSR:
TDR:
SMR:
SCR:
SSR:
SCMR:
Receive shift register
Receive data register
Transmit shift register
Transmit data register
Serial mode register
Serial control register
Serial status register
Smart Card mode register
Figure 13.1 Block Diagram of SCI
Rev. 6.00 Sep. 24, 2009 Page 396 of 928
REJ09B0099-0600
TEI
TXI
RXI
ERI
Internal
data bus
Section 13 Serial Communication Interface (SCI)
13.2
Input/Output Pins
Table 13.1 shows the pin configuration for each SCI channel.
Table 13.1 Pin Configuration
Channel
Pin Name*1
I/O
Function
0
SCK0
I/O
Clock input/output in channel 0
RxD0
Input
Receive data input in channel 0
Output
Transmit data output in channel 0
I/O
Clock input/output in channel 1
TxD0
1
2
3
2
SCK1*
RxD1
Input
Receive data input in channel 1
TxD1
Output
Transmit data output in channel 1
SCK2
I/O
Clock input/output in channel 2
RxD2
Input
Receive data input in channel 2
TxD2
Output
Transmit data output in channel 2
SCK3
I/O
Clock input/output in channel 3
RxD3
Input
Receive data input in channel 3
Output
Transmit data output in channel 3
TxD3
4
2
SCK4*
I/O
Clock input/output in channel 4
RxD4
Input
Receive data input in channel 4
TxD4
Output
Transmit data output in channel 4
Notes: 1. Pin names SCK, RxD, and TxD are used in this manual for all channels, omitting the
channel designation.
2. Because SCK1 and SCK4 are allocated to the same pin, these clocks cannot be output
at the same time.
Rev. 6.00 Sep. 24, 2009 Page 397 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.3
Register Descriptions
The SCI has the following registers for each channel. The serial mode register (SMR), serial status
register (SSR), and serial control register (SCR) are described separately for normal serial
communication interface mode and Smart Card interface mode, because some of their bit
functions differ depending on the mode.
Channel 0
• Receive shift register_0 (RSR_0)
• Receive data register_0 (RDR_0)
• Transmit data register_0 (TDR_0)
• Transmit shift register_0 (TSR_0)
• Serial mode register_0 (SMR_0)
• Serial control register_0 (SCR_0)
• Serial status register_0 (SSR_0)
• Smart Card mode register_0 (SCMR_0)
• Bit rate register_0 (BRR_0)
Channel 1
• Receive shift register_1 (RSR_1)
• Receive data register_1 (RDR_1)
• Transmit data register_1 (TDR_1)
• Transmit shift register_1 (TSR_1)
• Serial mode register_1 (SMR_1)
• Serial control register_1 (SCR_1)
• Serial status register_1 (SSR_1)
• Smart Card mode register_1 (SCMR_1)
• Bit rate register_1 (BRR_1)
Channel 2
• Receive shift register_2 (RSR_2)
• Receive data register_2 (RDR_2)
• Transmit data register_2 (TDR_2)
• Transmit shift register_2 (TSR_2)
• Serial mode register_2 (SMR_2)
• Serial control register_2 (SCR_2)
Rev. 6.00 Sep. 24, 2009 Page 398 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• Serial status register_2 (SSR_2)
• Smart Card mode register_2 (SCMR_2)
• Bit rate register_2 (BRR_2)
Channel 3
• Receive shift register_3 (RSR_3)
• Receive data register_3 (RDR_3)
• Transmit data register_3 (TDR_3)
• Transmit shift register_3 (TSR_3)
• Serial mode register_3 (SMR_3)
• Serial control register_3 (SCR_3)
• Serial status register_3 (SSR_3)
• Smart Card mode register_3 (SCMR_3)
• Bit rate register_3 (BRR_3)
Channel 4
• Receive shift register_4 (RSR_4)
• Receive data register_4 (RDR_4)
• Transmit data register_4 (TDR_4)
• Transmit shift register_4 (TSR_4)
• Serial mode register_4 (SMR_4)
• Serial control register_4 (SCR_4)
• Serial status register_4 (SSR_4)
• Smart Card mode register_4 (SCMR_4)
• Bit rate register_4 (BRR_4)
13.3.1
Receive Shift Register (RSR)
RSR is a shift register that is used to receive serial data input to the RxD pin and convert it into
parallel data. When one byte of data has been received, it is transferred to RDR automatically.
RSR cannot be directly accessed by the CPU.
13.3.2
Receive Data Register (RDR)
RDR is an 8-bit register that stores receive data. When the SCI has received one byte of serial
data, it transfers the received serial data from RSR to RDR, where it is stored. After this, RSR is
Rev. 6.00 Sep. 24, 2009 Page 399 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive
operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR only
once.
RDR cannot be written to by the CPU.
RDR is initialized to H'00 by a reset, or in standby mode, watch mode, or module stop mode.
13.3.3
Transmit Data Register (TDR)
TDR is an 8-bit register that stores data for transmission. When the SCI detects that TSR is empty,
it transfers the transmit data written in TDR to TSR and starts transmission. As TDR and TSR
function as a double buffer in this way, continuous transmit operations are possible. When the SCI
transmits one byte of serial data, if the next transmit data has already been written to TDR, the SCI
transfers the written data to TSR to continue transmission. Although TDR can be read or written to
by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR only
once after confirming that the TDRE bit in SSR is set to 1.
TDR is initialized to H'FF by a reset, or in standby mode, watch mode, or module stop mode.
13.3.4
Transmit Shift Register (TSR)
TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first
transfers transmit data from TDR to TSR, and then sends the data to the TxD pin. TSR cannot be
directly accessed by the CPU.
13.3.5
Serial Mode Register (SMR)
SMR is used to set the SCI’s serial transfer format and select the baud rate generator clock source.
Some bit functions of SMR differ between normal serial communication interface mode and Smart
Card interface mode.
• Normal Serial Communication Interface Mode (When SMIF in SCMR Is 0)
Bit
Bit Name
Initial
Value
R/W
Description
7
C/A
0
R/W
Communication Mode
0: Asynchronous mode
1: Clocked synchronous mode
Rev. 6.00 Sep. 24, 2009 Page 400 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
6
CHR
0
R/W
Character Length (enabled only in asynchronous mode)
0: Selects 8 bits as the data length.
1: Selects 7 bits as the data length. LSB-first is fixed and
the MSB (bit 7) of TDR is not transmitted in
transmission.
In clocked synchronous mode, a fixed data length of 8
bits is used.
5
PE
0
R/W
Parity Enable (enabled only in asynchronous mode)
When this bit is set to 1, the parity bit is added to transmit
data before transmission, and the parity bit is checked in
reception. For a multiprocessor format, parity bit addition
and checking are not performed regardless of the PE bit
setting.
4
O/E
0
R/W
Parity Mode (enabled only when the PE bit is 1 in
asynchronous mode)
0: Selects even parity.
When even parity is set, parity bit addition is
performed in transmission so that the total number of 1
bits in the transmit character plus the parity bit is even.
In reception, a check is performed to see if the total
number of 1 bits in the receive character plus parity bit
is even.
1: Selects odd parity.
When odd parity is set, parity bit addition is performed
in transmission so that the total number of 1 bits in the
transmit character plus the parity bit is odd. In
reception, a check is performed to see if the total
number of 1 bits in the receive character plus the
parity bit is odd.
3
STOP
0
R/W
Stop Bit Length (enabled only in asynchronous mode)
Selects the stop bit length in transmission.
0: 1 stop bit
1: 2 stop bits
In reception, only the first stop bit is checked. If the
second stop bit is 0, it is treated as the start bit of the
next transmit character.
Rev. 6.00 Sep. 24, 2009 Page 401 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
2
MP
0
R/W
Multiprocessor Mode (enabled only in asynchronous
mode)
When this bit is set to 1, the multiprocessor
communication function is enabled. The PE bit and O/E
bit settings are invalid in multiprocessor mode.
For details, see section 13.5, Multiprocessor
Communication Function.
1
CKS1
0
R/W
Clock Select 1 and 0
0
CKS0
0
R/W
These bits select the clock source for the baud rate
generator.
00: φ clock (n = 0)
01: φ/4 clock (n = 1)
10: φ/16 clock (n = 2)
11: φ/64 clock (n = 3)
For the relationship between the bit rate register setting
and the baud rate, see section 13.3.9, Bit Rate Register
(BRR). n is the decimal representation of the value of n in
bit rate register.
Rev. 6.00 Sep. 24, 2009 Page 402 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• Smart Card Interface Mode (When SMIF in SCMR Is 1)
Bit
Bit Name
Initial
Value
R/W
Description
7
GM
0
R/W
GS Mode
Setting this bit to 1 allows GSM mode operation. In GSM
mode, the TEND set timing is put forward to 11.0 etu
from the start and the clock output control function is
appended. For details, see section 13.7.8, Clock Output
Control.
0: Normal smart card interface mode operation (initial
value)
•
The TEND flag is generated 12.5 etu (11.5 etu in the
block transfer mode) after the beginning of the start
bit.
•
Clock output on/off control only
1: GSM mode operation in smart card interface mode
6
BLK
0
R/W
•
The TEND flag is generated 11.0 etu after the
beginning of the start bit.
•
In addition to clock output on/off control, high/low
fixed control is supported (set using SCR).
Setting this bit to 1 allows block transfer mode operation.
For details, see section 13.7.3, Block Transfer Mode.
0: Normal smart card interface mode operation (initial
value)
•
Error signal transmission, detection, and automatic
data retransmission are performed.
•
The TXI interrupt is generated by the TEND flag.
•
The TEND flag is set 12.5 etu (11.0 etu in the GSM
mode) after transmission starts.
1: Operation in block transfer mode
•
Error signal transmission, detection, and automatic
data retransmission are not performed.
•
The TXI interrupt is generated by the TDRE flag.
•
The TEND flag is set 11.5 etu (11.0 etu in the GSM
mode) after transmission starts.
Rev. 6.00 Sep. 24, 2009 Page 403 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
5
PE
0
R/W
Parity Enable (enabled only in asynchronous mode)
When this bit is set to 1, the parity bit is added to transmit
data in transmission, and the parity bit is checked in
reception. In Smart Card interface mode, this bit must be
set to 1.
4
O/E
0
R/W
Parity Mode (enabled only when the PE bit is 1 in
asynchronous mode)
0: Selects even parity.
1: Selects odd parity.
For details on setting this bit in Smart Card interface
mode, see section 13.7.2, Data Format (Except for Block
Transfer Mode).
3
BCP1
0
R/W
Basic Clock Pulse 1 and 0
2
BCP0
0
R/W
These bits specify the number of basic clock periods in a
1-bit transfer interval on the Smart Card interface.
00: 32 clock (S = 32)
01: 64 clock (S = 64)
10: 372 clock (S = 372)
11: 256 clock (S = 256)
For details, see section 13.7.4, Receive Data Sampling
Timing and Reception Margin. S stands for the value of S
in bit rate register.
1
CKS1
0
R/W
Clock Select 1 and 0
0
CKS0
0
R/W
These bits select the clock source for the baud rate
generator.
00: φ clock (n = 0)
01: φ/4 clock (n = 1)
10: φ/16 clock (n = 2)
11: φ/64 clock (n = 3)
For the relationship between the bit rate register setting
and the baud rate, see section 13.3.9, Bit Rate Register
(BRR). n is the decimal representation of the value of n in
BRR.
Note: etu: Elementary time unit (time for transfer of 1 bit)
Rev. 6.00 Sep. 24, 2009 Page 404 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.3.6
Serial Control Register (SCR)
SCR is a register that enables or disables SCI transfer operations and interrupt requests, and is also
used to selection of the transfer clock source. For details on interrupt requests, see section 13.8,
Interrupt Sources. Some bit functions of SCR differ between normal serial communication
interface mode and Smart Card interface mode.
• Normal Serial Communication Interface Mode (When SMIF in SCMR Is 0)
Bit
Bit Name
Initial
Value
R/W
Description
7
TIE
0
R/W
Transmit Interrupt Enable
When this bit is set to 1, the TXI interrupt request is
enabled.
TXI interrupt request cancellation can be performed by
reading 1 from the TDRE flag in SSR, then clearing it to
0, or clearing the TIE bit to 0.
6
RIE
0
R/W
Receive Interrupt Enable
When this bit is set to 1, RXI and ERI interrupt requests
are enabled.
RXI and ERI interrupt request cancellation can be
performed by reading 1 from the RDRF, FER, PER, or
ORER flag in SSR, then clearing the flag to 0, or clearing
the RIE bit to 0.
5
TE
0
R/W
Transmit Enable
When this bit is set to 1, transmission is enabled.
In this state, serial transmission is started when transmit
data is written to TDR and the TDRE flag in SSR is
cleared to 0.
SMR setting must be performed to decide the transfer
format before setting the TE bit to 1. When this bit is
cleared to 0, the transmission operation is disabled, and
the TDRE flag is fixed at 1.
Rev. 6.00 Sep. 24, 2009 Page 405 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
4
RE
0
R/W
Receive Enable
When this bit is set to 1, reception is enabled.
Serial reception is started in this state when a start bit is
detected in asynchronous mode or serial clock input is
detected in clocked synchronous mode.
SMR setting must be performed to decide the reception
format before setting the RE bit to 1.
Clearing the RE bit to 0 does not affect the RDRF, FER,
PER, and ORER flags, which retain their states.
3
MPIE
0
R/W
Multiprocessor Interrupt Enable (enabled only when the
MP bit in SMR is 1 in asynchronous mode)
When this bit is set to 1, receive data in which the
multiprocessor bit is 0 is skipped, and setting of the
RDRF, FER, and ORER status flags in SSR is prohibited.
On receiving data in which the multiprocessor bit is 1, this
bit is automatically cleared and normal reception is
resumed. For details, see section 13.5, Multiprocessor
Communication Function.
When receive data including MPB = 0 is received,
receive data transfer from RSR to RDR, receive error
detection, and setting of the RERF, FER, and ORER
flags in SSR, are not performed.
When receive data including MPB = 1 is received, the
MPB bit in SSR is set to 1, the MPIE bit is cleared to 0
automatically, and generation of RXI and ERI interrupts
(when the TIE and RIE bits in SCR are set to 1) and FER
and ORER flag setting are enabled.
2
TEIE
0
R/W
Transmit End Interrupt Enable
When this bit is set to 1, TEI interrupt request is enabled.
TEI cancellation can be performed by reading 1 from the
TDRE flag in SSR, then clearing it to 0 and clearing the
TEND flag to 0, or clearing the TEIE bit to 0.
Rev. 6.00 Sep. 24, 2009 Page 406 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
1
CKE1
0
R/W
Clock Enable 1 and 0
0
CKE0
0
R/W
Selects the clock source and SCK pin function.
Asynchronous mode
00: On-chip baud rate generator
SCK pin functions as I/O port
01: On-chip baud rate generator
Outputs a clock of the same frequency as the bit rate
from the SCK pin.
1X: External clock
Inputs a clock with a frequency 16 times the bit rate
from the SCK pin.
Clocked synchronous mode
0X: Internal clock (SCK pin functions as clock output)
1X: External clock (SCK pin functions as clock input)
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 407 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• Smart Card Interface Mode (When SMIF in SCMR Is 1)
Bit
Bit Name
Initial
Value
R/W
Description
7
TIE
0
R/W
Transmit Interrupt Enable
When this bit is set to 1, TXI interrupt request is enabled.
TXI interrupt request cancellation can be performed by
reading 1 from the TDRE flag in SSR, then clearing it to
0, or clearing the TIE bit to 0.
6
RIE
0
R/W
Receive Interrupt Enable
When this bit is set to 1, RXI and ERI interrupt requests
are enabled.
RXI and ERI interrupt request cancellation can be
performed by reading 1 from the RDRF, FER, PER, or
ORER flag in SSR, then clearing the flag to 0, or clearing
the RIE bit to 0.
5
TE
0
R/W
Transmit Enable
When this bit is set to 1, transmission is enabled.
In this state, serial transmission is started when transmit
data is written to TDR and the TDRE flag in SSR is
cleared to 0.
SMR setting must be performed to decide the transfer
format before setting the TE bit to 1. When this bit is
cleared to 0, the transmission operation is disabled, and
the TDRE flag is fixed at 1.
4
RE
0
R/W
Receive Enable
When this bit is set to 1, reception is enabled.
Serial reception is started in this state when a start bit is
detected in asynchronous mode or serial clock input is
detected in clocked synchronous mode.
SMR setting must be performed to decide the reception
format before setting the RE bit to 1.
Clearing the RE bit to 0 does not affect the RDRF, FER,
PER, and ORER flags, which retain their states.
Rev. 6.00 Sep. 24, 2009 Page 408 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
3
MPIE
0
R/W
Multiprocessor Interrupt Enable (enabled only when the
MP bit in SMR is 1 in asynchronous mode)
Write 0 to this bit in Smart Card interface mode.
When receive data including MPB = 0 is received,
receive data transfer from RSR to RDR, receive error
detection, and setting of the RERF, FER, and ORER
flags in SSR, are not performed.
When receive data including MPB = 1 is received, the
MPB bit in SSR is set to 1, the MPIE bit is cleared to 0
automatically, and generation of RXI and ERI interrupts
(when the TIE and RIE bits in SCR are set to 1) and FER
and ORER flag setting are enabled.
2
TEIE
0
R/W
Transmit End Interrupt Enable
Write 0 to this bit in Smart Card interface mode.
TEI cancellation can be performed by reading 1 from the
TDRE flag in SSR, then clearing it to 0 and clearing the
TEND flag to 0, or clearing the TEIE bit to 0.
1
CKE1
0
R/W
Clock Enable 1 and 0
0
CKE0
0
R/W
Enable or disable clock output from the SCK pin. The
clock output can be dynamically switched in GSM mode.
For details, see section 13.7.8, Clock Output Control.
When the GM bit in SMR is 0:
00: Output disabled (SCK pin can be used as an I/O port
pin)
01: Clock output
1X: Reserved
When the GM bit in SMR is 1:
00: Output fixed low
01: Clock output
10: Output fixed high
11: Clock output
Legend:
X:
Don’t care
Rev. 6.00 Sep. 24, 2009 Page 409 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.3.7
Serial Status Register (SSR)
SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. 1 cannot
be written to flags TDRE, RDRF, ORER, PER, and FER; they can only be cleared. Some bit
functions of SSR differ between normal serial communication interface mode and Smart Card
interface mode.
• Normal Serial Communication Interface Mode (When SMIF in SCMR Is 0)
Bit
7
Bit Name
TDRE
Initial
Value
1
R/W
Description
1
R/(W)* Transmit Data Register Empty
Displays whether TDR contains transmit data.
[Setting conditions]
•
When the TE bit in SCR is 0
•
When data is transferred from TDR to TSR and data
can be written to TDR
[Clearing conditions]
6
RDRF
0
•
When 0 is written to TDRE after reading TDRE = 1*3
•
When the DTC*2 is activated by a TXI interrupt
request and writes data to TDR
R/(W)*1 Receive Data Register Full
Indicates that the received data is stored in RDR.
[Setting condition]
•
When serial reception ends normally and receive data
is transferred from RSR to RDR
[Clearing conditions]
•
•
3
When 0 is written to RDRF after reading RDRF = 1*
2
When the DTC* is activated by an RXI interrupt and
transfers data from RDR
The RDRF flag is not affected and retains their previous
values when the RE bit in SCR is cleared to 0.
If reception of the next data is completed while the RDRF
flag is still set to 1, an overrun error will occur and the
receive data will be lost.
Rev. 6.00 Sep. 24, 2009 Page 410 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
5
Bit Name
ORER
Initial
Value
0
R/W
Description
1
R/(W)* Overrun Error
Indicates that an overrun error occurred during reception,
causing abnormal termination.
[Setting condition]
•
When the next serial reception is completed while
RDRF = 1
The receive data prior to the overrun error is retained in
RDR, and the data received subsequently is lost. Also,
subsequent serial reception cannot be continued while
the ORER flag is set to 1. In clocked synchronous mode,
serial transmission cannot be continued either.
[Clearing condition]
•
3
When 0 is written to ORER after reading ORER = 1*
The ORER flag is not affected and retains its previous
state when the RE bit in SCR is cleared to 0.
4
FER
0
R/(W)*1 Framing Error
Indicates that a framing error occurred during reception in
asynchronous mode, causing abnormal termination.
[Setting condition]
•
When the stop bit is 0
In 2 stop bit mode, only the first stop bit is checked for a
value to 1; the second stop bit is not checked. If a
framing error occurs, the receive data is transferred to
RDR but the RDRF flag is not set. Also, subsequent
serial reception cannot be continued while the FER flag is
set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
•
When 0 is written to FER after reading FER = 1*3
In 2-stop-bit mode, only the first stop bit is checked.
The FER flag is not affected and retains its previous state
when the RE bit in SCR is cleared to 0.
Rev. 6.00 Sep. 24, 2009 Page 411 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
3
Bit Name
PER
Initial
Value
0
R/W
Description
1
R/(W)* Parity Error
Indicates that a parity error occurred during reception
using parity addition in asynchronous mode, causing
abnormal termination.
[Setting condition]
•
When a parity error is detected during reception
If a parity error occurs, the receive data is transferred to
RDR but the RDRF flag is not set. Also, subsequent
serial reception cannot be continued while the PER flag
is set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
•
3
When 0 is written to PER after reading PER = 1*
The PER flag is not affected and retains its previous state
when the RE bit in SCR is cleared to 0.
2
TEND
1
R
Transmit End
Indicates that transmission has been ended.
[Setting conditions]
•
When the TE bit in SCR is 0
•
When TDRE = 1 at transmission of the last bit of a 1byte serial transmit character
[Clearing conditions]
1
MPB
0
R
•
When 0 is written to TDRE after reading TDRE = 1
•
When the DTC*2 is activated by a TXI interrupt
request and transfers transmit data to TDR
Multiprocessor Bit
MPB stores the multiprocessor bit in the receive data.
When the RE bit in SCR is cleared to 0 its previous state
is retained.
0
MPBT
0
R/W
Multiprocessor Bit Transfer
MPBT stores the multiprocessor bit to be added to the
transmit data.
Notes: 1. Only a 0 can be written to this bit to clear the flag.
2. This bit is cleared by DTC only when DISEL is 0 with the transfer counter other than 0.
3. To clear the flag by using the CPU, write 0 to the flag and then read it once again.
Rev. 6.00 Sep. 24, 2009 Page 412 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• Smart Card Interface Mode (When SMIF in SCMR Is 1)
Bit
7
Bit Name
TDRE
Initial
Value
1
R/W
Description
1
R/(W)* Transmit Data Register Empty
Indicates whether TDR contains transmit data.
[Setting conditions]
•
When the TE bit in SCR is 0
•
When data is transferred from TDR to TSR and data
can be written to TDR
[Clearing conditions]
6
RDRF
0
•
When 0 is written to TDRE after reading TDRE = 1*3
•
When the DTC*2 is activated by a TXI interrupt
request and writes data to TDR
R/(W)*1 Receive Data Register Full
Indicates that the received data is stored in RDR.
[Setting condition]
•
When serial reception ends normally and receive data
is transferred from RSR to RDR
[Clearing conditions]
•
When 0 is written to RDRF after reading RDRF = 1*
•
When the DTC*2 is activated by an RXI interrupt and
transfers data from RDR
3
The RDRF flag is not affected and retains their previous
values when the RE bit in SCR is cleared to 0.
If reception of the next data is completed while the RDRF
flag is still set to 1, an overrun error will occur and the
receive data will be lost.
Rev. 6.00 Sep. 24, 2009 Page 413 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
5
Bit Name
ORER
Initial
Value
0
R/W
Description
1
R/(W)* Overrun Error
Indicates that an overrun error occurred during reception,
causing abnormal termination.
[Setting condition]
•
When the next serial reception is completed while
RDRF = 1
The receive data prior to the overrun error is retained in
RDR, and the data received subsequently is lost. Also,
subsequent serial cannot be continued while the ORER
flag is set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
•
3
When 0 is written to ORER after reading ORER = 1*
The ORER flag is not affected and retains its previous
state when the RE bit in SCR is cleared to 0.
4
ERS
0
1
R/(W)* Error Signal Status
Indicates that the status of an error, signal 1 returned
from the reception side at reception
[Setting condition]
•
When the low level of the error signal is sampled
[Clearing condition]
•
When 0 is written to ERS after reading ERS = 1*3
The ERS flag is not affected and retains its previous state
when the TE bit in SCR is cleared to 0.
Rev. 6.00 Sep. 24, 2009 Page 414 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
3
Bit Name
PER
Initial
Value
0
R/W
Description
1
R/(W)* Parity Error
Indicates that a parity error occurred during reception
using parity addition in asynchronous mode, causing
abnormal termination.
[Setting condition]
•
When a parity error is detected during reception
If a parity error occurs, the receive data is transferred to
RDR but the RDRF flag is not set. Also, subsequent
serial reception cannot be continued while the PER flag is
set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
•
3
When 0 is written to PER after reading PER = 1*
The PER flag is not affected and retains its previous state
when the RE bit in SCR is cleared to 0.
Rev. 6.00 Sep. 24, 2009 Page 415 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Bit
Bit Name
Initial
Value
R/W
Description
2
TEND
1
R
Transmit End
This bit is set to 1 when no error signal has been sent
back from the receiving end and the next transmit data is
ready to be transferred to TDR.
[Setting conditions]
•
When the TE bit in SCR is 0 and the ERS bit is also 0
•
When the ERS bit is 0 and the TDRE bit is 1 after the
specified interval following transmission of 1-byte
data.
The timing of bit setting differs according to the register
setting as follows:
When GM = 0 and BLK = 0, 12.5 etu after transmission
starts
When GM = 0 and BLK = 1, 11.5 etu after transmission
starts
When GM = 1 and BLK = 0, 11.0 etu after transmission
starts
When GM = 1 and BLK = 1, 11.0 etu after transmission
starts
[Clearing conditions]
•
•
1
MPB
0
R
When 0 is written to TDRE after reading TDRE = 1
2
When the DTC* is activated by a TXI interrupt and
transfers transmit data to TDR
Multiprocessor Bit
This bit is not used in Smart Card interface mode.
0
MPBT
0
R/W
Multiprocessor Bit Transfer
Write 0 to this bit in Smart Card interface mode.
Notes: etu: Elementary time unit (time for transfer of 1 bit)
1. Only 0 can be written to this bit, to clear the flag.
2. This bit is cleared by DTC only when DISEL is 0 with the transfer counter other than 0.
3. To clear the flag by using the CPU, write 0 to the flag and then read it once again.
Rev. 6.00 Sep. 24, 2009 Page 416 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.3.8
Smart Card Mode Register (SCMR)
SCMR is a register that selects Smart Card interface mode and its communications format.
Bit
Bit Name
Initial
Value
R/W
7 to 4
—
All 1
—
Description
Reserved
These bits are always read as 1, and cannot be modified.
3
SDIR
0
R/W
Smart Card Data Transfer Direction
Selects the serial/parallel conversion format.
0: LSB-first in transfer
1: MSB-first in transfer
The bit setting is valid only when the transfer data format
is 8 bits. For 7-bit data, LSB-first is fixed.
2
SINV
0
R/W
Smart Card Data Invert
Specifies inversion of the data logic level. The SINV bit
does not affect the logic level of the parity bit. To invert
the parity bit, invert the O/E bit in SMR.
0: TDR contents are transmitted as they are. Receive
data is stored as it is in RDR
1: TDR contents are inverted before being transmitted.
Receive data is stored in inverted form in RDR
1
—
1
—
Reserved
This bit is always read as 1, and cannot be modified.
0
SMIF
0
R/W
Smart Card Interface Mode Select
This bit is set to 1 to make the SCI operate in Smart Card
interface mode.
0: Normal asynchronous mode or clocked synchronous
mode
1: Smart Card interface mode
Rev. 6.00 Sep. 24, 2009 Page 417 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.3.9
Bit Rate Register (BRR)
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 13.2 shows
the relationships between the N setting in BRR and bit rate B for normal asynchronous mode,
clocked synchronous mode, and Smart Card interface mode. The initial value of BRR is H'FF, and
it can be read or written to by the CPU at all times.
Table 13.2 Relationships between N Setting in BRR and Bit Rate B
Communication Mode
Asynchronous Mode
Bit Rate
B=
Clocked Synchronous
Mode
B=
Smart Card Interface
Mode
B=
Legend:
B:
N:
φ:
n and S:
Error
φ × 106
64 × 2 2n-1 × (N + 1)
Error (%) = {
φ × 106
B × 64 × 2 2n-1 × (N + 1)
φ × 106
⎯
8 × 2 2n-1 × (N + 1)
φ × 106
S × 2 2n+1 × (N + 1)
-1 } × 100
Error (%) = {
φ × 106
B × S × 2 2n+1 × (N + 1)
-1 } × 100
Bit rate (bit/s)
BRR setting for baud rate generator (0 ≤ N ≤ 255)
Operating frequency (MHz)
Determined by the SMR settings shown in the following tables.
SMR Setting
SMR Setting
CKS1
CKS0
Clock
Source
0
0
φ
0
0
0
32
0
1
φ/4
1
0
1
64
1
0
φ/16
2
1
0
372
1
1
φ/64
3
1
1
256
n
BCP1
BCP0
S
Table 13.3 shows sample N settings in BRR in normal asynchronous mode. Table 13.4 shows the
maximum bit rate for each frequency in normal asynchronous mode. Table 13.6 shows sample N
settings in BRR in clocked synchronous mode. Table 13.8 shows sample N settings in BRR in
Smart Card interface mode. In Smart Card interface mode, S (the number of basic clock periods in
a 1-bit transfer interval) can be selected. For details, see section 13.7.4, Receive Data Sampling
Timing and Reception Margin. Tables 13.5 and 13.7 show the maximum bit rates with external
clock input.
Rev. 6.00 Sep. 24, 2009 Page 418 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.3 BRR Settings for Various Bit Rates (Asynchronous Mode)
Operating Frequency φ (MHz)
8
9.8304
10
12
12.288
Bit Rate
(bps)
n
N
110
2
141 0.03
2
174 –0.26
2
177 –0.25
2
212 0.03
2
217 0.08
150
2
103 0.16
2
127 0.00
2
129 0.16
2
155 0.16
2
159 0.00
300
1
207 0.16
1
255 0.00
2
64
0.16
2
77
0.16
2
79
600
1
103 0.16
1
127 0.00
1
129 0.16
1
155 0.16
1
159 0.00
1200
0
207 0.16
0
255 0.00
1
64
0.16
1
77
0.16
1
79
2400
0
103 0.16
0
127 0.00
0
129 0.16
0
155 0.16
0
159 0.00
4800
0
51
0.16
0
63
0.00
0
64
0.16
0
77
0.16
0
79
0.00
9600
0
25
0.16
0
31
0.00
0
32
–1.36
0
38
0.16
0
39
0.00
19200
0
12
0.16
0
15
0.00
0
15
1.73
0
19
–2.34 0
19
0.00
31250
0
7
0.00
0
9
–1.70
0
9
0.00
0
11
0.00
11
2.40
38400
— —
—
0
7
0.00
0
7
1.73
0
9
–2.34 0
9
0.00
Error
(%)
n N
Error
(%)
n N
Error
(%)
n N
Error
(%)
n N
0
Error
(%)
0.00
0.00
Operating Frequency φ (MHz)
14
14.7456
Bit Rate
(bps)
n
N
Error
(%)
110
2
248
–0.17
3
64
0.70
150
2
181
0.16
2
191
0.00
300
2
90
0.16
2
95
0.00
600
1
181
0.16
1
191
1200
1
90
0.16
1
2400
0
181
0.16
4800
0
90
9600
0
19200
31250
38400
17.2032
N
Error
(%)
n
N
Error
(%)
3
70
0.03
3
75
0.48
2
207
0.16
2
223
0.00
2
103
0.16
2
111
0.00
0.00
1
207
0.16
1
223
0.00
95
0.00
1
103
0.16
1
111
0.00
0
191
0.00
0
207
0.16
0
223
0.00
0.16
0
95
0.00
0
103
0.16
0
111
0.00
45
–0.93
0
47
0.00
0
51
0.16
0
55
0.00
0
22
–0.93
0
23
0.00
0
25
0.16
0
27
0.00
0
13
0.00
0
14
–1.70
0
15
0.00
0
16
1.20
—
—
—
0
11
0.00
0
12
0.16
0
13
0.00
n
N
Error
(%)
16
n
Rev. 6.00 Sep. 24, 2009 Page 419 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Operating Frequency φ (MHz)
18
19.6608
20
25
Bit Rate
(bps)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
n
N
Error
(%)
110
3
79
–0.12
3
86
0.31
3
88
–0.25
3
110
–0.02
150
2
233
0.16
2
255
0.00
3
64
0.16
3
80
0.47
300
2
116
0.16
2
127
0.00
2
129
0.16
2
162
–0.15
600
1
233
0.16
1
255
0.00
2
64
0.16
2
80
0.47
1200
1
116
0.16
1
127
0.00
1
129
0.16
1
162
–0.15
2400
0
233
0.16
0
255
0.00
1
64
0.16
1
80
0.47
4800
0
116
0.16
0
127
0.00
0
129
0.16
0
162
–0.15
9600
0
58
–0.69
0
63
0.00
0
64
0.16
0
80
0.47
19200
0
28
1.02
0
31
0.00
0
32
–1.36
0
40
–0.76
31250
0
17
0.00
0
19
–1.70
0
19
0.00
0
24
0.00
38400
0
14
–2.34
0
15
0.00
0
15
1.73
0
19
1.73
Table 13.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)
φ (MHz)
Maximum Bit
Rate (bit/s)
n
N
8
250000
0
0
9.8304
307200
0
0
10
312500
0
0
12
375000
0
0
12.288
384000
0
0
14
437500
0
0
14.7456
460800
0
0
16
500000
0
0
17.2032
537600
0
0
18
562500
0
0
19.6608
614400
0
0
20
625000
0
0
25
781250
0
0
Rev. 6.00 Sep. 24, 2009 Page 420 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.5 Maximum Bit Rate with External Clock Input (Asynchronous Mode)
φ (MHz)
External Input
Clock (MHz)
Maximum Bit
Rate (bit/s)
8
2.0000
125000
9.8304
2.4576
153600
10
2.5000
156250
12
3.0000
187500
12.288
3.0720
192000
14
3.5000
218750
14.7456
3.6864
230400
16
4.0000
250000
17.2032
4.3008
268800
18
4.5000
281250
19.6608
4.9152
307200
20
5.0000
312500
25
6.2500
390625
Rev. 6.00 Sep. 24, 2009 Page 421 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.6 BRR Settings for Various Bit Rates (Clocked Synchronous Mode)
Operating Frequency φ (MHz)
8
10
16
Bit Rate
(bps)
n
N
n
N
n
N
250
3
124
—
—
3
249
500
2
249
—
—
3
1k
2
124
—
—
2.5k
1
199
1
5k
1
99
10k
0
25k
20
25
n
N
124
—
—
2
249
—
249
2
99
1
124
1
199
0
249
0
79
0
50k
0
39
0
100k
0
19
0
24
0
39
0
49
0
62
250k
0
7
0
9
0
15
0
19
0
24
500k
0
3
0
4
0
7
0
9
—
—
1M
0
1
0
3
0
4
—
—
0
1
—
—
0
0*
—
—
2.5M
0
n
N
—
3
97
2
124
2
155
199
1
249
2
77
1
99
1
124
1
155
99
0
159
0
199
0
249
49
0
79
0
99
0
124
0*
5M
Legend:
Blank: Cannot be set.
—:
Can be set, but there will be a degree of error.
*:
Continuous transfer is not possible.
Rev. 6.00 Sep. 24, 2009 Page 422 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.7 Maximum Bit Rate with External Clock Input (Clocked Synchronous Mode)
φ (MHz)
External Input Clock (MHz)
Maximum Bit Rate (bps)
8
1.3333
1333333.3
10
1.6667
1666666.7
12
2.0000
2000000.0
14
2.3333
2333333.3
16
2.6667
2666666.7
18
3.0000
3000000.0
20
3.3333
3333333.3
25
4.1667
4166666.7
Table 13.8 Examples of Bit Rate for Various BRR Settings (Smart Card Interface Mode)
(When n = 0 and S = 372)
Operating Frequency φ (MHz)
Bit Rate
(bps)
N
9600
1
10.00
10.7136
13.00
14.2848
Error (%)
N
Error (%)
N
Error (%)
N
Error (%)
30.00
1
25.00
1
8.99
1
0.00
Operating Frequency φ (MHz)
16.00
18.00
20.00
25.00
Bit Rate
(bps)
N
Error (%)
N
Error (%)
N
Error (%)
N
Error (%)
9600
1
12.01
2
15.99
2
6.66
3
12.49
Rev. 6.00 Sep. 24, 2009 Page 423 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.9 Maximum Bit Rate at Various Frequencies (Smart Card Interface Mode)
(when S = 372)
φ (MHz)
Maximum Bit Rate (bps)
n
N
10.00
13441
0
0
10.7136
14400
0
0
13.00
17473
0
0
14.2848
19200
0
0
16.00
21505
0
0
18.00
24194
0
0
20.00
26882
0
0
25.00
33602
0
0
Rev. 6.00 Sep. 24, 2009 Page 424 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.4
Operation in Asynchronous Mode
Figure 13.2 shows the general format for asynchronous serial communication. One frame consists
of a start bit (low level), followed by data, a parity bit, and finally stop bits (high level). In
asynchronous serial communication, the transmission line is usually held in the mark state (high
level). The SCI monitors the transmission line, and when it goes to the space state (low level),
recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver
are independent units, enabling full-duplex communication. Both the transmitter and the receiver
also have a double-buffered structure, so that data can be read or written during transmission or
reception, enabling continuous data transfer. In asynchronous mode, the SCI performs
synchronization at the falling edge of the start bit in reception. The SCI samples the data on the
8th pulse of a clock with a frequency of 16 times the length of one bit, so that the transfer data is
latched at the center of each bit.
1
Serial
data
LSB
D0
0
Idle state
(mark state)
1
MSB
D1
D2
D3
D4
D5
Start
bit
Transmit/receive data
1 bit
7 or 8 bits
D6
D7
0/1
Parity
bit
1 bit,
or none
1
1
Stop bit
1 or
2 bits
One unit of transfer data (character or frame)
Figure 13.2 Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits)
13.4.1
Data Transfer Format
Table 13.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12
transfer formats can be selected according to the SMR setting. For details on the multiprocessor
bit, see section 13.5, Multiprocessor Communication Function.
Rev. 6.00 Sep. 24, 2009 Page 425 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.10 Serial Transfer Formats (Asynchronous Mode)
SMR Settings
Serial Transfer Format and Frame Length
CHR
PE
MP
STOP
1
0
0
0
0
S
8-bit data
STOP
0
0
0
1
S
8-bit data
STOPSTOP
0
1
0
0
S
8-bit data
P STOP
0
1
0
1
S
8-bit data
P STOPSTOP
1
0
0
0
S
7-bit data
STOP
1
0
0
1
S
7-bit data
STOP STOP
1
1
0
0
S
7-bit data
P STOP
1
1
0
1
S
7-bit data
P STOPSTOP
0
—
1
0
S
8-bit data
MPB STOP
0
—
1
1
S
8-bit data
MPB STOPSTOP
1
—
1
0
S
7-bit data
MPB STOP
1
—
1
1
S
7-bit data
MPB STOPSTOP
Legend:
S:
Start bit
STOP: Stop bit
P:
Parity bit
MPB: Multiprocessor bit
Rev. 6.00 Sep. 24, 2009 Page 426 of 928
REJ09B0099-0600
2
3
4
5
6
7
8
9
10
11
12
Section 13 Serial Communication Interface (SCI)
13.4.2
Receive Data Sampling Timing and Reception Margin in Asynchronous Mode
In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the transfer
rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and
performs internal synchronization. Receive data is latched internally at the rising edge of the 8th
pulse of the basic clock as shown in figure 13.6. Thus, the reception margin in asynchronous mode
is given by formula (1) below.
M = | (0.5 –
| D – 0.5 |
1
) – (L – 0.5) F –
(1 + F) | × 100 [%]
N
2N
... Formula (1)
Where M:
N:
D:
L:
F:
Reception margin (%)
Ratio of bit rate to clock (N = 16)
Clock duty (D = 0 to 1.0)
Frame length (L = 9 to 12)
Absolute value of clock rate deviation
Assuming values of F (absolute value of clock rate deviation) = 0, D (clock duty) = 0.5, and N
(ratio of bit rate to clock) = 16 in formula (1), the reception margin can be given by the formula.
M = {0.5 – 1/(2 × 16)} × 100 [%] = 46.875%
However, this is only the computed value, and a margin of 20% to 30% should be allowed for in
system design.
16 clocks
8 clocks
0
7
15 0
7
15 0
Internal basic
clock
Receive data
(RxD)
Start bit
D0
D1
Synchronization
sampling timing
Data sampling
timing
Figure 13.3 Receive Data Sampling Timing in Asynchronous Mode
Rev. 6.00 Sep. 24, 2009 Page 427 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.4.3
Clock
Either an internal clock generated by the on-chip baud rate generator or an external clock input at
the SCK pin can be selected as the SCI’s serial clock, according to the setting of the C/A bit in
SMR and the CKE0 and CKE1 bits in SCR. When an external clock is input at the SCK pin, the
clock frequency should be 16 times the bit rate used.
When the SCI is operated on an internal clock, the clock can be output from the SCK pin when
setting CKE1 = 0 and CKE0 = 1. The frequency of the clock output in this case is equal to the bit
rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as
shown in figure 13.4.
SCK
TxD
0
D0
D1
D2
D3
D4
D5
D6
D7
0/1
1
1
1 frame
Figure 13.4 Relationship between Output Clock and Transfer Data Phase
(Asynchronous Mode)
13.4.4
SCI Initialization (Asynchronous Mode)
Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then
initialize the SCI as described in figure 13.5. When the operating mode, or transfer format, is
changed for example, the TE and RE bits must be cleared to 0 before making the change using the
following procedure. When the TE bit is cleared to 0, the TDRE flag is set to 1. Note that clearing
the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags, or the
contents of RDR. When the external clock is used in asynchronous mode, the clock must be
supplied even during initialization.
Rev. 6.00 Sep. 24, 2009 Page 428 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Start initialization
[1] Set the clock selection in SCR.
Be sure to clear bits RIE, TIE,
TEIE, and MPIE, and bits TE and
RE, to 0.
Clear TE and RE bits in SCR to 0
Set CKE1 and CKE0 bits in SCR
(TE, RE bits = 0)
[1]
When the clock is selected in
asynchronous mode, it is output
immediately after SCR settings are
made.
[2] Set the data transfer format in SMR
and SCMR.
Set data transfer format in
SMR and SCMR
[2]
Set value in BRR
[3]
Wait
No
1-bit interval elapsed?
[3] Write a value corresponding to the
bit rate to BRR. Not necessary if
an external clock is used.
[4] Wait at least one bit interval, then
set the TE bit or RE bit in SCR to 1.
Also set the RIE, TIE, TEIE, and
MPIE bits.
Setting the TE and RE bits enables
the TxD and RxD pins to be used.
Yes
Set TE and RE* bits in
SCR to 1, and set RIE, TIE, TEIE,
and MPIE bits
[4]
Note: * Set the RE bit while the RxD pin is
driven 1. When the RE bit is set to 1
while the RxD pin is driven 0, it may
be received as the start bit.
<Initialization completion>
Figure 13.5 Sample SCI Initialization Flowchart
Rev. 6.00 Sep. 24, 2009 Page 429 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.4.5
Serial Data Transmission (Asynchronous Mode)
Figure 13.6 shows an example of operation for transmission in asynchronous mode. In
transmission, the SCI operates as described below.
1. The SCI monitors the TDRE flag in SSR. If the flag is cleared to 0, the SCI recognizes that
data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts
transmission. If the TIE bit is set to 1 at this time, a transmit data empty interrupt request (TXI)
is generated. Continuous transmission is possible because the TXI interrupt routine writes next
transmit data to TDR before transmission of the current transmit data has been completed.
3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or
multiprocessor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks the TDRE flag at the timing for sending the stop bit.
5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then
serial transmission of the next frame is started.
6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “mark
state” is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI
interrupt request is generated.
1
Start
bit
0
Data
D0
D1
Parity Stop Start
bit
bit
bit
D7
0/1
1
0
Data
D0
D1
Parity Stop
bit
bit
D7
0/1
1
1
Idle state
(mark state)
TDRE
TEND
TXI interrupt
Data written to TDR and
TXI interrupt
request generated TDRE flag cleared to 0 in
request generated
TXI interrupt service routine
TEI interrupt
request generated
1 frame
Figure 13.6 Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit)
Rev. 6.00 Sep. 24, 2009 Page 430 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Figure 13.7 shows a sample flowchart for data transmission.
Initialization
[1]
Start transmission
Read TDRE flag in SSR
[2]
[2] SCI status check and transmit data
write:
Read SSR and check that the
TDRE flag is set to 1, then write
transmit data to TDR and clear the
TDRE flag to 0.
No
TDRE = 1
Yes
Write transmit data to TDR
and clear TDRE flag in SSR to 0
No
All data transmitted?
Yes
[3]
Read TEND flag in SSR
TEND = 1
Yes
No
Yes
Clear DR to 0 and
set DDR to 1
[3] Serial transmission continuation
procedure:
To continue serial transmission,
read 1 from the TDRE flag to
confirm that writing is possible,
then write data to TDR, and then
clear the TDRE flag to 0. Checking
and clearing of the TDRE flag is
automatic when the DTC* is
activated by a transmit data empty
interrupt (TXI) request, and data is
written to TDR.
[4] Break output at the end of serial
transmission:
To output a break in serial
transmission, clear DR for the port
corresponding to the TxD pin to 0,
set DDR to 1, then clear the TE bit
in SCR to 0.
No
Break output?
[1] SCI initialization:
The TxD pin is automatically
designated as the transmit data
output pin.
After the TE bit is set to 1, a frame
of 1s is output, and transmission is
enabled.
[4]
Note: * The case, where the TDRE flag check and clearing are
automatically executed by DTC,
occurs only when the DISEL bit in DTC is 0
with the transfer counter other than 0.
Therefore, when the DISEL bit is 1, or
both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the TDRE flag.
Clear TE bit in SCR to 0
<End>
Figure 13.7 Sample Serial Transmission Flowchart
Rev. 6.00 Sep. 24, 2009 Page 431 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.4.6
Serial Data Reception (Asynchronous Mode)
Figure 13.8 shows an example of operation for reception in asynchronous mode. In serial
reception, the SCI operates as described below.
1. The SCI monitors the communication line. If a start bit is detected, the SCI performs internal
synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag
is still set to 1), the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an
ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag
remains to be set to 1.
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to
RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive
data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt
request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is
transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is
generated. Continuous reception is possible because the RXI interrupt routine reads the receive
data transferred to RDR before reception of the next receive data has been completed.
1
Start
bit
0
Data
D0
D1
Parity Stop Start
bit
bit
bit
D7
0/1
1
0
Data
D0
D1
Parity Stop
bit
bit
D7
0/1
0
1
Idle state
(mark state)
RDRF
FER
RXI interrupt
request
generated
RDR data read and RDRF
flag cleared to 0 in RXI
interrupt service routine
1 frame
Figure 13.8 Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit)
Rev. 6.00 Sep. 24, 2009 Page 432 of 928
REJ09B0099-0600
ERI interrupt request
generated by framing
error
Section 13 Serial Communication Interface (SCI)
Table 13.11 shows the states of the SSR status flags and receive data handling when a receive
error is detected. If a receive error is detected, the RDRF flag retains its state before receiving
data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the
ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.9 shows a sample
flowchart for serial data reception.
Table 13.11 SSR Status Flags and Receive Data Handling
SSR Status Flag
RDRF*
ORER
FER
PER
Receive Data
Receive Error Type
1
1
0
0
Lost
Overrun error
0
0
1
0
Transferred to RDR
Framing error
0
0
0
1
Transferred to RDR
Parity error
1
1
1
0
Lost
Overrun error + framing error
1
1
0
1
Lost
Overrun error + parity error
0
0
1
1
Transferred to RDR
Framing error + parity error
1
1
1
1
Lost
Overrun error + framing error +
parity error
Note:
*
The RDRF flag retains the state it had before data reception.
Rev. 6.00 Sep. 24, 2009 Page 433 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Initialization
[1]
Start reception
[1] SCI initialization:
The RxD pin is automatically
designated as the receive data input
pin.
[2] [3] Receive error processing and break
detection:
[2]
If a receive error occurs, read the
ORER, PER, and FER flags in SSR to
identify the error. After performing the
appropriate error processing, ensure
Yes
that the ORER, PER, and FER flags are
PER∨FER∨ORER = 1
all cleared to 0. Reception cannot be
[3]
resumed if any of these flags are set to
No
Error processing
1. In the case of a framing error, a
break can be detected by reading the
(Continued on next page)
value of the input port corresponding to
the RxD pin.
[4]
Read RDRF flag in SSR
[4] SCI status check and receive data read:
Read SSR and check that RDRF = 1,
then read the receive data in RDR and
RDRF = 1
clear the RDRF flag to 0. Transition of
the RDRF flag from 0 to 1 can also be
identified by an RXI interrupt.
Yes
Read ORER, PER, and
FER flags in SSR
No
Read receive data in RDR, and
clear RDRF flag in SSR to 0
No
All data received?
[5]
[5] Serial reception continuation procedure:
To continue serial reception, before the
stop bit for the current frame is
received, read the RDRF flag, read
RDR, and clear the RDRF flag to 0.
The RDRF flag is cleared automatically
when DTC* is activated by an RXI
interrupt and the RDR value is read.
Yes
Clear RE bit in SCR to 0
<End>
Note: * The case, where the RDRF flag is
automatically cleared by DTC,
occurs only when the DISEL bit in DTC is 0
with the transfer counter other than 0.
Therefore, when the DISEL bit is 1, or
both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the RDRF flag.
Figure 13.9 Sample Serial Reception Data Flowchart (1)
Rev. 6.00 Sep. 24, 2009 Page 434 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
[3]
Error processing
No
ORER = 1
Yes
Overrun error processing
No
FER = 1
Yes
Yes
Break?
No
Framing error processing
Clear RE bit in SCR to 0
No
PER = 1
Yes
Parity error processing
Clear ORER, PER, and
FER flags in SSR to 0
<End>
Figure 13.9 Sample Serial Reception Data Flowchart (2)
Rev. 6.00 Sep. 24, 2009 Page 435 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.5
Multiprocessor Communication Function
Use of the multiprocessor communication function enables data transfer between a number of
processors sharing communication lines by asynchronous serial communication using the
multiprocessor format, in which a multiprocessor bit is added to the transfer data. When
multiprocessor communication is performed, each receiving station is addressed by a unique ID
code. The serial communication cycle consists of two component cycles; an ID transmission cycle
that specifies the receiving station, and a data transmission cycle. The multiprocessor bit is used to
differentiate between the ID transmission cycle and the data transmission cycle. If the
multiprocessor bit is 1, the cycle is an ID transmission cycle; if the multiprocessor bit is 0, the
cycle is a data transmission cycle. Figure 13.10 shows an example of inter-processor
communication using the multiprocessor format. The transmitting station first sends the ID code
of the receiving station with which it wants to perform serial communication as data with a 1
multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added.
When data with a 1 multiprocessor bit is received, the receiving station compares that data with its
own ID. The station whose ID matches then receives the data sent next. Stations whose IDs do not
match continue to skip data until data with a 1 multiprocessor bit is again received.
The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1,
transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags,
RDRF, FER, and ORER to 1, are inhibited until data with a 1 multiprocessor bit is received. On
reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the
MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to
1 at this time, an RXI interrupt is generated.
When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other bit
settings are the same as those in normal asynchronous mode. The clock used for multiprocessor
communication is the same as that in normal asynchronous mode.
Rev. 6.00 Sep. 24, 2009 Page 436 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Transmitting
station
Serial transmission line
Receiving
station A
Receiving
station B
Receiving
station C
Receiving
station D
(ID = 01)
(ID = 02)
(ID = 03)
(ID = 04)
Serial
data
H'AA
H'01
(MPB = 1)
(MPB = 0)
ID transmission cycle = Data transmission cycle =
receiving station
Data transmission to
specification
receiving station specified by ID
Legend:
MPB: Multiprocessor bit
Figure 13.10 Example of Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)
Rev. 6.00 Sep. 24, 2009 Page 437 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.5.1
Multiprocessor Serial Data Transmission
Figure 13.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID
transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission
cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same
as those in asynchronous mode.
Rev. 6.00 Sep. 24, 2009 Page 438 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
[1]
Initialization
Start transmission
Read TDRE flag in SSR
[2]
[2] SCI status check and transmit
data write:
Read SSR and check that the
TDRE flag is set to 1, then write
transmit data to TDR. Set the
MPBT bit in SSR to 0 or 1.
Finally, clear the TDRE flag to 0.
No
TDRE = 1
Yes
Write transmit data to TDR and
set MPBT bit in SSR
Clear TDRE flag to 0
No
All data transmitted?
[1] SCI initialization:
The TxD pin is automatically
designated as the transmit data
output pin.
After the TE bit is set to 1, a
frame of 1s is output, and
transmission is enabled.
[3]
Yes
Read TEND flag in SSR
[3] Serial transmission continuation
procedure:
To continue serial transmission,
be sure to read 1 from the TDRE
flag to confirm that writing is
possible, then write data to TDR,
and then clear the TDRE flag to
0. Checking and clearing of the
TDRE flag is automatic when the
DTC* is activated by a transmit
data empty interrupt (TXI)
request, and data is written to
TDR.
[4] Break output at the end of serial
transmission:
To output a break in serial
transmission, set the port DR to
0, set DDR to 1, then clear the
TE bit in SCR to 0.
No
TEND = 1
Yes
No
Break output?
Yes
Clear DR to 0 and set DDR to 1
[4]
Note: * The case, where the TDRE flag is
automatically cleared by DTC,
occurs only when the DISEL bit in DTC is 0
with the transfer counter other than 0.
Therefore, when the DISEL bit is 1, or
both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the TDRE flag.
Clear TE bit in SCR to 0
<End>
Figure 13.11 Sample Multiprocessor Serial Transmission Flowchart
Rev. 6.00 Sep. 24, 2009 Page 439 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.5.2
Multiprocessor Serial Data Reception
Figure 13.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in
SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data
with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is
generated at this time. All other SCI operations are the same as in asynchronous mode. Figure
13.12 shows an example of SCI operation for multiprocessor format reception.
Rev. 6.00 Sep. 24, 2009 Page 440 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
1
MultiData (ID1) processor Stop
bit
bit
Start
bit
0
D0
D1
D7
1
1
MultiData (Data1) processor Stop
bit
bit
Start
bit
0
D0
D1
D7
0
1
1 Mark state
(idle state)
MPIE
RDRF
RDR
value
ID1
MPIE = 0
RXI interrupt
request
(multiprocessor
interrupt)
generated
RDR data read
and RDRF flag
cleared to 0 in
RXI interrupt
service routine
If not this station’s ID,
MPIE bit is set to 1
again
RXI interrupt request is
not generated, and RDR
retains its state
(a) Data does not match station’s ID
1
MultiData (ID2) processor Stop
bit
bit
Start
bit
0
D0
D1
D7
1
1
MultiData (Data2) processor Stop
bit
bit
Start
bit
0
D0
D1
D7
0
1
1 Mark state
(idle state)
MPIE
RDRF
RDR
value
ID1
MPIE = 0
Data2
ID2
RXI interrupt
request
(multiprocessor
interrupt)
generated
RDR data read and
RDRF flag cleared
to 0 in RXI interrupt
service routine
Matches this station’s ID,
so reception continues, and
data is received in RXI
interrupt service routine
MPIE bit set to 1
again
(b) Data matches station’s ID
Figure 13.12 Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)
Rev. 6.00 Sep. 24, 2009 Page 441 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Initialization
[1]
[1] SCI initialization:
The RxD pin is automatically designated
as the receive data input pin.
Start reception
Set MPIE bit in SCR to 1
[2] ID reception cycle:
Set the MPIE bit in SCR to 1.
[2]
[3] SCI status check, ID reception and
comparison:
Read SSR and check that the RDRF
flag is set to 1, then read the receive
data in RDR and compare it with this
station’s ID.
If the data is not this station’s ID, set the
MPIE bit to 1 again, and clear the RDRF
flag to 0.
If the data is this station’s ID, clear the
RDRF flag to 0.
Read ORER and FER flags in SSR
Yes
FER∨ORER = 1
No
Read RDRF flag in SSR
[3]
No
RDRF = 1
[4] SCI status check and data reception:
Read SSR and check that the RDRF
flag is set to 1, then read the data in
RDR.
Yes
Read receive data in RDR
[5] Receive error processing and break
detection:
If a receive error occurs, read the ORER
and FER flags in SSR to identify the
error. After performing the appropriate
error processing, ensure that the ORER
and FER flags are all cleared to 0.
Reception cannot be resumed if either
of these flags is set to 1.
In the case of a framing error, a break
can be detected by reading the RxD pin
value.
No
This station’s ID?
Yes
Read ORER and FER flags in SSR
Yes
FER∨ORER = 1
No
Read RDRF flag in SSR
[4]
No
RDRF = 1
Yes
Read receive data in RDR
No
All data received?
[5]
Error processing
Yes
Clear RE bit in SCR to 0
(Continued on
next page)
<End>
Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (1)
Rev. 6.00 Sep. 24, 2009 Page 442 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
[5]
Error processing
No
ORER = 1
Yes
Overrun error processing
No
FER = 1
Yes
Yes
Break?
No
Framing error processing
Clear RE bit in SCR to 0
Clear ORER, PER, and
FER flags in SSR to 0
<End>
Figure 13.13 Sample Multiprocessor Serial Reception Flowchart (2)
Rev. 6.00 Sep. 24, 2009 Page 443 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.6
Operation in Clocked Synchronous Mode
Figure 13.14 shows the general format for clocked synchronous communication. In clocked
synchronous mode, data is transmitted or received synchronous with clock pulses. In clocked
synchronous serial communication, data on the transmission line is output from one falling edge of
the serial clock to the next. In clocked synchronous mode, the SCI receives data in synchronous
with the rising edge of the serial clock. After 8-bit data is output, the transmission line holds the
MSB state. In clocked synchronous mode, no parity or multiprocessor bit is added. Inside the SCI,
the transmitter and receiver are independent units, enabling full-duplex communication through
the use of a common clock. Both the transmitter and the receiver also have a double-buffered
structure, so data can be read or written during transmission or reception, enabling continuous data
transfer.
One unit of transfer data (character or frame)
*
*
Synchronization
clock
LSB
Bit 0
Serial data
MSB
Bit 1
Don’t care
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Don’t care
Note: * High except in continuous transfer
Figure 13.14 Data Format in Clocked Synchronous Communication (For LSB-First)
13.6.1
Clock
Either an internal clock generated by the on-chip baud rate generator or an external
synchronization clock input at the SCK pin can be selected, according to the setting of CKE0 and
CKE1 bits in SCR. When the SCI is operated on an internal clock, the serial clock is output from
the SCK pin. Eight serial clock pulses are output in the transfer of one character, and when no
transfer is performed the clock is fixed high.
Rev. 6.00 Sep. 24, 2009 Page 444 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.6.2
SCI Initialization (Clocked Synchronous Mode)
Before transmitting and receiving data, the TE and RE bits in SCR should be cleared to 0, then the
SCI should be initialized as described in a sample flowchart in figure 13.15. When the operating
mode, or transfer format, is changed for example, the TE and RE bits must be cleared to 0 before
making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag
is set to 1. Note that clearing the RE bit to 0 does not change the contents of the RDRF, PER,
FER, and ORER flags, or the contents of RDR.
Start initialization
[1] Set the clock selection in SCR. Be sure
to clear bits RIE, TIE, TEIE, and MPIE,
TE and RE, to 0.
Clear TE and RE bits in SCR to 0
[2] Set the data transfer format in SMR and
SCMR.
Set CKE1 and CKE0 bits in SCR
(TE, RE bits 0)
[1]
Set data transfer format in
SMR and SCMR
[2]
Set value in BRR
[3]
[3] Write a value corresponding to the bit
rate to BRR. Not necessary if an
external clock is used.
[4] Wait at least one bit interval, then set
the TE bit or RE bit in SCR to 1.
Also set the RIE, TIE TEIE, and MPIE
bits.
Setting the TE and RE bits enables the
TxD and RxD pins to be used.
Wait
No
1-bit interval elapsed?
Yes
Set TE and RE bits in SCR to 1, and
set RIE, TIE, TEIE, and MPIE bits
[4]
<Transfer start>
Note: In simultaneous transmit and receive operations, the TE and RE bits should both be cleared
to 0 or set to 1 simultaneously.
Figure 13.15 Sample SCI Initialization Flowchart
Rev. 6.00 Sep. 24, 2009 Page 445 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.6.3
Serial Data Transmission (Clocked Synchronous Mode)
Figure 13.16 shows an example of SCI operation for transmission in clocked synchronous mode.
In serial transmission, the SCI operates as described below.
1. The SCI monitors the TDRE flag in SSR, and if the flag is 0, the SCI recognizes that data has
been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts
transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt (TXI)
is generated. Continuous transmission is possible because the TXI interrupt routine writes the
next transmit data to TDR before transmission of the current transmit data has been completed.
3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock
mode has been specified, and synchronized with the input clock when use of an external clock
has been specified.
4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).
5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission
of the next frame is started.
6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag maintains the
output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request
is generated. The SCK pin is fixed high.
Rev. 6.00 Sep. 24, 2009 Page 446 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Figure 13.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is
cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1.
Make sure that the receive error flags are cleared to 0 before starting transmission. Note that
clearing the RE bit to 0 does not clear the receive error flags.
Transfer direction
Synchronization
clock
Serial data
Bit 0
Bit 1
Bit 7
Bit 0
Bit 1
Bit 6
Bit 7
TDRE
TEND
TXI interrupt
request generated
Data written to TDR
and TDRE flag cleared
to 0 in TXI interrupt
service routine
TXI interrupt
request generated
TEI interrupt request
generated
1 frame
Figure 13.16 Sample SCI Transmission Operation in Clocked Synchronous Mode
Rev. 6.00 Sep. 24, 2009 Page 447 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Initialization
[1]
Start transmission
Read TDRE flag in SSR
[2]
No
TDRE = 1
Yes
Write transmit data to TDR and
clear TDRE flag in SSR to 0
No
All data transmitted?
[3]
Yes
[1] SCI initialization:
The TxD pin is automatically
designated as the transmit data output
pin.
[2] SCI status check and transmit data
write:
Read SSR and check that the TDRE
flag is set to 1, then write transmit data
to TDR and clear the TDRE flag to 0.
[3] Serial transmission continuation
procedure:
To continue serial transmission, be
sure to read 1 from the TDRE flag to
confirm that writing is possible, then
write data to TDR, and then clear the
TDRE flag to 0.
Checking and clearing of the TDRE
flag is automatic when the DTC* is
activated by a transmit data empty
interrupt (TXI) request and data is
written to TDR.
Read TEND flag in SSR
No
TEND = 1
Yes
Note: * The case, where the TDRE flag is
automatically cleared by DTC,
occurs only when the DISEL bit in DTC is 0
with the transfer counter other than 0.
Therefore, when the DISEL bit is 1, or
both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the TDRE flag.
Clear TE bit in SCR to 0
<End>
Figure 13.17 Sample Serial Transmission Flowchart
Rev. 6.00 Sep. 24, 2009 Page 448 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.6.4
Serial Data Reception (Clocked Synchronous Mode)
Figure 13.18 shows an example of SCI operation for reception in clocked synchronous mode. In
serial reception, the SCI operates as described below.
1. The SCI performs internal initialization synchronous with a synchronous clock input or output,
starts receiving data, and stores the received data in RSR.
2. If an overrun error occurs (when reception of the next data is completed while the RDRF flag
in SSR is still set to 1), the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this
time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the
RDRF flag remains to be set to 1.
3. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is
transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is
generated. Continuous reception is possible because the RXI interrupt routine reads the receive
data transferred to RDR before reception of the next receive data has finished.
Synchronization
clock
Serial data
Bit 7
Bit 0
Bit 7
Bit 0
Bit 1
Bit 6
Bit 7
RDRF
ORER
RXI interrupt
request
generated
RDR data read and
RDRF flag cleared
to 0 in RXI interrupt
RXI interrupt
request generated
ERI interrupt request
generated by overrun
error
1 frame
Figure 13.18 Example of SCI Operation in Reception
Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER,
FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.19 shows a sample flow
chart for serial data reception.
An overrun error occurs or synchronous clocks are output until the RE bit is cleared to 0 when an
internal clock is selected and only receive operation is possible. When a transmission and
reception will be carried out in a unit of one frame, be sure to carry out a dummy transmission
with only one frame by the simultaneous transmit and receive operations at the same time.
Rev. 6.00 Sep. 24, 2009 Page 449 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Initialization
[1]
Start reception
[2]
Read ORER flag in SSR
Yes
[3]
ORER = 1
No
Error processing
(Continued below)
Read RDRF flag in SSR
[4]
No
RDRF = 1
Yes
Read receive data in RDR, and
clear RDRF flag in SSR to 0
No
All data received?
[5]
[1] SCI initialization:
The RxD pin is automatically
designated as the receive data input
pin.
[2] [3] Receive error processing:
If a receive error occurs, read the
ORER flag in SSR, and after
performing the appropriate error
processing, clear the ORER flag to 0.
Transfer cannot be resumed if the
ORER flag is set to 1.
[4] SCI status check and receive data
read:
Read SSR and check that the RDRF
flag is set to 1, then read the receive
data in RDR and clear the RDRF flag
to 0.
Transition of the RDRF flag from 0 to 1
can also be identified by an RXI
interrupt.
[5] Serial reception continuation
procedure:
To continue serial reception, before
the final bit of the current frame is
received, reading the RDRF flag,
reading RDR, and clearing the RDRF
flag to 0 should be finished. The
RDRF flag is cleared automatically
when the DTC* is activated by a
receive data full interrupt (RXI) request
and the RDR value is read.
Yes
Clear RE bit in SCR to 0
<End>
[3]
Note: * The case, where the RDRF flag check and
clearing are automatically executed by DTC,
occurs only when the DISEL bit in DTC is 0
with the transfer counter other than 0.
Therefore, when the DISEL bit is 1, or
both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the RDRF flag.
Error processing
Overrun error processing
Clear ORER flag in SSR to 0
<End>
Figure 13.19 Sample Serial Reception Flowchart
Rev. 6.00 Sep. 24, 2009 Page 450 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.6.5
Simultaneous Serial Data Transmission and Reception (Clocked Synchronous
Mode)
Figure 13.20 shows a sample flowchart for simultaneous serial transmit and receive operations.
The following procedure should be used for simultaneous serial data transmit and receive
operations. To switch from transmit mode to simultaneous transmit and receive mode, after
checking that the SCI has finished transmission and the TDRE and TEND flags are set to 1, clear
TE to 0. Then simultaneously set TE and RE to 1 with a single instruction. To switch from receive
mode to simultaneous transmit and receive mode, after checking that the SCI has finished
reception, clear RE to 0. Then after checking that the RDRF and receive error flags (ORER, FER,
and PER) are cleared to 0, simultaneously set TE and RE to 1 with a single instruction.
Rev. 6.00 Sep. 24, 2009 Page 451 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Initialization
[1]
SCI initialization:
The TxD pin is designated as the
transmit data output pin, and the RxD
pin is designated as the receive data
input pin, enabling simultaneous
transmit and receive operations.
[2]
SCI status check and transmit data
write:
Read SSR and check that the TDRE
flag is set to 1, then write transmit
data to TDR and clear the TDRE flag
to 0.
Transition of the TDRE flag from 0 to
1 can also be identified by a TXI
interrupt.
Receive error processing:
If a receive error occurs, read the
ORER flag in SSR, and after
performing the appropriate error
processing, clear the ORER flag to 0.
Transmission/reception cannot be
resumed if the ORER flag is set to 1.
[1]
Start transmission/reception
Read TDRE flag in SSR
No
[2]
TDRE = 1
Yes
Write transmit data to TDR and
clear TDRE flag in SSR to 0
[3]
Read ORER flag in SSR
Yes
ORER = 1
No
Read RDRF flag in SSR
No
Read receive data in RDR, and
clear RDRF flag in SSR to 0
[5]
Yes
Clear TE and RE bits in SCR to 0
<End>
Notes:
[5]
Serial transmission/reception
continuation procedure:
To continue serial transmission/
reception, before the final bit of the
current frame is received, finish
reading the RDRF flag, reading RDR,
and clearing the RDRF flag to 0.
Also, before the final bit of the current
frame is transmitted, read 1 from the
TDRE flag to confirm that writing is
possible. Then write data to TDR and
clear the TDRE flag to 0.
Checking and clearing of the TDRE
flag is automatic when the DTC* is
activated by a transmit data empty
interrupt (TXI) request and data is
written to TDR. Also, the RDRF flag
is cleared automatically when the
DTC* is activated by a receive data
full interrupt (RXI) request and the
RDR value is read.
[4]
Yes
All data received?
SCI status check and receive data
read:
Read SSR and check that the RDRF
flag is set to 1, then read the receive
data in RDR and clear the RDRF flag
to 0. Transition of the RDRF flag from
0 to 1 can also be identified by an RXI
interrupt.
Error processing
RDRF = 1
No
[4]
[3]
When switching from transmit or receive operation to simultaneous
transmit and receive operations, first clear the TE bit and RE bit
to 0, then set both these bits to 1 by one instruction simultaneously.
* The case, where the TDRE flag or RDRF flag is automatically cleared by DTC,
occurs only when the DISEL bit in the corresponding DTC is 0 with the transfer counter other than 0.
Therefore, when the DISEL bit in the corresponding DTC is 1, or both the DISEL bit and the transfer counter are 0,
give the CPU an instruction to clear the corresponding flags.
Figure 13.20 Sample Flowchart of Simultaneous Serial Transmit and Receive Operations
Rev. 6.00 Sep. 24, 2009 Page 452 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.7
Operation in Smart Card Interface
The SCI supports an IC card (Smart Card) interface that conforms to ISO/IEC 7816-3
(Identification Card) as a serial communication interface extension function. Switching between
the normal serial communication interface and the Smart Card interface mode is carried out by
means of a register setting.
13.7.1
Pin Connection Example
Figure 13.21 shows an example of connection with the Smart Card. In communication with an IC
card, as both transmission and reception are carried out on a single data transmission line, the TxD
pin and RxD pin should be connected to the LSI pin. The data transmission line should be pulled
up to the power supply (other than channel 2: P2Vcc, channel 2: P1Vcc) with a resistor. If an IC
card is not connected, and the TE and RE bits are both set to 1, closed transmission/reception is
possible, enabling self-diagnosis to be carried out. When the clock generated on the SCI is
supplied to an IC card, the SCK pin output is input to the CLK pin of the IC card. When an
internal clock is used in an IC card, this connection is not necessary. This LSI port output is used
as the reset signal. Adding to these connections, connection of pins with power supply and ground
is necessary.
P2 VCC
TxD
RxD
SCK
Px (port)
This LSI
Data line
Clock line
Reset line
I/O
CLK
RST
IC card
Connected equipment
Figure 13.21 (1) Schematic Diagram of Smart Card Interface Pin Connections
(Channels 0, 1, 3, and 4)
Rev. 6.00 Sep. 24, 2009 Page 453 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
P1 VCC
TxD
Data line
RxD
SCK
Clock line
Px (port)
Reset line
This LSI
I/O
CLK
RST
IC card
Connected equipment
Figure 13.21 (2) Schematic Diagram of Smart Card Interface Pin Connections
(Channel 2)
13.7.2
Data Format (Except for Block Transfer Mode)
Figure 13.22 shows the transfer data format in Smart Card interface mode.
• One frame consists of 8-bit data plus a parity bit in asynchronous mode.
• In transmission, a guard time of at least 2 etu (Elementary time unit: the time for transfer of
one bit) is left between the end of the parity bit and the start of the next frame.
• If a parity error is detected during reception, a low error signal level is output for one etu
period, 10.5 etu after the start bit.
• If an error signal is sampled during transmission, the same data is retransmitted automatically
after a delay of 2 etu or longer.
When there is no parity error
Ds
D0
D1
D2
D3
D4
D5
D6
D7
Dp
D6
D7
Dp
Transmitting station output
When a parity error occurs
Ds
D0
D1
D2
D3
D4
D5
DE
Transmitting station output
Legend:
: Start bit
DS
D0 to D7 : Data bits
: Parity bit
Dp
: Error signal
DE
Receiving station
output
Figure 13.22 Normal Smart Card Interface Data Format
Rev. 6.00 Sep. 24, 2009 Page 454 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Data transfer with other types of IC cards (direct convention and inverse convention) are
performed as described in the following.
(Z)
A
Z
Z
A
Z
Z
Z
A
A
Z
Ds
D0
D1
D2
D3
D4
D5
D6
D7
Dp
(Z)
State
Figure 13.23 Direct Convention (SDIR = SINV = O/E = 0)
With the direction convention type IC and the above sample start character, the logic 1 level
corresponds to state Z and the logic 0 level to state A, and transfer is performed in LSB-first order.
The start character data above is H'3B. For the direct convention type, clear the SDIR and SINV
bits in SCMR to 0. According to Smart Card regulations, clear the O/E bit in SMR to 0 to select
even parity mode.
(Z)
A
Z
Z
A
A
A
A
A
A
Z
Ds
D7
D6
D5
D4
D3
D2
D1
D0
Dp
(Z)
State
Figure 13.24 Inverse Convention (SDIR = SINV = O/E = 1)
With the inverse convention type, the logic 1 level corresponds to state A and the logic 0 level to
state Z, and transfer is performed in MSB-first order. The start character data for the above is
H'3F. For the inverse convention type, set the SDIR and SINV bits in SCMR to 1. According to
Smart Card regulations, even parity mode is the logic 0 level of the parity bit, and corresponds to
state Z. In this LSI, the SINV bit inverts only data bits D0 to D7. Therefore, set the O/E bit in
SMR to 1 to invert the parity bit for both transmission and reception.
13.7.3
Block Transfer Mode
Operation in block transfer mode is the same as that in the normal Smart Card interface mode,
except for the following points.
• In reception, though the parity check is performed, no error signal is output even if an error is
detected. However, the PER bit in SSR is set to 1 and must be cleared before receiving the
parity bit of the next frame.
• In transmission, a guard time of at least 1 etu is left between the end of the parity bit and the
start of the next frame.
• In transmission, because retransmission is not performed, the TEND flag is set to 1, 11.5 etu
after transmission start.
Rev. 6.00 Sep. 24, 2009 Page 455 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• As with the normal Smart Card interface, the ERS flag indicates the error signal status, but
since error signal transfer is not performed, this flag is always cleared to 0.
Note: etu: Elementary time unit (time for transfer of 1 bit)
13.7.4
Receive Data Sampling Timing and Reception Margin
In Smart Card interface mode an internal clock generated by the on-chip baud rate generator can
only be used as a transmission/reception clock. In this mode, the SCI operates on a basic clock
with a frequency of 32, 64, 372, or 256 times the transfer rate (fixed to 16 times in normal
asynchronous mode) as determined by bits BCP1 and BCP0. In reception, the SCI samples the
falling edge of the start bit using the basic clock, and performs internal synchronization. As shown
in figure 13.25, by sampling receive data at the rising-edge of the 16th, 32nd, 186th, or 128th
pulse of the basic clock, data can be latched at the middle of the bit. The reception margin is given
by the following formula.
M = | (0.5 –
1
| D – 0.5 |
) – (L – 0.5) F –
(1 + F) | × 100%
2N
N
Where M: Reception margin (%)
N: Ratio of bit rate to clock (N = 32, 64, 372, and 256)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of clock frequency deviation
Assuming values of F = 0, D = 0.5 and N = 372 in the above formula, the reception margin
formula is as follows.
M
= (0.5 – 1/2 × 372) × 100%
= 49.866%
Rev. 6.00 Sep. 24, 2009 Page 456 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
372 clocks
186 clocks
0
185
185
371 0
371 0
Internal
basic clock
Receive data
(RxD)
Start bit
D0
D1
Synchronization
sampling timing
Data sampling
timing
Figure 13.25 Receive Data Sampling Timing in Smart Card Interface Mode
(Using Clock of 372 Times the Transfer Rate)
13.7.5
Initialization
Before transmitting and receiving data, initialize the SCI as described below. Initialization is also
necessary when switching from transmit mode to receive mode, or vice versa.
1.
2.
3.
4.
Clear the TE and RE bits in SCR to 0.
Clear the error flags ERS, PER, and ORER in SSR to 0.
Set the GM, BLK, O/E, BCP0, BCP1, CKS0, and CKS1 bits in SMR. Set the PE bit to 1.
Set the SMIF, SDIR, and SINV bits in SCMR.
When the SMIF bit is set to 1, the TxD and RxD pins are both switched from ports to SCI pins,
and are placed in the high-impedance state.
5. Set the value corresponding to the bit rate in BRR.
6. Set the CKE0 and CKE1 bits in SCR. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0.
If the CKE0 bit is set to 1, the clock is output from the SCK pin.
7. Wait at least one bit interval, then set the TIE, RIE, TE, and RE bits in SCR. Do not set the TE
bit and RE bit at the same time, except for self-diagnosis.
To switch from receive mode to transmit mode, after checking that the SCI has finished reception,
initialize the SCI, and set RE to 0 and TE to 1. Whether SCI has finished reception or not can be
checked with the RDRF, PER, or ORER flags. To switch from transmit mode to receive mode,
after checking that the SCI has finished transmission, initialize the SCI, and set TE to 0 and RE to
1. Whether SCI has finished transmission or not can be checked with the TEND flag.
Rev. 6.00 Sep. 24, 2009 Page 457 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.7.6
Serial Data Transmission (Except for Block Transfer Mode)
As data transmission in Smart Card interface mode involves error signal sampling and
retransmission processing, the operations are different from those in normal serial communication
interface mode (except for block transfer mode). Figure 13.26 illustrates the retransfer operation
when the SCI is in transmit mode.
1. If an error signal is sent back from the receiving end after transmission of one frame is
complete, the ERS bit in SSR is set to 1. If the RIE bit in SCR is enabled at this time, an ERI
interrupt request is generated. The ERS bit in SSR should be cleared to 0 by the time the next
parity bit is sampled.
2. The TEND bit in SSR is not set for a frame in which an error signal indicating an abnormality
is received. Data is retransferred from TDR to TSR, and retransmitted automatically.
3. If an error signal is not sent back from the receiving end, the ERS bit in SSR is not set.
Transmission of one frame, including a retransfer, is judged to have been completed, and the
TEND bit in SSR is set to 1. If the TIE bit in SCR is enabled at this time, a TXI interrupt
request is generated. Writing transmit data to TDR transfers the next transmit data.
Figure 13.28 shows a flowchart for transmission. A sequence of transmit operations can be
performed automatically by specifying the DTC to be activated with a TXI interrupt source. In a
transmit operation, the TDRE flag is set to 1 at the same time as the TEND flag in SSR is set, and
a TXI interrupt will be generated if the TIE bit in SCR has been set to 1. If the TXI request is
designated beforehand as a DTC activation source, the DTC will be activated by the TXI request,
and transfer of the transmit data will be carried out. At this moment, when the DISEL bit in DTC
is 0 and the transfer counter is other than 0, the TDRE and TEND flags are automatically cleared
to 0 when data is transferred by the DTC. When the DISEL bit in the corresponding DTC is 1, or
both the DISEL bit and the transfer counter are 0, flags are not cleared although the transfer data is
written to TDR by DTC. Consequently, give the CPU an instruction of flag clear processing. In
addition, in the event of an error, the SCI retransmits the same data automatically. During this
period, the TEND flag remains cleared to 0 and the DTC is not activated. Therefore, the SCI and
DTC will automatically transmit the specified number of bytes in the event of an error, including
retransmission. However, the ERS flag is not cleared automatically when an error occurs, and so
the RIE bit should be set to 1 beforehand so that an ERI request will be generated in the event of
an error, and the ERS flag will be cleared.
When performing transfer using the DTC, it is essential to set and enable the DTC before carrying
out SCI setting. For details on the DTC setting procedures, see section 8, Data Transfer Controller
(DTC).
Rev. 6.00 Sep. 24, 2009 Page 458 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Transfer
frame n+1
Retransferred frame
nth transfer frame
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
(DE)
Ds D0 D1 D2 D3 D4
TDRE
Transfer to TSR from TDR
Transfer to TSR
from TDR
Transfer to TSR from TDR
TEND
FER/ERS
Figure 13.26 Retransfer Operation in SCI Transmit Mode
The timing for setting the TEND flag depends on the value of the GM bit in SMR. The TEND flag
set timing is shown in figure 13.27.
I/O data
Ds
TXI
(TEND interrupt)
D0
D1
D2
D3
D4
D5
D6
D7
Dp
DE
Guard
time
12.5etu
When GM = 0
11.0etu
When GM = 1
Legend:
Ds
D0 to D7
Dp
DE
: Start bit
: Data bits
: Parity bit
: Error signal
Note:
etu: Elementary time unit (time for transfer of 1 bit)
Figure 13.27 TEND Flag Generation Timing in Transmission Operation
Rev. 6.00 Sep. 24, 2009 Page 459 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Start
Initialization
Start transmission
ERS = 0?
No
Yes
Error processing
No
TEND = 1?
Yes
Write data to TDR,
and clear TDRE flag
in SSR to 0
No
All data transmitted ?
Yes
No
ERS = 0?
Yes
Error processing
No
TEND = 1?
Yes
Clear TE bit to 0
End
Figure 13.28 Example of Transmission Processing Flow
Rev. 6.00 Sep. 24, 2009 Page 460 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.7.7
Serial Data Reception (Except for Block Transfer Mode)
Data reception in Smart Card interface mode uses the same operation procedure as for normal
serial communication interface mode. Figure 13.29 illustrates the retransfer operation when the
SCI is in receive mode.
1. If an error is found when the received parity bit is checked, the PER bit in SSR is
automatically set to 1. If the RIE bit in SCR is set at this time, an ERI interrupt request is
generated. The PER bit in SSR should be kept cleared to 0 until the next parity bit is sampled.
2. The RDRF bit in SSR is not set for a frame in which an error has occurred.
3. If no error is found when the received parity bit is checked, the PER bit in SSR is not set to 1,
the receive operation is judged to have been completed normally, and the RDRF flag in SSR is
automatically set to 1. If the RIE bit in SCR is enabled at this time, an RXI interrupt request is
generated.
Figure 13.30 shows a flowchart for reception. A sequence of receive operations can be performed
automatically by specifying the DTC to be activated with an RXI interrupt source. In a receive
operation, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. If the RXI
request is designated beforehand as a DTC activation source, the DTC will be activated by the
RXI request, and the receive data will be transferred. The RDRF flag is cleared to 0 automatically
when the DISEL bit in DTC is 0 and the transfer counter is other than 0. When the DISEL bit in
DTC is 1, or both the DISEL bit and the transfer counter are 0, flags are not cleared although the
receive data is transferred by DTC. Consequently, give the CPU an instruction of flag clear
processing. If an error occurs in receive mode and the ORER or PER flag is set to 1, a transfer
error interrupt (ERI) request will be generated. Hence, so the error flag must be cleared to 0. In the
event of an error, the DTC is not activated and receive data is skipped. Therefore, receive data is
transferred for only the specified number of bytes in the event of an error. Even when a parity
error occurs in receive mode and the PER flag is set to 1, the data that has been received is
transferred to RDR and can be read from there.
Note: For details on receive operations in block transfer mode, see section 13.4, Operation in
Asynchronous Mode.
Rev. 6.00 Sep. 24, 2009 Page 461 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
nth transfer frame
Transfer
frame n+1
Retransferred frame
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp DE
Ds D0 D1 D2 D3 D4 D5 D6 D7 Dp
(DE)
Ds D0 D1 D2 D3 D4
RDRF
PER
Figure 13.29 Retransfer Operation in SCI Receive Mode
Start
Initialization
Start reception
ORER = 0 and
PER = 0
No
Yes
Error processing
No
RDRF = 1?
Yes
Read RDR and clear
RDRF flag in SSR to 0
No
All data received?
Yes
Clear RE bit to 0
Figure 13.30 Example of Reception Processing Flow
13.7.8
Clock Output Control
When the GM bit in SMR is set to 1, the clock output level can be fixed with bits CKE0 and
CKE1 in SCR. At this time, the minimum clock pulse width can be made the specified width.
Figure 13.31 shows the timing for fixing the clock output level. In this example, GM is set to 1,
CKE1 is cleared to 0, and the CKE0 bit is controlled.
Rev. 6.00 Sep. 24, 2009 Page 462 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
CKE0
SCK
Specified pulse width
Specified pulse width
Figure 13.31 Timing for Fixing Clock Output Level
When turning on the power or switching between Smart Card interface mode and software
standby mode, the following procedures should be followed in order to maintain the clock duty.
Powering On: To secure clock duty from power-on, the following switching procedure should be
followed.
1. The initial state is port input and high impedance. Use a pull-up resistor or pull-down
resistor to fix the potential.
2. Fix the SCK pin to the specified output level with the CKE1 bit in SCR.
3. Set SMR and SCMR, and switch to smart card mode operation.
4. Set the CKE0 bit in SCR to 1 to start clock output.
When Changing from Smart Card Interface Mode to Software Standby Mode:
1. Set the data register (DR) and data direction register (DDR) corresponding to the SCK pin
to the value for the fixed output state in software standby mode.
2. Write 0 to the TE bit and RE bit in the serial control register (SCR) to halt transmit/receive
operation. At the same time, set the CKE1 bit to the value for the fixed output state in
software standby mode.
3. Write 0 to the CKE0 bit in SCR to halt the clock.
4. Wait for one serial clock period.
During this interval, clock output is fixed at the specified level, with the duty preserved.
5. Make the transition to the software standby state.
When Returning to Smart Card Interface Mode from Software Standby Mode:
1. Exit the software standby state.
2. Write 1 to the CKE0 bit in SCR and output the clock. Signal generation is started with the
normal duty.
Rev. 6.00 Sep. 24, 2009 Page 463 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Normal operation
Software
standby
Normal operation
Figure 13.32 Clock Halt and Restart Procedure
13.8
Interrupt Sources
13.8.1
Interrupts in Normal Serial Communication Interface Mode
Table 13.12 shows the interrupt sources in normal serial communication interface mode. A
different interrupt vector is assigned to each interrupt source, and individual interrupt sources can
be enabled or disabled using the enable bits in SCR.
When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag
in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to
perform data transfer. The TDRE flag is cleared to 0 automatically when data is transferred by the
DTC*.
When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER,
PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt
request can activate the DTC to transfer data. The RDRF flag is cleared to 0 automatically when
data is transferred by the DTC*.
A TEI interrupt is requested when the TEND flag is set to 1 and the TEIE bit is set to 1. If a TEI
interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for
acceptance. However, if the TDRE and TEND flags are cleared simultaneously by the TXI
interrupt routine, the SCI cannot branch to the TEI interrupt routine later.
Note: * Flags are cleared only when the DISEL bit in DTC is 0 with the transfer couter other
than 0.
Rev. 6.00 Sep. 24, 2009 Page 464 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Table 13.12 Interrupt Sources of Serial Communication Interface Mode
Channel
0
1
2
3
4
Note:
*
Name
Interrupt Source
Interrupt Flag
DTC Activation
Priority*
High
ERI0
Receive Error
ORER, FER, PER
Not possible
RXI0
Receive Data Full
RDRF
Possible
TXI0
Transmit Data Empty
TDRE
Possible
TEI0
Transmission End
TEND
Not possible
ERI1
Receive Error
ORER, FER, PER
Not possible
RXI1
Receive Data Full
RDRF
Possible
TXI1
Transmit Data Empty
TDRE
Possible
TEI1
Transmission End
TEND
Not possible
ERI2
Receive Error
ORER, FER, PER
Not possible
RXI2
Receive Data Full
RDRF
Possible
TXI2
Transmit Data Empty
TDRE
Possible
TEI2
Transmission End
TEND
Not possible
ERI3
Receive Error
ORER, FER, PER
Not possible
RXI3
Receive Data Full
RDRF
Possible
TXI3
Transmit Data Empty
TDRE
Possible
TEI3
Transmission End
TEND
Not possible
ERI4
Receive Error
ORER, FER, PER
Not possible
RXI4
Receive Data Full
RDRF
Possible
TXI4
Transmit Data Empty
TDRE
Possible
TEI4
Transmission End
TEND
Not possible
Low
Indicates the initial state immediately after a reset. Priorities in channels can be
changed by the interrupt controller.
Rev. 6.00 Sep. 24, 2009 Page 465 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.8.2
Interrupts in Smart Card Interface Mode
Table 13.13 shows the interrupt sources in Smart Card interface mode. The transmit end interrupt
(TEI) request cannot be used in this mode.
Note: In case of block transfer mode, see section 13.8.1, Interrupts in Normal Serial
Communication Interface Mode.
Table 13.13 Interrupt Sources in Smart Card Interface Mode
DTC Activation
Channel
Name
Interrupt Source
Interrupt Flag
0
ERI0
Receive Error, detection
ORER, PER, ERS
Not possible
RXI0
Receive Data Full
RDRF
Possible
TXI0
Transmit Data Empty
TEND
Possible
ERI1
Receive Error, detection
ORER, PER, ERS
Not possible
1
2
3
4
Note:
*
Priority*
RXI1
Receive Data Full
RDRF
Possible
TXI1
Transmit Data Empty
TEND
Possible
ERI2
Receive Error, detection
ORER, PER, ERS
Not possible
RXI2
Receive Data Full
RDRF
Possible
TXI2
Transmit Data Empty
TEND
Possible
ERI3
Receive Error, detection
ORER, PER, ERS
Not possible
RXI3
Receive Data Full
RDRF
Possible
TXI3
Transmit Data Empty
TEND
Possible
ERI4
Receive Error, detection
ORER, PER, ERS
Not possible
RXI4
Receive Data Full
RDRF
Possible
TXI4
Transmit Data Empty
TEND
Possible
High
Low
Indicates the initial state immediately after a reset. Priorities in channels can be
changed by the interrupt controller.
Rev. 6.00 Sep. 24, 2009 Page 466 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
13.9
Usage Notes
13.9.1
Module Stop Mode Setting
SCI operation can be disabled or enabled using the module stop control register. The initial setting
is for SCI operation to be halted. Register access is enabled by clearing module stop mode. For
details, see section 22, Power-Down Modes.
13.9.2
Break Detection and Processing (Asynchronous Mode Only)
When framing error (FER) detection is performed, a break can be detected by reading the RxD pin
value directly. In a break, the input from the RxD pin becomes all 0s, setting the FER flag, and
possibly the PER flag. Note that as the SCI continues the receive operation after receiving a break,
even if the FER flag is cleared to 0, it will be set to 1 again.
13.9.3
Mark State and Break Detection (Asynchronous Mode Only)
When TE is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are
determined by DDR. This can be used to set the TxD pin to mark state (high level) or send a break
during serial data transmission. To maintain the communication line at mark state until TE is set to
1, set both DDR and DR to 1. As TE is cleared to 0 at this point, the TxD pin becomes an I/O port,
and 1 is output from the TxD pin. To send a break during serial transmission, first set PDR to 1
and DR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized
regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from
the TxD pin.
13.9.4
Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only)
Transmission cannot be started when a receive error flag (ORER, PER, or FER) is set to 1, even if
the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting
transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared
to 0.
13.9.5
Restrictions on Use of DTC
• When an external clock source is used as the serial clock, the transmit clock should not be
input until at least 5 φ clock cycles after TDR is updated by the DTC. Incorrect operation may
occur if the transmit clock is input within 4 φ clocks after TDR is updated. (Figure 13.33)
Rev. 6.00 Sep. 24, 2009 Page 467 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
• When RDR is read by the DTC, be sure to set the activation source to the relevant SCI
reception data full interrupt (RXI).
•
The flags are automatically cleared to 0 by the DTC during the data transfer only when the
DISEL bit in DTC is 0 with the transfer counter other than 0. When the DISEL bit in the
corresponding DTC is 1, or both the DISEL bit and the transfer counter are 0, give the CPU
an instruction to clear flags. Note that, particularly during transmission, the TDRE flag that is
not cleared by the CPU causes incorrect transmission.
SCK
t
TDRE
LSB
Serial data
D0
D1
D2
D3
D4
D5
D6
D7
Note: When operating on an external clock, set t >4 clocks.
Figure 13.33 Example of Clocked Synchronous Transmission by DTC
13.9.6
Operation in Case of Mode Transition
• Transmission
Operation should be stopped (by clearing TE, TIE, and TEIE bits to 0) before making a
module stop mode, software standby mode, or watch mode transition. TSR, TDR, and SSR are
reset. The output pin states in module stop mode, software standby mode, or watch mode
depend on the port settings, and become high-level output after the relevant mode is cleared. If
a transition is made during transmission, the data being transmitted will be undefined. When
transmitting without changing the transmit mode after the relevant mode is cleared,
transmission can be started by setting TE to 1 again, and performing the following sequence:
SSR read -> TDR write -> TDRE clearance. To transmit with a different transmit mode after
clearing the relevant mode, the procedure must be started again from initialization. Figure
13.34 shows a sample flowchart for mode transition during transmission. Port pin states are
shown in figures 13.35 and 13.36.
Operation should also be stopped (by clearing TE, TIE, and TEIE bits to 0) before making a
transition from transmission by DTC transfer to module stop mode, software standby mode, or
watch mode. To perform transmission with the DTC after the relevant mode is cleared, setting
the TE and TIE bits to 1 will set the TXI flag and start DTC transmission.
Rev. 6.00 Sep. 24, 2009 Page 468 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
<Transmission>
No
All data
transmitted?
[1]
[1]
Data being transmitted is interrupted.
After exiting software standby mode,
etc., normal CPU transmission is
possible by setting TE to 1, reading
SSR, writing TDR, and clearing
TDRE to 0, but note that if the DTC
has been activated, the remaining
data in DTCRAM will be transmitted
when TE and TIE are set to 1.
[2]
If TIE and TEIE are set to 1, clear
them to 0 in the same way.
[3]
Includes module stop mode and
watch mode.
Yes
Read TEND flag in SSR
No
TEND = 1
Yes
[2]
TE = 0
Transition to software
standby mode, etc.
[3]
Exit from software
standby mode, etc.
Change
operating mode?
No
Yes
Initialization
TE = 1
<Start of transmission>
Figure 13.34 Sample Flowchart for Mode Transition during Transmission
Start of transmission
End of
transmission
Transition
to software
standby
Exit from
software
standby
TE bit
Port input/output
SCK output pin
TxD output pin
Port input/output
Port
High output
Start
SCI TxD output
Stop
Port input/output
Port
High output
SCI TxD
output
Figure 13.35 Asynchronous Transmission Using Internal Clock
Rev. 6.00 Sep. 24, 2009 Page 469 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Start of transmission
End of
transmission
Transition
to software
standby
Exit from
software
standby
TE bit
Port input/output
SCK output pin
TxD output pin Port input/output
Last TxD bit held
Marking output
Port
SCI TxD output
Port input/output
Port
High output*
SCI TxD
output
Note: * Initialized by software standby.
Figure 13.36 Clocked Synchronous Transmission Using Internal Clock
• Reception
Receive operation should be stopped (by clearing RE to 0) before making a module stop mode,
software standby mode, or watch mode transition. RSR, RDR, and SSR are reset. If a
transition is made without stopping operation, the data being received will be invalid.
To continue receiving without changing the reception mode after the relevant mode is cleared,
set RE to 1 before starting reception. To receive with a different receive mode, the procedure
must be started again from initialization.
Figure 13.37 shows a sample flowchart for mode transition during reception.
Rev. 6.00 Sep. 24, 2009 Page 470 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
<Reception>
Read RDRF flag in SSR
RDRF = 1
No
[1]
Yes
[1] Receive data being received
becomes invalid.
[2] Includes module stop mode
and watch mode.
Read receive data in RDR
RE = 0
Transition to software
standby mode, etc.
[2]
Exit from software
standby mode, etc.
Change
operating mode?
No
Yes
Initialization
RE = 1
<Start of reception>
Figure 13.37 Sample Flowchart for Mode Transition during Reception
13.9.7
Notes when Switching from SCK Pin to Port Pin
• Problem in Operation: When DDR and DR are set to 1, SCI clock output is used in clocked
synchronous mode, and the SCK pin is changed to the port pin while transmission is ended,
port output is enabled after low-level output occurs for one half-cycle.
When switching the SCK pin to the port pin by making the following settings while DDR = 1,
DR = 1, C/A = 1, CKE1 = 0, CKE0 = 0, and TE = 1, low-level output occurs for one halfcycle.
1. End of serial data transmission
2. TE bit = 0
3. C/A bit = 0 ... switchover to port output
4. Occurrence of low-level output (see figure 13.38)
Rev. 6.00 Sep. 24, 2009 Page 471 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Half-cycle low-level output
SCK/port
1. End of transmission
Bit 6
Data
4. Low-level output
Bit 7
2. TE = 0
TE
3. C/A = 0
C/A
CKE1
CKE0
Figure 13.38 Operation when Switching from SCK Pin to Port Pin
• Usage Note: To prevent low-level output occurred when switching the SCK pin to port pin,
follow the procedure described below.
As this sample procedure temporarily places the SCK pin in the input state, the SCK/port pin
should be pulled up beforehand with an external circuit.
With DDR = 1, DR = 1, C/A = 1, CKE1 = 0, CKE0 = 0, and TE = 1, make the following
settings in the order shown.
1. End of serial data transmission
2. TE bit = 0
3. CKE1 bit = 1
4. C/A bit = 0 ... switchover to port output
5. CKE1 bit = 0
Rev. 6.00 Sep. 24, 2009 Page 472 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
High-level output
SCK/port
1. End of transmission
Data
TE
Bit 6
Bit 7
2. TE = 0
4. C/A = 0
C/A
3. CKE1 = 1
CKE1
5. CKE1 = 0
CKE0
Figure 13.39 Operation when Switching from SCK Pin to Port Pin
(Example of Preventing Low-Level Output)
Rev. 6.00 Sep. 24, 2009 Page 473 of 928
REJ09B0099-0600
Section 13 Serial Communication Interface (SCI)
Rev. 6.00 Sep. 24, 2009 Page 474 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Section 14 I2C Bus Interface 2 (IIC2)
This LSI includes 2-channel I2C bus interface.
The I2C bus interface 2 conforms to and provides a subset of the Philips I2C bus (inter-IC bus)
interface functions. For the bus drive characteristics and the I2C bus timing, see section 24,
Electrical Characteristics. The register configuration that controls the I2C bus differs partly from
the Philips configuration, however.
Figure 14.1 shows a block diagram of the I2C bus interface 2.
Figure 14.2 shows an example of I/O pin connections to external circuits.
14.1
Features
• Selection of I2C format or clocked synchronous serial format
• Continuous transmission/reception
Since the shift register, transmit data register, and receive data register are independent from
each other, the continuous transmission/reception can be performed.
• Module stop mode can be set.
I2C bus format
• Start and stop conditions generated automatically in master mode
• Selection of acknowledge output levels when receiving
• Automatic loading of acknowledge bit when transmitting
• Bit synchronization/wait function
In master mode, the state of SCL is monitored per bit, and the timing is synchronized
automatically.
If transmission/reception is not yet possible, set the SCL to low until preparations are
completed.
• Six interrupt sources
Transmit data empty (including slave-address match), transmit end, receive data full (including
slave-address match), arbitration lost, NACK detection, and stop condition detection
Rev. 6.00 Sep. 24, 2009 Page 475 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
• Direct bus drive
Two pins, pins P35/SCL0 and P34/SDA0, function as NMOS open-drain outputs when the bus
drive function is selected.
Two pins, pins P33/SCL1 and P32/SDA1, are driven only by NMOS transistors when the bus
drive function is selected.
Clocked synchronous format
• Four interrupt sources
Transmit-data-empty, transmit-end, receive-data-full, and overrun error
The I/O pins for channel 0 function as NMOS open-drain outputs, and it is possible to apply
voltages in excess of the power supply (P2Vcc) voltage for this LSI. The maximum voltage must
not exceed 0.3 V + this LSI's power supply voltage (P2Vcc). Since the I/O pins for channel 1 are
driven only by NMOS transistors, so in terms of appearance they carry out the same operations as
an NMOS open drain. However, the voltage which can be applied to the I/O pins depends on the
voltage of the power supply (P2Vcc) of this LSI.
Rev. 6.00 Sep. 24, 2009 Page 476 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Transfer clock
generation
circuit
SCL
Transmission/
reception
control circuit
Output
control
ICCR1
ICCR2
ICMR
Internal data bus
Noise canceler
ICDRT
SDA
Output
control
ICDRS
SAR
Address
comparator
Noise canceler
ICDRR
Bus state
decision circuit
Arbitration
decision circuit
ICSR
ICIER
Interrupt
generator
Legend:
Interrupt request
2
ICCR1 : I C bus control register 1
ICCR2 : I2C bus control register 2
ICMR : I2C bus mode register
ICSR : I2C bus status register
ICIER : I2C bus interrupt enable register
ICDRT : I2C bus transmit data register
ICDRR : I2C bus receive data register
ICDRS : I2C bus shift register
SAR : Slave address register
Figure 14.1 Block Diagram of I2C Bus Interface 2
Rev. 6.00 Sep. 24, 2009 Page 477 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
VDD
P2Vcc
SCL in
SCL
SCL
SDA
SDA
SCL out
SDA in
SCL in
SCL out
SCL
SDA
(Master)
SCL
SDA
SDA out
SCL in
SCL out
SDA in
SDA in
SDA out
SDA out
(Slave 1)
(Slave 2)
Figure 14.2 External Circuit Connections of I/O Pins
14.2
Input/Output Pins
Table 14.1 summarizes the input/output pins used by the I2C bus interface 2.
Table 14.1 I2C Bus Interface Pins
Channel
Abbreviation
I/O
Description
0
SCL0
I/O
Serial clock input/output for channel 0
SDA0
I/O
Serial data input/output for channel 0
SCL1
I/O
Serial clock input/output for channel 1
SDA1
I/O
Serial data input/output for channel 1
1
Note:
*
In the text, the channel subscript is omitted, and only SCL and SDA are used.
Rev. 6.00 Sep. 24, 2009 Page 478 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.3
Register Descriptions
The I2C bus interface 2 has the following registers.
Channel 0
•
•
•
•
•
•
•
•
•
I2C bus control register 1_0 (ICCR1_0)
I2C bus control register 2_0 (ICCR2_0)
I2C bus mode register_0 (ICMR_0)
I2C bus interrupt enable register_0 (ICIER_0)
I2C bus status register_0 (ICSR_0)
I2C bus slave address register_0 (SAR_0)
I2C bus transmit data register_0 (ICDRT_0)
I2C bus receive data register_0 (ICDRR_0)
I2C bus shift register_0 (ICDRS_0)
Channel 1
•
•
•
•
•
•
•
•
•
I2C bus control register 1_1 (ICCR1_1)
I2C bus control register 2_1 (ICCR2_1)
I2C bus mode register_1 (ICMR_1)
I2C bus interrupt enable register_1 (ICIER_1)
I2C bus status register_1 (ICSR_1)
I2C bus slave address register_1 (SAR_1)
I2C bus transmit data register_1 (ICDRT_1)
I2C bus receive data register_1 (ICDRR_1)
I2C bus shift register_1 (ICDRS_1)
14.3.1
I2C Bus Control Register 1 (ICCR1)
ICCR1 enables or disables the I2C bus interface 2, controls transmission or reception, and selects
master or slave mode, transmission or reception, and transfer clock frequency in master mode.
Rev. 6.00 Sep. 24, 2009 Page 479 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
7
ICE
0
R/W
I2C Bus Interface Enable
0: This module is halted. (SCL and SDA pins are set to port
function.)
1: This bit is enabled for transfer operations. (SCL and
SDA pins are bus drive state.)
6
RCVD
0
R/W
Reception Disable
This bit enables or disables the next receive operation
while TRS is 0 and until ICDRR is read.
0: Enables next reception
1: Disables next reception
5
MST
0
R/W
Master/Slave Select
4
TRS
0
R/W
Transmit/Receive Select
2
In master mode with the I C bus format, when arbitration is
lost, MST and TRS are both reset by hardware, causing a
transition to slave receive mode. Modification of the TRS
bit should be made between transfer frames.
After data receive has been started in slave receive mode,
when the first seven bits of the receive data agree with the
slave address that is set to SAR and the eighth bit is 1,
TRS is automatically set to 1. If an overrun error occurs in
master mode with the clock synchronous serial format,
MST is cleared to 0 and slave receive mode is entered.
Operating modes are described below according to MST
and TRS combination. When clocked synchronous serial
format is selected and MST is 1, clock is output.
00: Slave receive mode
01: Slave transmit mode
10: Master receive mode
11: Master transmit mode
3
CKS3
0
R/W
Transfer Clock Select 3 to 0
2
CKS2
0
R/W
1
CKS1
0
R/W
0
CKS0
0
R/W
Set these bits according to the necessary transfer rate in
master mode (see table 14.2). During slave mode, these
bits are specified to ensure enough time for data setup in
transmit mode. When CKS3 is 0, the time is 10 tcyc, and
CKS3 is 1, 20 tcyc.
Rev. 6.00 Sep. 24, 2009 Page 480 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Table 14.2 Transfer Rate
Bit 3
Bit 2
Bit 1
Bit 0
CKS3
CKS2
CKS1
CKS0
Clock
φ = 8 MHz
φ = 10 MHz φ = 16 MHz φ = 20 MHz φ = 25 MHz
0
0
0
0
φ/28
286 kHz
357 kHz
571 kHz
714 kHz
893 kHz
1
φ/40
200 kHz
250 kHz
400 kHz
500 kHz
625 kHz
0
φ/48
167 kHz
208 kHz
333 kHz
417 kHz
521 kHz
1
φ/64
125 kHz
156 kHz
250 kHz
313 kHz
391 kHz
0
φ/168
47.6 kHz
59.5 kHz
95.2 kHz
119 kHz
149 kHz
1
φ/100
80.0 kHz
100 kHz
160 kHz
200 kHz
250 kHz
0
φ/112
71.4 kHz
89.3 kHz
143 kHz
179 kHz
223 kHz
1
φ/128
62.5 kHz
78.1 kHz
125 kHz
156 kHz
195 kHz
0
φ/56
143 kHz
179 kHz
286 kHz
357 kHz
446 kHz
1
φ/80
100 kHz
125 kHz
200 kHz
250 kHz
313 kHz
0
φ/96
83.3 kHz
104 kHz
167 kHz
208 kHz
260 kHz
1
φ/128
62.5 kHz
78.1 kHz
125 kHz
156 kHz
195 kHz
0
φ/336
23.8 kHz
29.8 kHz
47.6 kHz
59.5 kHz
74.4 kHz
1
φ/200
40.0 kHz
50.0 kHz
80.0 kHz
100 kHz
125 kHz
0
φ/224
35.7 kHz
44.6 kHz
71.4 kHz
89.3 kHz
112 kHz
1
φ/256
31.3 kHz
39.1 kHz
62.5 kHz
78.1 kHz
97.7 kHz
1
1
0
1
1
0
0
1
1
0
1
Transfer Rate
Rev. 6.00 Sep. 24, 2009 Page 481 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.3.2
I2C Bus Control Register 2 (ICCR2)
ICCR1 issues start/stop conditions, manipulates the SDA pin, monitors the SCL pin, and controls
reset in the control part of the I2C bus interface 2.
Bit
Bit Name
Initial
Value
R/W
Description
7
BBSY
0
R/W
Bus Busy
2
This bit enables to confirm whether the I C bus is occupied
or released and to issue start/stop conditions in master
mode. With the clocked synchronous serial format, this bit
2
has no meaning. With the I C bus format, this bit is set to 1
when the SDA level changes from high to low under the
condition of SCL = high, assuming that the start condition
has been issued. This bit is cleared to 0 when the SDA
level changes from low to high under the condition of SCL
= high, assuming that the stop condition has been issued.
Write 1 to BBSY and 0 to SCP to issue a start condition.
Follow this procedure when also re-transmitting a start
condition. Write 0 in BBSY and 0 in SCP to issue a stop
condition. To issue start/stop conditions, use the MOV
instruction.
6
SCP
1
R/W
Start/Stop Issue Condition Disable
The SCP bit controls the issue of start/stop conditions in
master mode.
To issue a start condition, write 1 in BBSY and 0 in SCP. A
retransmit start condition is issued in the same way. To
issue a stop condition, write 0 in BBSY and 0 in SCP. This
bit is always read as 1. If 1 is written, the data is not stored.
5
SDAO
1
R/W
SDA Output Value Control
This bit is used with SDAOP when modifying output level of
SDA. This bit should not be manipulated during transfer.
0: When reading, SDA pin outputs low.
When writing, SDA pin is changed to output low.
1: When reading, SDA pin outputs high.
When writing, SDA pin is changed to output Hi-Z
(outputs high by external pull-up resistance).
Rev. 6.00 Sep. 24, 2009 Page 482 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
4
SDAOP
1
R/W
SDAO Write Protect
This bit controls change of output level of the SDA pin by
modifying the SDAO bit. To change the output level, clear
SDAO and SDAOP to 0 or set SDAO to 1 and clear
SDAOP to 0 by the MOV instruction. This bit is always read
as 1.
3
SCLO
1
R
This bit monitors SCL output level. When SCLO is 1, SCL
pin outputs high. When SCLO is 0, SCL pin outputs low.
2
⎯
1
⎯
Reserved
This bit is always read as 1, and cannot be modified.
1
IICRST
0
R/W
IIC Control Part Reset
2
This bit resets the control part except for I C2 registers. If
this bit is set to 1 when hang-up occurs because of
2
2
communication failure during I C2 operation, I C2 control
part can be reset without setting ports and initializing
registers.
0
⎯
1
⎯
Reserved
This bit is always read as 1, and cannot be modified.
14.3.3
I2C Bus Mode Register (ICMR)
ICMR selects whether the MSB or LSB is transferred first, performs master mode wait control,
and selects the transfer bit count.
Bit
Bit Name
Initial
Value
R/W
7
MLS
0
R/W
Description
MSB-First/LSB-First Select
0: MSB-first
1: LSB-first
2
Set this bit to 0 when the I C bus format is used.
Rev. 6.00 Sep. 24, 2009 Page 483 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
6
WAIT
0
R/W
Wait Insertion Bit
In master mode with the I2C bus format, this bit selects
whether to insert a wait after data transfer except the
acknowledge bit. When WAIT is set to 1, after the fall of
the clock for the final data bit, low period is extended for
two transfer clocks. If WAIT is cleared to 0, data and
acknowledge bits are transferred consecutively with no
wait inserted.
2
The setting of this bit is invalid in slave mode with the I C
bus format or with the clocked synchronous serial format.
5, 4
⎯
All 1
⎯
Reserved
These bits are always read as 1, and cannot be modified.
3
BCWP
1
R/W
BC Write Protect
This bit controls the BC2 to BC0 modifications. When
modifying BC2 to BC0, this bit should be cleared to 0 and
use the MOV instruction. In clock synchronous serial
mode, BC should not be modified.
0: When writing, values of BC2 to BC0 are set.
1: When reading, 1 is always read.
When writing, settings of BC2 to BC0 are invalid.
Rev. 6.00 Sep. 24, 2009 Page 484 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
2
BC2
0
R/W
Bit Counter 2 to 0
1
BC1
0
R/W
0
BC0
0
R/W
These bits specify the number of bits to be transferred
next. When read, the remaining number of transfer bits is
indicated. With the I2C bus format, the data is transferred
with one addition acknowledge bit. Bit BC2 to BC0 settings
should be made during an interval between transfer
frames. If bits BC2 to BC0 are set to a value other than
000, the setting should be made while the SCL pin is low.
The value returns to 000 at the end of a data transfer,
including the acknowledge bit. With the clock synchronous
serial format, these bits should not be modified.
2
I C Bus Format
Clock Synchronous Serial Format
000: 9 bits
000:
8 bits
001: 2 bits
001:
1 bits
010: 3 bits
010:
2 bits
011: 4 bits
011:
3 bits
100: 5 bits
100:
4 bits
101: 6 bits
101:
5 bits
110: 7 bits
110:
6 bits
111: 8 bits
111:
7 bits
Rev. 6.00 Sep. 24, 2009 Page 485 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.3.4
I2C Bus Interrupt Enable Register (ICIER)
ICIER enables or disables interrupt sources and acknowledge bits, sets acknowledge bits to be
transferred, and confirms acknowledge bits to be received.
Bit
Bit Name
Initial
Value
R/W
Description
7
TIE
0
R/W
Transmit Interrupt Enable
When the TDRE bit in ICSR is set to 1, this bit enables or
disables the transmit data empty interrupt (TXI).
0: Transmit data empty interrupt request (TXI) is disabled.
1: Transmit data empty interrupt request (TXI) is enabled.
6
TEIE
0
R/W
Transmit End Interrupt Enable
This bit enables or disables the transmit end interrupt (TEI)
at the rising of the ninth clock while the TDRE bit in ICSR
is 1. TEI can be canceled by clearing the TEND bit or the
TEIE bit to 0.
0: Transmit end interrupt request (TEI) is disabled.
1: Transmit end interrupt request (TEI) is enabled.
5
RIE
0
R/W
Receive Interrupt Enable
This bit enables or disables the receive data full interrupt
request (RXI) and the overrun error interrupt request (ERI)
with the clocked synchronous format, when a receive data
is transferred from ICDRS to ICDRR and the RDRF bit in
ICSR is set to 1. RXI can be canceled by clearing the
RDRF or RIE bit to 0.
0: Receive data full interrupt request (RXI) and overrun
error interrupt request (ERI) with the clocked
synchronous format are disabled.
1: Receive data full interrupt request (RXI) and overrun
error interrupt request (ERI) with the clocked
synchronous format are enabled.
Rev. 6.00 Sep. 24, 2009 Page 486 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
4
NAKIE
0
R/W
NACK Receive Interrupt Enable
This bit enables or disables the NACK receive interrupt
request (NAKI) and the overrun error (setting of the OVE
bit in ICSR) interrupt request (ERI) with the clocked
synchronous format, when the NACKF and AL bits in ICSR
are set to 1. NAKI can be canceled by clearing the NACKF,
OVE, or NAKIE bit to 0.
0: NACK receive interrupt request (NAKI) is disabled.
1: NACK receive interrupt request (NAKI) is enabled.
3
STIE
0
R/W
Stop Condition Detection Interrupt Enable
0: Stop condition detection interrupt request (STPI) is
disabled.
1: Stop condition detection interrupt request (STPI) is
enabled.
2
ACKE
0
R/W
Acknowledge Bit Judgement Select
0: The value of the receive acknowledge bit is ignored, and
continuous transfer is performed.
1: If the receive acknowledge bit is 1, continuous transfer is
halted.
1
ACKBR
0
R
Receive Acknowledge
In transmit mode, this bit stores the acknowledge data that
are returned by the receive device. This bit cannot be
modified.
0: Receive acknowledge = 0
1: Receive acknowledge = 1
0
ACKBT
0
R/W
Transmit Acknowledge
In receive mode, this bit specifies the bit to be sent at the
acknowledge timing.
0: 0 is sent at the acknowledge timing.
1: 1 is sent at the acknowledge timing.
Rev. 6.00 Sep. 24, 2009 Page 487 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.3.5
I2C Bus Status Register (ICSR)
ICSR performs confirmation of interrupt request flags and status.
Bit
Bit Name
Initial
Value
R/W
7
TDRE
0
R/W
Description
Transmit Data Register Empty
[Setting conditions]
•
When data is transferred from ICDRT to ICDRS and
ICDRT becomes empty
•
When TRS is set
•
When a start condition (including re-transfer) has been
issued
•
When transmit mode is entered from receive mode in
slave mode
[Clearing conditions]
6
TEND
0
R/W
•
When 0 is written in TDRE after reading TDRE = 1
•
When data is written to ICDRT with an instruction
Transmit End
[Setting conditions]
•
When the ninth clock of SCL rises with the I C bus
format while the TDRE flag is 1
•
When the final bit of transmit frame is sent with the
clock synchronous serial format
2
[Clearing conditions]
5
RDRF
0
R/W
•
When 0 is written in TEND after reading TEND = 1
•
When data is written to ICDRT with an instruction
Receive Data Register Full
[Setting condition]
•
When a receive data is transferred from ICDRS to
ICDRR
[Clearing conditions]
Rev. 6.00 Sep. 24, 2009 Page 488 of 928
REJ09B0099-0600
•
When 0 is written in RDRF after reading RDRF = 1
•
When ICDRR is read with an instruction
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
4
NACKF
0
R/W
No Acknowledge Detection Flag
[Setting condition]
•
When no acknowledge is detected from the receive
device in transmission while the ACKE bit in ICIER is 1
[Clearing condition]
•
3
STOP
0
R/W
When 0 is written in NACKF after reading NACKF = 1
Stop Condition Detection Flag
[Setting conditions]
•
In master mode, when a stop condition is detected after
frame transfer
•
In slave mode, when a stop condition is detected after
the general call address or the first byte slave address,
next to detection of start condition, accords with the
address set in SAR
[Clearing condition]
•
2
AL/OVE
0
R/W
When 0 is written in STOP after reading STOP = 1
Arbitration Lost Flag/Overrun Error Flag
This flag indicates that arbitration was lost in master mode
2
with the I C bus format and that the final bit has been
received while RDRF = 1 with the clocked synchronous
format.
When two or more master devices attempt to seize the bus
at nearly the same time, if the I2C bus interface detects
data differing from the data it sent, it sets AL to 1 to
indicate that the bus has been taken by another master.
[Setting conditions]
•
If the internal SDA and SDA pin disagree at the rise of
SCL in master transmit mode
•
When the SDA pin outputs high in master mode while a
start condition is detected
•
When the final bit is received with the clocked
synchronous format while RDRF = 1
[Clearing condition]
•
When 0 is written in AL/OVE after reading AL/OVE=1
Rev. 6.00 Sep. 24, 2009 Page 489 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit
Bit Name
Initial
Value
R/W
Description
1
AAS
0
R/W
Slave Address Recognition Flag
In slave receive mode, this flag is set to 1 if the first frame
following a start condition matches bits SVA6 to SVA0 in
SAR.
[Setting conditions]
•
When the slave address is detected in slave receive
mode
•
When the general call address is detected in slave
receive mode.
[Clearing condition]
•
0
ADZ
0
R/W
When 0 is written in AAS after reading AAS=1
General Call Address Recognition Flag
2
This bit is valid in I C bus format slave receive mode.
[Setting condition]
•
When the general call address is detected in slave
receive mode
[Clearing condition]
•
14.3.6
When 0 is written in ADZ after reading ADZ=1
Slave Address Register (SAR)
SAR selects the communication format and sets the slave address. When the chip is in slave mode
with the I2C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first frame
received after a start condition, the chip operates as the slave device.
Rev. 6.00 Sep. 24, 2009 Page 490 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Bit Bit Name
Initial Value R/W
Description
7
SVA6
0
R/W
Slave Address 6 to 0
6
SVA5
0
R/W
5
SVA4
0
R/W
4
SVA3
0
R/W
These bits set a unique address in bits SVA6 to SVA0,
differing form the addresses of other slave devices
2
connected to the I C bus.
3
SVA2
0
R/W
2
SVA1
0
R/W
1
SVA0
0
R/W
0
FS
0
R/W
Format Select
0: I2C bus format is selected.
1: Clocked synchronous serial format is selected.
14.3.7
I2C Bus Transmit Data Register (ICDRT)
ICDRT is an 8-bit readable/writable register that stores the transmit data. When ICDRT detects the
space in the shift register (ICDRS), it transfers the transmit data which is written in ICDRT to
ICDRS and starts transferring data. If the next transfer data is written to ICDRT during
transferring data of ICDRS, continuous transfer is possible. If the MLS bit of ICMR is set to 1 and
when the data is written to ICDRT, the MSB/LSB inverted data is read. The initial value of
ICDRT is H′FF.
14.3.8
I2C Bus Receive Data Register (ICDRR)
ICDRR is an 8-bit register that stores the receive data. When data of one byte is received, ICDRR
transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDRR is a
receive-only register, therefore the CPU cannot write to this register. The initial value of ICDRR is
H′FF.
14.3.9
I2C Bus Shift Register (ICDRS)
ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred from
ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred from
ICDRS to ICDRR after data of one byte is received. This register cannot be read directly from the
CPU.
Rev. 6.00 Sep. 24, 2009 Page 491 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.4
Operation
The I2C bus interface can communicate either in I2C bus mode or clocked synchronous serial mode
by setting FS in SAR.
14.4.1
I2C Bus Format
Figure 14.3 shows the I2C bus formats. Figure 14.4 shows the I2C bus timing. The first frame
following a start condition always consists of 8 bits.
(a) I2C bus format (FS = 0)
S
SLA
R/W
A
DATA
A
A/A
P
1
7
1
1
n
1
1
1
1
n: Transfer bit count
(n = 1 to 8)
m: Transfer frame count
(m ≥ 1)
m
(b) I2C bus format (Start condition retransmission, FS = 0)
S
SLA
R/W
A
DATA
A/A
S
SLA
R/W
A
DATA
A/A
P
1
7
1
1
n1
1
1
7
1
1
n2
1
1
1
m1
1
m2
n1 and n2: Transfer bit count (n1 and n2 = 1 to 8)
m1 and m2: Transfer frame count (m1 and m2 ≥ 1)
Figure 14.3 I2C Bus Formats
SDA
SCL
S
1-7
8
9
SLA
R/W
A
1-7
DATA
8
9
A
Figure 14.4 I2C Bus Timing
Rev. 6.00 Sep. 24, 2009 Page 492 of 928
REJ09B0099-0600
1-7
DATA
8
9
A
P
2
Section 14 I C Bus Interface 2 (IIC2)
Legend:
S:
Start condition. The master device drives SDA from high to low while SCL is high.
SLA: Slave address
R/W: Indicates the direction of data transfer: from the slave device to the master device when
R/W is 1, or from the master device to the slave device when R/W is 0.
A:
Acknowledge. The receive device drives SDA to low.
DATA: Transfer data
P:
Stop condition. The master device drives SDA from low to high while SCL is high.
14.4.2
Master Transmit Operation
In master transmit mode, the master device outputs the transmit clock and transmit data, and the
slave device returns an acknowledge signal. For master transmit mode operation timing, see
figures 14.5 and 14.6. The transmission procedure and operations in master transmit mode are
described below.
1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0
bits in ICCR1 to 1. (Initial setting)
2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS bits in
ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using MOV
instruction. (Start condition issued) This generates the start condition.
3. After confirming that TDRE in ICSR has been set, write the transmit data (the first byte data
show the slave address and R/W) to ICDRT. At this time, TDRE is automatically cleared to 0,
and data is transferred from ICDRT to ICDRS. TDRE is set again.
4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is set to 1
at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm that the
slave device has been selected. Then, write second byte data to ICDRT. When ACKBR is 1,
the slave device has not been acknowledged, so issue the stop condition. To issue the stop
condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until the
transmit data is prepared or the stop condition is issued.
5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the end of last
byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) from the
receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEND or
NACKF.
7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mode.
Rev. 6.00 Sep. 24, 2009 Page 493 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
SCL
(Master output)
1
2
3
4
5
6
SDA
(Master output)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
7
8
Bit 1
Slave address
9
1
Bit 0
Bit 7
2
Bit 6
R/W
SDA
(Slave output)
A
TDRE
TEND
Address + R/W
ICDRT
ICDRS
User
processing
Data 1
Address + R/W
[2] Instruction of start
condition issuance
Data 2
Data 1
[4] Write data to ICDRT (second byte)
[5] Write data to ICDRT (third byte)
[3] Write data to ICDRT (first byte)
Figure 14.5 Master Transmit Mode Operation Timing (1)
SCL
(Master output)
9
SDA
(Master output)
SDA
(Slave output)
1
2
3
4
5
6
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
A
7
Bit 1
8
9
Bit 0
A/A
TDRE
TEND
Data n
ICDRT
ICDRS
Data n
User
[5] Write data to ICDRT
processing
[6] Issue stop condition. Clear TEND.
[7] Set slave receive mode
Figure 14.6 Master Transmit Mode Operation Timing (2)
Rev. 6.00 Sep. 24, 2009 Page 494 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.4.3
Master Receive Operation
In master receive mode, the master device outputs the receive clock, receives data from the slave
device, and returns an acknowledge signal. For master receive mode operation timing, see figures
14.7 and 14.8. The reception procedure and operations in master receive mode are shown below.
1. Clear the TEND bit in ICSR to 0, then clear the TRS bit in ICCR1 to 0 to switch from master
transmit mode to master receive mode. Then, clear the TDRE bit to 0.
2. When ICDRR is read (dummy data read), reception is started, and the receive clock is output,
and data received, in synchronization with the internal clock. The master device outputs the
level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse.
3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 at the rise
of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, and RDRF
is cleared to 0.
4. The continuous reception is performed by reading ICDRR every time RDRF is set. If, while
RDRF is set to 1, the reading of ICDRR is delayed by other processing and does not occur by
the falling edge of the 8th clock pulse, set RCVD to 1 and perform one-byte data transfer.
5. If next frame is the last receive data, set the RCVD bit in ICCR1 to 1 before reading ICDRR.
This enables the issuance of the stop condition after the next reception.
6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, issue the stage condition.
7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
8. The operation returns to the slave receive mode.
Rev. 6.00 Sep. 24, 2009 Page 495 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Master transmit mode
SCL
(Master output)
Master receive mode
9
1
2
3
4
5
6
7
8
SDA
(Master output)
9
1
A
SDA
(Slave output)
A
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
TDRE
TEND
TRS
RDRF
ICDRS
Data 1
ICDRR
User
processing
Data 1
[3] Read ICDRR
[1] Clear TDRE after clearing
TEND and TRS
[2] Read ICDRR (dummy read)
Figure 14.7 Master Receive Mode Operation Timing (1)
Rev. 6.00 Sep. 24, 2009 Page 496 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
SCL
(Master output)
9
SDA
(Master output)
A
SDA
(Slave output)
1
2
3
4
5
6
7
8
9
A/A
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
RDRF
RCVD
ICDRS
Data n
Data n-1
ICDRR
Data n
Data n-1
User
processing
[5] Read ICDRR after setting RCVD
[7] Read ICDRR,
and clear RCVD
[6] Issue stop
condition [8] Set slave
receive mode
Figure 14.8 Master Receive Mode Operation Timing (2)
14.4.4
Slave Transmit Operation
In slave transmit mode, the slave device outputs the transmit data, while the master device outputs
the receive clock and returns an acknowledge signal. For slave transmit mode operation timing,
see figures 14.9 and 14.10.
The transmission procedure and operations in slave transmit mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0
bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive
mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition,
the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th
clock pulse. At this time, if the 8th bit data (R/W) is 1, the TRS and ICSR bits in ICCR1 are
set to 1, and the mode changes to slave transmit mode automatically. The continuous
transmission is performed by writing transmit data to ICDRT every time TDRE is set.
3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR is set to 1,
with TDRE = 1. When TEND is set, clear TEND.
4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
5. Clear TDRE.
Rev. 6.00 Sep. 24, 2009 Page 497 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Slave receive mode
Slave transmit mode
SCL
(Master output)
9
1
2
3
4
5
6
7
8
9
SDA
(Master output)
1
A
SCL
(Slave output)
SDA
(Slave output)
A
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Bit 7
TDRE
TEND
TRS
Data 1
ICDRT
ICDRS
Data 2
Data 1
Data 3
Data 2
ICDRR
User
processing
[2] Write data to ICDRT (data 1)
[2] Write data to ICDRT (data 2)
[2] Write data to ICDRT (data 3)
Figure 14.9 Slave Transmit Mode Operation Timing (1)
Rev. 6.00 Sep. 24, 2009 Page 498 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Slave receive
mode
Slave transmit mode
SCL
(Master output)
9
SDA
(Master output)
A
1
2
3
4
5
6
7
8
9
A
SCL
(Slave output)
SDA
(Slave output)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
TDRE
TEND
TRS
ICDRT
ICDRS
Data n
ICDRR
User
processing
[3] Clear TEND
[4] Read ICDRR (dummy read)
after clearing TRS
[5] Clear TDRE
Figure 14.10 Slave Transmit Mode Operation Timing (2)
14.4.5
Slave Receive Operation
In slave receive mode, the master device outputs the transmit clock and transmit data, and the
slave device returns an acknowledge signal. For slave receive mode operation timing, see figures
14.11 and 14.12. Since a flag may be set according to the port state, initialization should be
performed after all bits in ICSR have been cleared. The reception procedure and operations in
slave receive mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to CKS0
bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select slave receive
mode, and wait until the slave address matches.
2. When the slave address matches in the first frame following detection of the start condition,
the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise of the 9th
Rev. 6.00 Sep. 24, 2009 Page 499 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (Since the
read data show the slave address and R/W, it is not used.)
3. Read ICDRR every time RDRF is set. If 8th receive clock pulse falls while RDRF is 1, SCL is
fixed low until ICDRR is read. The change of the acknowledge before reading ICDRR, to be
returned to the master device, is reflected to the next transmit frame.
4. The last byte data is read by reading ICDRR.
SCL
(Master output)
9
SDA
(Master output)
1
2
3
4
5
6
7
8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
9
1
Bit 7
SCL
(Slave output)
SDA
(Slave output)
A
A
RDRF
ICDRS
Data 1
ICDRR
User
processing
Data 1
[2] Read ICDRR (dummy read)
Figure 14.11 Slave Receive Mode Operation Timing (1)
Rev. 6.00 Sep. 24, 2009 Page 500 of 928
REJ09B0099-0600
Data 2
[2] Read ICDRR
2
Section 14 I C Bus Interface 2 (IIC2)
SCL
(Master output)
9
SDA
(Master output)
1
2
3
4
5
6
7
8
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
9
SCL
(Slave output)
SDA
(Slave output)
A
A
RDRF
ICDRS
Data 2
Data 1
ICDRR
Data 1
User
processing
[3] Set ACKBT
[3] Read ICDRR [4] Read ICDRR
Figure 14.12 Slave Receive Mode Operation Timing (2)
14.4.6
Clocked Synchronous Serial Format
This module can be operated with the clocked synchronous serial format, by setting the FS bit in
SAR to 1. When the MST bit in ICCR1 is 1, the transfer clock output from SCL is selected. When
MST is 0, the external clock input is selected.
Data Transfer Format: Figure 14.13 shows the clocked synchronous serial transfer format.
The transfer data is output from the rise to the fall of the SCL clock, and the data at the rising edge
of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in either the
MSB first or LSB first. The output level of SDA can be changed during the transfer wait, by the
SDAO bit in ICCR2.
SCL
SDA
Bit 0
Bit 1
Bit 2 Bit 3 Bit 4
Bit 5 Bit 6
Bit 7
Figure 14.13 Clocked Synchronous Serial Transfer Format
Transmit Operation: In transmit mode, transmit data is output from SDA, in synchronization
with the fall of the transfer clock. The transfer clock is output when MST in ICCR1 is 1, and is
Rev. 6.00 Sep. 24, 2009 Page 501 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
input when MST is 0. For transmit mode operation timing, see figure 14.14. The transmission
procedure and operations in transmit mode are described below.
1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial
setting)
2. Set the TRS bit in ICCR1 to select the transmit mode. Then, TDRE in ICSR is set.
3. Confirm that TDRE has been set. Then, write the transmit data to ICDRT. The data is
transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous
transmission is performed by writing data to ICDRT every time TDRE is set. When changing
from transmit mode to receive mode, clear TRS while TDRE is 1.
SCL
1
2
7
8
1
7
8
1
SDA
(Output)
Bit 0
Bit 1
Bit 6
Bit 7
Bit 0
Bit 6
Bit 7
Bit 0
TRS
TDRE
Data 1
ICDRT
Data 1
ICDRS
User
processing
Data 2
[3] Write data [3] Write data
to ICDRT
to ICDRT
[2] Set TRS
Data 3
Data 2
Data 3
[3] Write data
to ICDRT
[3] Write data
to ICDRT
Figure 14.14 Transmit Mode Operation Timing
Receive Operation: In receive mode, data is latched at the rise of the transfer clock. The transfer
clock is output when MST in ICCR1 is 1, and is input when MST is 0. For receive mode operation
timing, see figure 14.15. The reception procedure and operations in receive mode are described
below.
1. Set the ICE bit in ICCR1 to 1. Set the MST and CKS3 to CKS0 bits in ICCR1 to 1. (Initial
setting)
2. When the transfer clock is output, set MST to 1 to start outputting the receive clock.
3. When the receive operation is completed, data is transferred from ICDRS to ICDRR and
RDRF in ICSR is set. When MST = 1, the next byte can be received, so the clock is
continually output. The continuous reception is performed by reading ICDRR every time
Rev. 6.00 Sep. 24, 2009 Page 502 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected and
AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDRR.
4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Then, SCL is
fixed high after receiving the next byte data.
SCL
1
2
7
8
1
7
8
1
2
SDA
(Input)
Bit 0
Bit 1
Bit 6
Bit 7
Bit 0
Bit 6
Bit 7
Bit 0
Bit 1
MST
TRS
RDRF
Data 1
ICDRS
Data 1
ICDRR
User
processing
Data 2
[2] Set MST
(when outputting the clock)
[3] Read ICDRR
Data 3
Data 2
[3] Read ICDRR
Figure 14.15 Receive Mode Operation Timing
14.4.7
Noise Canceler
The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched
internally. Figure 14.16 shows a block diagram of the noise canceler circuit.
The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA)
input signal is sampled on the system clock, but is not passed forward to the next circuit unless the
outputs of both latches agree. If they do not agree, the previous value is held.
Rev. 6.00 Sep. 24, 2009 Page 503 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Sampling clock
C
C
SCL or SDA
input signal
D
Q
Latch
D
Q
Latch
March detector
Internal
SCL or SDA
signal
System clock
period
Sampling
clock
Figure 14.16 Block Diagram of Noise Canceler
14.4.8
Example of Use
Flowcharts in respective modes that use the I2C bus interface are shown in figures 14.17 to 14.20.
Rev. 6.00 Sep. 24, 2009 Page 504 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Start
Initialize
[1]
Test the status of the SCL and SDA lines.
[2]
Set master transmit mode.
[3]
Issue the start condition.
[2]
[4]
Set the first byte (slave address + R/W) of transmit data.
Write 1 to BBSY
and 0 to SCP.
[3]
[5]
Wait for 1 byte to be transmitted.
Write transmit data
in ICDRT
[4]
[6]
Test the acknowledge transferred from the specified slave device.
[7]
Set the second and subsequent bytes (except for the final byte) of transmit data.
[8]
Wait for ICDRT empty.
[9]
Set the last byte of transmit data.
Read BBSY in ICCR2
[1]
No
BBSY=0 ?
Yes
Set MST and TRS
in ICCR1 to 1.
Read TEND in ICSR
[5]
No
TEND=1 ?
Yes
Read ACKBR in ICIER
[6]
ACKBR=0 ?
[10] Wait for last byte to be transmitted.
No
[11] Clear the TEND flag.
Yes
Transmit
mode?
Yes
No
Write transmit data in ICDRT
Mater receive mode
[7]
[13] Issue the stop condition.
Read TDRE in ICSR
No
[8]
TDRE=1 ?
Yes
No
[12] Clear the STOP flag.
[14] Wait for the creation of stop condition.
[15] Set slave receive mode. Clear TDRE.
Last byte?
[9]
Yes
Write transmit data in ICDRT
Read TEND in ICSR
No
[10]
TEND=1 ?
Yes
Clear TEND in ICSR
[11]
Clear STOP in ICSR
[12]
Write 0 to BBSY
and SCP
[13]
Read STOP in ICSR
No
[14]
STOP=1 ?
Yes
Set MST to 1 and TRS
to 0 in ICCR1
[15]
Clear TDRE in ICSR
End
Figure 14.17 Sample Flowchart for Master Transmit Mode
Rev. 6.00 Sep. 24, 2009 Page 505 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Mater receive mode
[1]
Clear TEND, select master receive mode, and then clear TDRE.*
[2]
Set acknowledge to the transmit device.*
[3]
Dummy-read ICDDR.*
[4]
Wait for 1 byte to be received
[5]
Check whether it is the (last receive - 1).
[6]
Read the receive data last.
[7]
Set acknowledge of the final byte. Disable continuous reception (RCVD = 1).
[8]
Read the (final byte - 1) of receive data.
[9]
Wait for the last byte to be receive.
Clear TEND in ICSR
Clear TRS in ICCR1 to 0
[1]
Clear TDRE in ICSR
Clear ACKBT in ICIER to 0
[2]
Dummy-read ICDRR
[3]
Read RDRF in ICSR
No
[4]
RDRF=1 ?
Yes
Last receive
- 1?
No
Read ICDRR
Yes
[5]
[10] Clear the STOP flag.
[6]
[11] Issue the stop condition.
[12] Wait for the creation of stop condition.
Set ACKBT in ICIER to 1
[7]
Set RCVD in ICCR1 to 1
Read ICDRR
[13] Read the last byte of receive data.
[14] Clear RCVD.
[8]
[15] Set slave receive mode.
Read RDRF in ICSR
No
RDRF=1 ?
[9]
Yes
Clear STOP in ICSR.
Write 0 to BBSY
and SCP
[10]
[11]
Read STOP in ICSR
No
[12]
STOP=1 ?
Yes
Read ICDRR
[13]
Clear RCVD in ICCR1 to 0
[14]
Clear MST in ICCR1 to 0
[15]
Notes: When receiving one byte, execute step [7] after step [1] without executing
steps [2] to [6]. The step [8] is ICDRR dummy read.
* Do not activate an interrupt during the execution of steps [1] to [3].
End
Figure 14.18 Sample Flowchart for Master Receive Mode
Rev. 6.00 Sep. 24, 2009 Page 506 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
[1] Clear the AAS flag.
Slave transmit mode
Clear AAS in ICSR
[1]
Write transmit data
in ICDRT
[2]
[3] Wait for ICDRT empty.
[4] Set the last byte of transmit data.
Read TDRE in ICSR
No
[5] Wait for the last byte to be transmitted.
[3]
TDRE=1 ?
Yes
No
[6] Clear the TEND flag .
[7] Set slave receive mode.
Last
byte?
Yes
[2] Set transmit data for ICDRT (except for the last data).
[8] Dummy-read ICDRR to release the SCL line.
[4]
[9] Clear the TDRE flag.
Write transmit data
in ICDRT
Read TEND in ICSR
No
[5]
TEND=1 ?
Yes
Clear TEND in ICSR
[6]
Clear TRS in ICCR1 to 0
[7]
Dummy read ICDRR
[8]
Clear TDRE in ICSR
[9]
End
Figure 14.19 Sample Flowchart for Slave Transmit Mode
Rev. 6.00 Sep. 24, 2009 Page 507 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
Slave receive mode
[1] Clear the AAS flag.
Clear AAS in ICSR
[1]
Clear ACKBT in ICIER to 0
[2]
Dummy-read ICDRR
[3]
[2] Set acknowledge to the transmit device.
[3] Dummy-read ICDRR.
[5] Check whether it is the (last receive - 1).
Read RDRF in ICSR
No
[4]
RDRF=1 ?
[6] Read the receive data.
[7] Set acknowledge of the last byte.
Yes
Last receive
- 1?
[4] Wait for 1 byte to be received.
Yes
No
Read ICDRR
[5]
[8] Read the (last byte - 1) of receive data.
[9] Wait the last byte to be received.
[6]
[10] Read for the last byte of receive data.
Set ACKBT in ICIER to 1
[7]
Read ICDRR
[8]
Read RDRF in ICSR
No
[9]
RDRF=1 ?
Yes
Read ICDRR
[10]
Note: When receiving one byte, execute step [7] after step [1] without executing
executing steps [2] to [6]. The step [8] is ICDRR dummy read.
End
Figure 14.20 Sample Flowchart for Slave Receive Mode
Rev. 6.00 Sep. 24, 2009 Page 508 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.5
Interrupt Request
There are six interrupt requests in this module; transmit data empty, transmit end, receive data full,
NACK receive, STOP recognition, and arbitration lost/overrun error. Table 14.3 shows the
contents of each interrupt request.
Table 14.3 Interrupt Requests
Interrupt Request
Abbreviation
Interrupt Condition
Clocked
Synchronous
2
I C Mode Mode
Transmit data empty
TXI
(TDRE=1) • (TIE=1)
O
{
Transmit end
TEI
(TEND=1) • (TEIE=1)
{
{
Receive data full
RXI
(RDRF=1) • (RIE=1)
{
{
STOP recognition
STPI
(STOP=1) (STIE=1)
{
X
NACK receive
NAKI
{(NACKF=1)+(AL=1)}
(NAKIE=1)
Arbitration
lost/overrun Error
•
•
{
X
{
{
When interrupt conditions described in table 14.3 are 1 and the I bit in CCR is 0, the CPU
executes an interrupt exception processing. Interrupt sources should be cleared in the exception
processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data to
ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 again at the
same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an excessive
data of one byte may be transmitted.
Rev. 6.00 Sep. 24, 2009 Page 509 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.6
Bit Synchronous Circuit
In master mode, this module has a possibility that high level period may be short in the two states
described below.
• When SCL is driven to low by the slave device
• When the rising speed of SCL is lowered by the load of the SCL line (load capacitance or pullup resistance)
Therefore, it monitors SCL and communicates by bit with synchronization.
Figure 14.21 shows the timing of the bit synchronous circuit and table 14.4 shows the time when
SCL output changes from low to Hi-Z then SCL is monitored.
SCL monitor
timing reference
clock
VIH
SCL
Internal SCL
Figure 14.21 The Timing of the Bit Synchronous Circuit
Table 14.4 Time for Monitoring SCL
CKS3
CKS2
Time for Monitoring SCL
0
0
7.5 tcyc
1
19.5 tcyc
0
14.5 tcyc
1
41.5 tcyc
1
Rev. 6.00 Sep. 24, 2009 Page 510 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.7
14.7.1
Note on Usage
Setting Module Stop Mode
The IIC2 is enabled or disabled by setting the module stop control register. In the initial state, the
IIC2 is disabled. After the module stop mode is canceled, registers can be accessed. For details,
see section 22, Power-Down Modes.
14.7.2
Issuance of Stop and Repeated Start Conditions
Confirm the ninth falling edge of the clock before issuing a stop or a repeated start condition.
The ninth falling edge can be confirmed by monitoring the SCLO bit in the I2C bus control register
2 (ICCR2).
If a stop or a repeated start condition is issued at a certain timing in either of the following cases,
the stop or repeated start condition may be issued incorrectly.
• The rising time of the SCL signal exceeds the time given in section 14.6, Bit Synchronous
Circuit, because of the load on the SCL bus.
• The bit synchronous circuit is activated because a slave device holds the SCL bus low during
the eighth clock.
14.7.3
WAIT Bit in I2C Bus Mode Register (ICMR)
The WAIT bit in the I2C bus mode register (ICMR) must be held 0.
If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than one transfer
clock cycle during the eights clock, the high level period of the ninth clock may be shorter than a
given period.
Rev. 6.00 Sep. 24, 2009 Page 511 of 928
REJ09B0099-0600
2
Section 14 I C Bus Interface 2 (IIC2)
14.7.4
Usage Note on Master Receive Mode
In master receive mode, when SCL is fixed low on the falling edge of the 8th clock while the
RDRF bit is set to 1 and ICDRR is read around the falling edge of the 8th clock, the clock is only
fixed low in the 8th clock of the next round of data reception. The SCL is then released from its
fixed state without reading ICDRR and the 9th clock is output. As a result, some receive data is
lost.
Ways to avoid this phenomenon are listed below.
• Read ICDRR in master receive mode before the rising edge of the 8th clock.
• Set RCVD to 1 in master receive mode and perform communication in units of one byte.
14.7.5
Restriction on Setting of Transfer Rate in Use of Multi-Master
In multi-master usage when the IIC transfer rate setting of this LSI is lower than those of the other
masters, unexpected length of SCL may occasionally be output. To avoid this, the specified value
must be greater than or equal to the value produced by multiplying the fastest transfer rate among
the other masters by 1/1.8. For example, when the transfer rate of the fastest bus master among the
other bus masters is 400 kbps, the transfer rate of the IIC of this LSI must be set to at least 223
kbps (= 400/1.8).
14.7.6
Restriction on Use of Bit Manipulation Instructions to Set MST and TRS when
Multi-Master Is Used
When master transmission is selected by consecutively manipulating the MST and TRS bits in
multi-master usage, an arbitration loss during execution of the bit-manipulation instruction for
TRS leads to the contradictory situation where AL in ICSR is 1 in master transmit mode (MST =
1, TRS = 1).
Ways to avoid this effect are listed below.
• Use the MOV instruction to set MST and TRS in multi-master usage.
• When arbitration is lost, confirm that MST = 0 and TRS = 0. If the setting of MST = 0 and
TRS = 0 is not confirmed, set MST = 0 and TRS = 0 again.
Rev. 6.00 Sep. 24, 2009 Page 512 of 928
REJ09B0099-0600
Section 15 A/D Converter
Section 15 A/D Converter
This LSI includes a successive approximation type 10-bit A/D converter that allows up to 16
analog input channels to be selected. A block diagram of the A/D converter is shown in figure
15.1.
15.1
Features
• 10-bit resolution
• 16 input channels
• Conversion time: 13.3 µs per channel (at 20-MHz operation), 10.1 µs per channel (at 26-MHz
operation)
• Two operating modes
Single mode: Single-channel A/D conversion
Scan mode: Continuous A/D conversion on 1 to 4 channels
• Four data registers
Conversion results are held in a 16-bit data register for each channel
• Sample and hold function
• Three methods conversion start
Software
16-bit timer pulse unit (TPU or TMR) conversion start trigger
External trigger signal
• Interrupt request
An A/D conversion end interrupt request (ADI) can be generated
• Module stop mode can be set
• Selectable range of voltages of analog inputs
The range of voltages of analog inputs to be converted can be specified using the Vref signal
as the analog reference voltage.
Rev. 6.00 Sep. 24, 2009 Page 513 of 928
REJ09B0099-0600
Section 15 A/D Converter
AVcc
Module data bus
Bus interface
Internal data bus
ADCR
ADCSR
ADDRD
ADDRC
φ/2
+
φ/4
Comparator
Multiplexer
AN0
AN1
AN2
AN3
AN4
AN5
AN6
AN7
AN8
AN9
AN10
AN11
AN12
AN13
AN14
AN15
ADDRB
Vref
ADDRA
Successive approximations
register
10-bit D/A
converter
Control circuit
Sample-andhold circuit
φ/8
φ/16
ADI
interrupt signal
Conversion start
trigger from TPU or
8-bit timer
ADTRG
Off while waiting for A/D conversion.
On during A/D conversion.
AVss
Legend:
ADCR: A/D control register
ADCSR: A/D control/status register
ADDRA: A/D data register A
ADDRB: A/D data register B
ADDRC: A/D data register C
ADDRD: A/D data register D
Figure 15.1 Block Diagram of A/D Converter
Rev. 6.00 Sep. 24, 2009 Page 514 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.2
Input/Output Pins
Table 15.1 summarizes the input pins used by the A/D converter. The 16 analog input pins (AN0
to AN15) are divided into four groups each of which consists of two channels; analog input pins 0
to 7 (AN0 to AN7) comprising channel set 0, analog input pins 8 to 15 (AN8 to AN15) comprising
channel set 1, analog input pins 0 to 3, 8 to 11 (AN0 to AN3, AN8 to AN11) comprising group 0,
and analog input pins 4 to 7, 12 to 15 (AN4 to AN7, AN12 to AN15) comprising group 1. The
AVcc and AVss pins are the power supply pins for the analog block in the A/D converter. The
Vref pin is the A/D conversion reference voltage pin.
Table 15.1 Pin Configuration
Pin Name
Symbol
I/O
Function
Analog power supply pin
AVCC
Input
Analog block power supply pin
Analog ground pin
AVSS
Input
Analog block ground and reference voltage
Reference voltage pin
Vref
Input
Reference voltage for A/D conversion
Analog input pin 0
AN0
Input
Analog input pin 1
AN1
Input
Channel set 0 (CH3 = 0), group 0 analog
input pins
Analog input pin 2
AN2
Input
Analog input pin 3
AN3
Input
Analog input pin 4
AN4
Input
Analog input pin 5
AN5
Input
Analog input pin 6
AN6
Input
Analog input pin 7
AN7
Input
Analog input pin 8
AN8
Input
Analog input pin 9
AN9
Input
Analog input pin 10
AN10
Input
Analog input pin 11
AN11
Input
Analog input pin 12
AN12
Input
Analog input pin 13
AN13
Input
Analog input pin 14
AN14
Input
Analog input pin 15
AN15
Input
A/D external trigger input
ADTRG
Input
Channel set 0 (CH3 = 0), group 1 analog
input pins
Channel set 1 (CH3 = 1), group 0 analog
input pins
Channel set 1 (CH3 = 1), group 1 analog
input pins
External trigger input pin for starting A/D
conversion
Rev. 6.00 Sep. 24, 2009 Page 515 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.3
Register Descriptions
The A/D converter has the following registers. For details on the module stop control register, see
section 22.1.2, Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).
•
•
•
•
•
•
A/D data register A (ADDRA)
A/D data register B (ADDRB)
A/D data register C (ADDRC)
A/D data register D (ADDRD)
A/D control/status register (ADCSR)
A/D control register (ADCR)
15.3.1
A/D Data Registers A to D (ADDRA to ADDRD)
There are four 16-bit read-only ADDR registers; ADDRA to ADDRD, used to store the results of
A/D conversion. The ADDR registers, which store a conversion result for each analog input
channel, are shown in table 15.2.
The converted 10-bit data is stored in bits 6 to 15. The lower 6 bits are always read as 0.
The data bus between the CPU and the A/D converter is 8 bits wide. The upper byte can be read
directly from the CPU, however the lower byte should be read via a temporary register. Therefore,
when reading ADDR, read only the upper byte, or read in word unit.
Table 15.2 Analog Input Channels and Corresponding ADDR Registers
Analog Input Channel
Channel Set 0 (CH3 = 0)
Channel Set 1 (CH3 = 1)
Group 0
(CH2 = 0)
Group 1
(CH2 = 1)
Group 0
(CH2 = 0)
Group 1
(CH2 = 1)
A/D Data Register to be
Stored Results of A/D
Conversion
AN0
AN4
AN8
AN12
ADDRA
AN1
AN5
AN9
AN13
ADDRB
AN2
AN6
AN10
AN14
ADDRC
AN3
AN7
AN11
AN15
ADDRD
Rev. 6.00 Sep. 24, 2009 Page 516 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.3.2
A/D Control/Status Register (ADCSR)
ADCSR controls A/D conversion operations.
Bit
Bit Name
Initial
Value
R/W
7
ADF
0
R/(W)* A/D End Flag
Description
A status flag that indicates the end of A/D conversion.
[Setting conditions]
•
When A/D conversion ends in single mode
•
When A/D conversion ends on all specified channels in
scan mode
[Clearing conditions]
6
ADIE
0
R/W
•
When 0 is written after reading ADF = 1
•
When the DTC is activated by an ADI interrupt, and the
DISEL bit in DTC is 0 with the transfer counter other
than 0
A/D Interrupt Enable
A/D conversion end interrupt (ADI) request enabled when 1
is set
5
ADST
0
R/W
A/D Start
Clearing this bit to 0 stops A/D conversion, and the A/D
converter enters the wait state.
Setting this bit to 1 starts A/D conversion. In single mode,
this bit is cleared to 0 automatically when conversion on
the specified channel is complete. In scan mode,
conversion continues sequentially on the specified
channels until this bit is cleared to 0 by software, a reset, or
a transition to software standby mode, hardware standby
mode, or module stop mode.
The ADST bit can be set to 1 by software, a timer
conversion start trigger, or the A/D external trigger input pin
(ADTRG).
Rev. 6.00 Sep. 24, 2009 Page 517 of 928
REJ09B0099-0600
Section 15 A/D Converter
Bit
Bit Name
Initial
Value
R/W
Description
4
SCAN
0
R/W
Scan Mode
Selects single mode or scan mode as the A/D conversion
operating mode.
Only set the SCAN bit while conversion is stopped (ADST
= 0).
0: Single mode
1: Scan mode
3
CH3
0
R/W
Channel Select 3
Switches the analog channel allocated to group 0 and
group 1.
Group 0
Rev. 6.00 Sep. 24, 2009 Page 518 of 928
REJ09B0099-0600
Group 1
0: Channel set 0 AN0 to AN3
AN4 to AN7
1: Channel set 1 AN 8 to AN11
AN12 to AN15
Section 15 A/D Converter
Bit
Bit Name
Initial
Value
R/W
Description
2
CH2
0
R/W
Channel Select 0 to 2
1
CH1
0
R/W
Select analog input channels.
0
CH0
0
R/W
When SCAN = 0
When SCAN = 1
Channel set 0 (CH3 = 0)
000: AN0
000: AN0
001: AN1
001: AN0, AN1
010: AN2
010: AN0 to AN2
011: AN3
011: AN0 to AN3
100: AN4
100: AN4
101: AN5
101: AN4, AN5
110: AN6
110: AN4 to AN6
111: AN7
111: AN4 to AN7
Channel set 1 (CH3 = 1)
000: AN8
Note:
*
000: AN8
001: AN9
001: AN8, AN9
010: AN10
010: AN8 to AN10
011: AN11
011: AN8 to AN11
100: AN12
100: AN12
101: AN13
101: AN12, AN13
110: AN14
110: AN12 to AN14
111: AN15
111: AN12 to AN15
Only 0 can be written to clear this flag.
Rev. 6.00 Sep. 24, 2009 Page 519 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.3.3
A/D Control Register (ADCR)
ADCR enables A/D conversion started by an external trigger signal.
Bit
Bit Name
Initial
Value
R/W
Description
7
TRGS1
0
R/W
Timer Trigger Select 0 and 1
6
TRGS0
0
R/W
Enables the start of A/D conversion by a trigger signal.
Only set bits TRGS0 and TRGS1 while conversion is
stopped (ADST = 0).
00: A/D conversion start by software is enabled
01: A/D conversion start by TPU conversion start trigger is
enabled
10: A/D conversion start by 8-bit timer conversion start
trigger is enabled
11: A/D conversion start by external trigger pin (ADTRG) is
enabled
5, 4
⎯
All 1
⎯
Reserved
These bits are always read as 1 and cannot be modified.
3
CKS1
0
R/W
Clock Select 0 and 1
2
CKS0
0
R/W
These bits specify the A/D conversion time. The
conversion time should be changed only when the A/D
conversion stops (ADST = 0).
The conversion time setting should exceed the conversion
time shown in section 24.5, A/D Converter Characteristics.
00: Conversion time = 530 states (max.)
01: Conversion time = 266 states (max.)
10: Conversion time = 134 states (max.)
11: Conversion time = 68 states (max.)
1, 0
⎯
All 1
⎯
Reserved
These bits are always read as 1 and cannot be modified.
Rev. 6.00 Sep. 24, 2009 Page 520 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.4
Interface to Bus Master
ADDRA to ADDRD are 16-bit registers. As the data bus to the bus master is 8 bits wide, the bus
master accesses to the upper byte of the registers directly while to the lower byte of the registers
via the temporary register (TEMP).
Data in ADDR is read in the following way: When the upper-byte data is read, the upper-byte data
will be transferred to the CPU and the lower-byte data will be transferred to TEMP. Then, when
the lower-byte data is read, the lower-byte data will be transferred to the CPU.
When data in ADDR is read, the data should be read from the upper byte and lower byte in the
order. When only the upper-byte data is read, the data is guaranteed. However, when only the
lower-byte data is read, the data is not guaranteed.
Figure 15.2 shows data flow when accessing to ADDR.
Read the upper byte
Bus master
(H'AA)
Module data bus
Bus interface
TEMP
(H'40)
ADDRnH
(H'AA)
ADDRnL
(H'40)
(n = A to D)
Read the lower byte
Bus master
(H'40)
Module data bus
Bus interface
TEMP
(H'40)
ADDRnH
(H'AA)
ADDRnL
(H'40)
(n = A to D)
Figure 15.2 Access to ADDR (When Reading H'AA40)
Rev. 6.00 Sep. 24, 2009 Page 521 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.5
Operation
The A/D converter operates by successive approximation with 10-bit resolution. It has two
operating modes; single mode and scan mode. When changing the operating mode or analog input
channel, in order to prevent incorrect operation, first clear the bit ADST to 0 in ADCSR. The
ADST bit can be set at the same time as the operating mode or analog input channel is changed.
15.5.1
Single Mode
In single mode, A/D conversion is to be performed only once on the specified single channel. The
operations are as follows.
1. A/D conversion is started when the ADST bit is set to 1, according to software, timer
conversion start trigger, or external trigger input.
2. When A/D conversion is completed, the result is transferred to the corresponding A/D data
register to the channel.
3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at
this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST
bit is automatically cleared to 0 and the A/D converter enters the wait state.
Rev. 6.00 Sep. 24, 2009 Page 522 of 928
REJ09B0099-0600
Section 15 A/D Converter
Set*
ADIE
ADST
A/D
conversion
starts
Set*
Set*
Clear*
ADF
State of channel 0 (AN0)
Clear*
Idle
State of channel 1 (AN1)
Idle
State of channel 2 (AN2)
Idle
State of channel 3 (AN3)
Idle
A/D conversion 1
Idle
A/D conversion 2
Idle
ADDRA
Read conversion result*
ADDRB
A/D conversion result 1
Read conversion result*
A/D conversion result 2
ADDRC
ADDRD
Note: * Vertical arrows ( ) indicate instructions executed by software.
Figure 15.3 A/D Conversion Timing (Single-Chip Mode, Channel 1 Selected)
15.5.2
Scan Mode
In scan mode, A/D conversion is to be performed sequentially on the specified channels (four
channels maximum). The operations are as follows.
1. When the ADST bit is set to 1 by software, timer conversion start trigger, or external trigger
input, A/D conversion starts on the first channel in the group (AN0 when CH3 = 0 and CH2 =
0, AN4 when CH3 = 0 and CH2 = 1, AN8 when CH3 = 1 and CH2 = 0, or AN12 when CH3 =
1 and CH2 = 1).
2. When A/D conversion for each channel is completed, the result is sequentially transferred to
the A/D data register corresponding to each channel.
3. When conversion of all the selected channels is completed, the ADF flag is set to 1. If the
ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends.
Conversion of the first channel in the group starts again.
4. Steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is
cleared to 0, A/D conversion stops and the A/D converter enters the wait state. After that,
when the ADST bit is set to 1, conversion of the first channel in the group starts again.
Rev. 6.00 Sep. 24, 2009 Page 523 of 928
REJ09B0099-0600
Section 15 A/D Converter
Continuous A/D conversion execution
Clear*1
Set*1
ADST
Clear*1
ADF
A/D conversion time
State of
channel 0 (AN0)
State of
channel 1 (AN1)
State of
channel 2 (AN2)
Idle
Idle
A/D conversion 1
Idle
A/D conversion 2
Idle
Idle
State of
channel 3 (AN3)
ADDRA
Idle
A/D conversion 4
A/D conversion 5*2
Idle
Idle
A/D conversion 3
Idle
Transfer
A/D conversion result 1
ADDRB
ADDRC
A/D conversion result 4
A/D conversion result 2
A/D conversion result 3
ADDRD
Notes: 1. Vertical arrows ( ) indicate instructions executed by software.
2. Data currently being converted is ignored.
Figure 15.4 A/D Conversion Timing (Scan Mode, Channels AN0 to AN2 Selected)
15.5.3
Input Sampling and A/D Conversion Time
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input when the A/D conversion start delay time (tD) has passed after the ADST bit is set to 1, then
starts conversion. Figure 15.5 shows the A/D conversion timing. Table 15.3 shows the A/D
conversion time.
As indicated in figure 15.5, the A/D conversion time (tCONV) includes tD and the input sampling time
(tSPL). The length of tD varies depending on the timing of the write access to ADCSR. The total
conversion time therefore varies within the ranges indicated in table 15.3. Specify the conversion
time by setting bits CKS0 and CKS1 in ADCR with ADST cleared to 0. Note that the specified
conversion time should be longer than the value described in section 24.5 A/D Conversion
Characteristics.
In scan mode, the values given in table 15.3 apply to the first conversion time. The values given in
table 15.4 apply to the second and subsequent conversions.
Rev. 6.00 Sep. 24, 2009 Page 524 of 928
REJ09B0099-0600
Section 15 A/D Converter
(1)
φ
Address
(2)
Write signal
Input sampling
timing
ADF
tD
tSPL
tCONV
Legend:
(1)
: ADCSR write cycle
(2)
: ADCSR address
: A/D conversion start delay
tD
tSPL : Input sampling time
tCONV : A/D conversion time
Figure 15.5 A/D Conversion Timing
Table 15.3 A/D Conversion Time (Single Mode)
CKS1 = 0
CKS0 = 0
CKS1 = 1
CKS0 = 1
CKS0 = 0
CKS0 = 1
Min. Typ. Max.
Min. Typ. Max.
Min. Typ. Max.
Item
Symbol Min. Typ. Max.
A/D conversion
start delay time
tD
18
⎯
33
10
⎯
17
6
⎯
9
4
⎯
5
Input sampling
time
tSPL
⎯
127
⎯
⎯
63
⎯
⎯
31
⎯
⎯
15
⎯
A/D conversion
time
tCONV
515
⎯
530
259 ⎯
266
131
⎯
134
67
⎯
68
Note:
All values represent the number of states.
Rev. 6.00 Sep. 24, 2009 Page 525 of 928
REJ09B0099-0600
Section 15 A/D Converter
Table 15.4 A/D Conversion Time (Scan Mode)
CKS1
CKS0
Conversion Time (State)
0
0
512 (Fixed)
1
256 (Fixed)
0
128 (Fixed)
1
64 (Fixed)
1
15.5.4
External Trigger Input Timing
A/D conversion can be externally triggered. When the TRGS0 and TRGS1 bits are set to 1 in
ADCR, external trigger input is enabled at the ADTRG pin. A falling edge at the ADTRG pin sets
the ADST bit to 1 in ADCSR, starting A/D conversion. Other operations, in both single and scan
modes, are the same as when the bit ADST has been set to 1 by software. Figure 15.6 shows the
timing.
φ
ADTRG
Internal trigger signal
ADST
A/D conversion
Figure 15.6 External Trigger Input Timing
Rev. 6.00 Sep. 24, 2009 Page 526 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.6
Interrupt Source
The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion.
Setting the ADIE bit to 1 enables ADI interrupt requests while the ADF bit in ADCSR is set to 1
after A/D conversion is completed. The data transfer controller (DTC) can be activated by an ADI
interrupt. Having the converted data read by the DTC in response to an ADI interrupt enables
continuous conversion without imposing a load on software.
Table 15.5 A/D Converter Interrupt Source
Name
Interrupt Source
Interrupt Flag
DTC Activation
ADI
A/D conversion end
ADF
Possible
15.7
A/D Conversion Accuracy Definitions
This LSI's A/D conversion accuracy definitions are given below.
• Resolution
The number of A/D converter digital output codes
• Quantization error
The deviation inherent in the A/D converter, given by 1/2 LSB (see figure 15.7).
• Offset error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic
when the digital output changes from the minimum voltage value B'0000000000 (H'000) to
B'0000000001 (H'001) (see figure 15.8).
• Full-scale error
The deviation of the analog input voltage value from the ideal A/D conversion characteristic
when the digital output changes from B'1111111110 (H'3FE) to B'1111111111 (H'3FF) (see
figure 15.8).
• Nonlinearity error
The error with respect to the ideal A/D conversion characteristic between zero voltage and fullscale voltage. Does not include offset error, full-scale error, or quantization error (see figure
15.8).
• Absolute accuracy
The deviation between the digital value and the analog input value. Includes offset error, fullscale error, quantization error, and nonlinearity error.
Rev. 6.00 Sep. 24, 2009 Page 527 of 928
REJ09B0099-0600
Section 15 A/D Converter
Digital output
Ideal A/D conversion
characteristic
111
110
101
100
011
010
Quantization error
001
000
1
2
1024 1024
1022 1023 FS
1024 1024
Analog
input voltage
Figure 15.7 A/D Conversion Accuracy Definitions
Full-scale error
Digital output
Ideal A/D conversion
characteristic
Nonlinearity
error
Actual A/D conversion
characteristic
Offset error
FS
Analog
input voltage
Figure 15.8 A/D Conversion Accuracy Definitions
Rev. 6.00 Sep. 24, 2009 Page 528 of 928
REJ09B0099-0600
Section 15 A/D Converter
15.8
Usage Notes
15.8.1
Module Stop Mode Setting
Operation of the A/D converter can be disabled or enabled using the module stop control register.
The initial setting is for operation of the A/D converter to be halted. Register access is enabled by
clearing module stop mode. For details, see section 22, Power-Down Modes.
15.8.2
Permissible Signal Source Impedance
This LSI's analog input is designed such that conversion accuracy is guaranteed for an input signal
for which the signal source impedance is 5 kΩ or less. This specification is provided to enable the
A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time;
if the sensor output impedance exceeds 5 kΩ, charging may be insufficient and it may not be
possible to guarantee A/D conversion accuracy. However, for A/D conversion in single mode with
a large capacitance provided externally, the input load will essentially comprise only the internal
input resistance of 10 kΩ, and the signal source impedance is ignored. However, as a low-pass
filter effect is obtained in this case, it may not be possible to follow an analog signal with a large
differential coefficient (e.g., 5 mV/μs or greater) (see figure 15.9). When converting a high-speed
analog signal, a low-impedance buffer should be inserted.
15.8.3
Influences on Absolute Accuracy
Adding capacitance results in coupling with GND, and therefore noise in GND may adversely
affect absolute accuracy. Be sure to make the connection to an electrically stable GND such as
AVss.
Care is also required to insure that filter circuits do not communicate with digital signals on the
mounting board (i.e., acting as antennas).
Rev. 6.00 Sep. 24, 2009 Page 529 of 928
REJ09B0099-0600
Section 15 A/D Converter
This LSI
Sensor input
impedance
to 5 k Ω
A/D converter
equivalent circuit
10 kΩ
Sensor input
Low-pass
filter
C to 0.1 μF
Cin =
15 pF
20 pF
Figure 15.9 Example of Analog Input Circuit
15.8.4
Range of Analog Power Supply and Other Pin Settings
If the conditions below are not met, the reliability of the device may be adversely affected.
• Analog input voltage range
The voltage applied to analog input pin ANn during A/D conversion should be in the range
AVss ≤ ANn ≤ AVcc.
• Relationship between AVcc, AVss and Vcc, Vss
Set AVss = Vss as the relationship between AVcc, AVss and Vcc, Vss. If the A/D converter is
not used, the AVcc and AVss pins must not be left open.
• Vref range
The reference voltage input from the Vref pin should be set to AVcc or less.
15.8.5
Notes on Board Design
In board design, digital circuitry and analog circuitry should be as mutually isolated as possible,
and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close
proximity should be avoided as far as possible. Failure to do so may result in incorrect operation
of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital
circuitry must be isolated from the analog input signals (AN0 to AN15), and analog power supply
(AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one
point to a stable digital ground (Vss) on the board.
15.8.6
Notes on Noise Countermeasures
A protection circuit should be connected in order to prevent damage due to abnormal voltage, such
as an excessive surge at the analog input pins (AN0 to AN15), between AVcc and AVss, as shown
Rev. 6.00 Sep. 24, 2009 Page 530 of 928
REJ09B0099-0600
Section 15 A/D Converter
in figure 15.10. Also, the bypass capacitors connected to AVcc and the filter capacitor connected
to AN0 to AN15 must be connected to AVss.
If a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN15) are
averaged, and so an error may arise. Also, when A/D conversion is performed frequently, as in
scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit
in the A/D converter exceeds the current input via the input impedance (Rin), an error will arise in
the analog input pin voltage. Careful consideration is therefore required when deciding circuit
constants.
AVCC
Vref
Rin *2
*1
100 Ω
AN0 to AN15
*1
0.1 µF
AVSS
Notes: Values are reference values.
1.
10 µF
0.01 µF
2 Rin: Input Impedance
Figure 15.10 Example of Analog Input Protection Circuit
Table 15.6 Analog Pin Specifications
Item
Min.
Max.
Unit
Analog input capacitance
⎯
20
pF
Permissible signal source impedance
⎯
5
kΩ
Rev. 6.00 Sep. 24, 2009 Page 531 of 928
REJ09B0099-0600
Section 15 A/D Converter
10 kΩ
AN0 to AN15
To A/D converter
20 pF
Note: Values are reference values.
Figure 15.11 Analog Input Pin Equivalent Circuit
Rev. 6.00 Sep. 24, 2009 Page 532 of 928
REJ09B0099-0600
Section 16 D/A Converter
Section 16 D/A Converter
16.1
8-bit resolution
Two output channels
Conversion time: 10 µs, maximum (when load capacitance is 20 pF)
Output voltage: 0 V to Vref
Module stop mode can be set
Module data bus
Bus interface
Internal data bus
Vref
8-bit D/A
DACR
DA1
DADR1
AVCC
DADR0
•
•
•
•
•
Features
DA0
AVSS
Control circuit
Legend:
DACR : D/A control register
DADR0: D/A data register 0
DADR1: D/A data register 1
Figure 16.1 Block Diagram of D/A Converter
Rev. 6.00 Sep. 24, 2009 Page 533 of 928
REJ09B0099-0600
Section 16 D/A Converter
16.2
Input/Output Pins
Table 16.1 shows the pin configuration for the D/A converter.
Table 16.1 Pin Configuration
Pin Name
Symbol
I/O
Function
Analog power supply pin
AVCC
Input
Analog block power supply
Analog ground pin
AVSS
Input
Analog block ground and reference voltage
Analog output pin 0
DA0
Output
Channel 0 analog output pin
Analog output pin 1
DA1
Output
Channel 1 analog output pin
Reference voltage pin
Vref
Input
Analog block reference voltage
16.3
Register Descriptions
The D/A converter has the following registers. For details on the module stop control register, see
section 22.1.2, Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).
• D/A data register 0 (DADR0)
• D/A data register 1 (DADR1)
• D/A control register (DACR)
16.3.1
D/A Data Registers 0, 1 (DADR0, DADR1)
DADR0 and DADR1 are 8-bit readable/writable registers that store data for D/A conversion.
When analog output is permitted, D/A data register contents are converted and output to analog
output pins.
Rev. 6.00 Sep. 24, 2009 Page 534 of 928
REJ09B0099-0600
Section 16 D/A Converter
16.3.2
D/A Control Register (DACR)
DACR controls D/A converter operation.
Bit
Bit Name
Initial
Value
R/W
Description
7
DAOE1
0
R/W
D/A Output Enable 1
Controls D/A conversion and analog output
0: Analog output DA1 is disabled
1: D/A conversion for channel 1 and analog output DA1
are enabled
6
DAOE0
0
R/W
D/A Output Enable 0
Controls D/A conversion and analog output
0: Analog output DA0 is disabled
1: D/A conversion for channel 0 and analog output DA0
are enabled
5
DAE
0
R/W
D/A Enable
Controls D/A conversion in conjunction with the DAOE0
and DAOE1 bits. When the DAE bit is cleared to 0, D/A
conversion for channels 0 and 1 are controlled
individually. When DAE is set to 1, D/A conversion for
channels 0 and 1 are controlled as one. Conversion
result output is controlled by the DAOE0 and DAOE1
bits. For details, see table 16.2.
4 to 0
⎯
All 1
⎯
Reserved
These bits are always read as 1 and cannot be modified.
Rev. 6.00 Sep. 24, 2009 Page 535 of 928
REJ09B0099-0600
Section 16 D/A Converter
Table 16.2 D/A Conversion Control
Bit 5
Bit 7
Bit 6
DAE
DAOE1
DAOE0
0
0
1
1
0
1
Description
0
Disables D/A Conversion
1
Enables D/A Conversion for channel 0
0
Enables D/A Conversion for channel 1
1
Enables D/A Conversion for channels 0 and 1
0
Disables D/A Conversion
1
Enables D/A Conversion for channels 0 and 1
0
1
16.4
Operation
Two channels of the D/A converter can perform conversion individually.
When the DAOE bit in DACR is set to 1, D/A conversion is enabled and the conversion results are
output.
An example of D/A conversion of channel 0 is shown below. The operation timing is shown in
figure 16.2.
1. Write conversion data to DADR0.
2. When the DAOE0 bit in DACR is set to 1, D/A conversion starts. After the interval of tDCONV,
the conversion results are output from the analog output pin DA0. The conversion results are
output continuously until DADR0 is modified or DAOE0 bit is cleared to 0. The output value
is calculated by the following formula:
(DADR contents)/256 × Vref
3. Conversion starts immediately after DADR0 is modified. After the interval of tDCONV,
conversion results are output.
4. When the DAOE bit is cleared to 0, analog output is disabled.
Rev. 6.00 Sep. 24, 2009 Page 536 of 928
REJ09B0099-0600
Section 16 D/A Converter
DADR0
write cycle
DACR
write cycle
DADR0
write cycle
DACR
write cycle
φ
ADRES
Conversion data (1)
DADR0
Conversion data (2)
DAOE0
Conversion result (2)
Conversion result (1)
DA0
High impedance state
tDCONV
tDCONV
Legend:
tDCONV: D/A conversion time
Figure 16.2 D/A Converter Operation Example
16.5
Usage Notes
16.5.1
Analog Power Supply Current in Power-Down Mode
If this LSI enters a power-down mode such as software standby, watch, and module stop modes
while D/A conversion is enabled, the D/A cannot retain analog outputs within the given D/A
absolute accuracy although it retains digital values. The analog power supply current is
approximately the same as that during D/A conversion. To reduce analog power supply current in
power-down mode, clear the DAOE0, DAOE1 and DAE bits to 0 to disable D/A outputs before
entering the mode.
16.5.2
Setting for Module Stop Mode
It is possible to enable/disable the D/A converter operation using the module stop control register,
the D/A converter does not operate by the initial value of the register. The register can be accessed
by releasing the module stop mode. For more details, see section 22, Power-Down Modes.
Rev. 6.00 Sep. 24, 2009 Page 537 of 928
REJ09B0099-0600
Section 16 D/A Converter
Rev. 6.00 Sep. 24, 2009 Page 538 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
This LSI has an on-chip one-channel IEBus controller (IEB). The Inter Equipment Bus™
(IEBus™)*1 is a small-scaled digital data transfer system for inter equipment data transfer.
This LSI does not have an on-chip IEBus driver/receiver, so it is necessary to mount a dedicated
driver/receiver*2 externally.
Notes: 1. IEBus is a trademark of NEC Electronics Corporation.
2. Bus interface driver/receiver IC: HA12187FP is recommended.
17.1
Features
• IEBus protocol control (layer 2) supported
⎯ Half duplex asynchronous communications
⎯ Multi-master system
⎯ Broadcast communications function
⎯ Selectable mode (three types) with different transfer speeds
• Data transfer by the data transfer controller (DTC)
⎯ Transfer buffer: 1 byte
⎯ Reception buffer: 1 byte
⎯ Up to 128 bytes of consecutive transfer/reception (maximum number of transfer bytes in
mode 2)
• Operating frequency
⎯ 12 MHz, 12.58 MHz (IEB uses 1/2 divided external clock.)
⎯ 18 MHz, 18.87 MHz (IEB uses 1/3 divided external clock.)
⎯ 24 MHz, 25.16 MHz (IEB uses 1/4 divided external clock.)
Note: When selected communications mode 0 or mode 1 (± 1.5 %)
When selected communications mode 2 (± 0.5 %)
• Noise resistance is improved by mounting the IEBus driver/receiver (layer 1) externally.
• Module stop mode can be set.
Rev. 6.00 Sep. 24, 2009 Page 539 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Figure 17.1 shows an IEB block diagram.
Tx
Signal
polarity
select
circuit
Bit timing set/
detect circuit
Rx
Transmission block
IEBus
driver/receiver
Conflict
detect
circuit
Parity
generation
circuit
Parity
check
circuit
Transmit shift register
IEAR1
IEAR2
IESA1
IESA2
IEMCR
IETBFL
Reception block
IETBR
Receive shift register
IEMA1
IEMA2
IERBFL
IERBR
IELA1
Data link layer control block
IELA2
IECMR
IECTR
Status/interrupt control block
IETXI
(TxRDY interrupt)
IETSI
(Tx status interrupt)
IETSR
IERXI
(RxRDY interrupt)
IERSI
(Rx status interrupt)
IERSR
IEIET
IETEF
IEIER
IEREF
Figure 17.1 Block Diagram of IEB
Rev. 6.00 Sep. 24, 2009 Page 540 of 928
REJ09B0099-0600
Internal data bus
IERCTL
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.1.1
IEBus Communications Protocol
The overview of the IEBus is described below.
• Communications method: Half duplex asynchronous communications
• Multi-master system
All units connected to the IEBus can transfer data to other units.
• Broadcast communications function (one-to-many communications)
⎯ Group broadcast communications: Broadcast communications to group unit
⎯ General broadcast communications: Broadcast communications to all units
• Mode is selectable (three modes with different transfer speeds).
Table 17.1 Mode Types
Mode
φ = 12, 18, 24 MHz
φ = 12.58, 18.87, 25.16 MHz
Maximum Number Of
Transfer Bytes (byte/frame)
0
About 3.9 kbps
About 4.1 kbps
16
1
About 17 kbps
About 18 kbps
32
2
About 26 kbps
About 27 kbps
128
• Access control: CSMA/CD (Carrier Sense Multiple Access with Collision Detection)
Priority of bus mastership is as follows.
⎯ Broadcast communications (one-to-many communications) have priority rather than
normal communications (one-to-one communications).
⎯ Smaller master address has priority.
• Communications scale
⎯ Number of units: Up to 50
⎯ Cable length: Up to 150 m (when using a twisted pair cable)
Note: The communications scale of the actual system depends on the externally mounted IEBus
driver/receiver characteristics and the characteristics of the cable to be used.
(1)
Determination of Bus Mastership (Arbitration)
A unit connected to the IEBus performs an operation for getting the bus to control other units.
This operation is called arbitration. In arbitration, when the multiple units start transfer
simultaneously, the bus mastership is given to one unit among them.
Rev. 6.00 Sep. 24, 2009 Page 541 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Only one unit can get bus mastership through arbitration, so the following priority for bus
mastership is defined.
(a) Priority according to communications type
Broadcast communications (one-to-many communications) has priority over normal
communications (one-to-one communications).
(b) Priority according to master address
A unit with the smallest master address has priority among units with the same
communications type.
Example: The master address is configured with 12 bits. A unit with H'000 has the highest
priority, and a unit with H'FFF has the lowest priority.
Note: When a unit loses arbitration, the unit can automatically enter retransfer mode (0 to 7
retransfer times can be selected by bits RN2 to RN0 in IEMCR).
(2) Communications Mode
The IEBus has three communications modes with different transfer speeds. Table 17.2 shows the
transfer speed in each communications mode and the maximum number of transfer bytes in one
communications frame.
Table 17.2 Transfer speed and Maximum Number of Transfer Bytes in Each
Communications Mode
Effective Transfer Speed*1 (kbps)
Maximum Number
Communications of Transfer Bytes
Mode
(byte/frame)
φ = 12, 18, 24 MHz*
0
16
About 3.9
About 4.1
1
32
About 17
About 18
128
About 26
About 27
2
Notes:
2
φ = 12.58, 18.87, 25.16 MHz*2
Each unit connected to the IEBus should select a communications mode prior to
performing communications. Note that correct communications is not guaranteed if the
master and slave units do not adopt the same communications mode.
In the case of communications between a unit with φ = 12 MHz and a unit with φ =
12.58 MHz, correct communications is not possible even if the same communications
mode is adopted. This is similar to the case of communications between a unit with φ =
24 MHz and a unit with φ = 25.16 MHz, or between a unit with φ = 18 MHz and a unit
with φ = 18.87 MHz. Communications must be performed at the same oscillation
frequency.
1. An effective transfer speed when the maximum number of transfer bytes is transmitted.
2. Oscillation frequency when this LSI is used
Rev. 6.00 Sep. 24, 2009 Page 542 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(3)
Communications Address
In the IEBus, a 12-bit specific communications addresses are allocated to individual units. A
communications address is configured as follows.
• Upper four bits: group number (number identifying a group to which the unit belongs)
• Lower eight bits: unit number (number identifying individual units in a group)
(4)
Broadcast Communications
In normal transfer, a single master unit communicates with a single slave unit. So, one-to-one
transfer or reception is performed. In broadcast communications, a single master unit
communicates with multiple slave units. Since there are multiple slave units, acknowledgement is
not returned from the slave units during communications.
A broadcast bit decides whether broadcast or normal communications is performed. (For details of
the broadcast bit, see section 17.1.2 (1) (b), Broadcast Bit.
There are two types of broadcast communications.
(a) Group broadcast communications
Broadcast communications is performed to units with the same group number, meaning that
those units have the same upper four bits of the communications address.
(b) General broadcast communications
Broadcast communications is performed to all units regardless of the group number.
Group broadcast and general broadcast communications are identified by a slave address. (For
details on the slave address, see section 17.1.2 (3), Slave Address Field.)
17.1.2
Communications Protocol
Figure 17.2 shows an IEBus transfer signal format.
Communications data is transferred as a series of signals referred to as a communications frame.
The number of data which can be transmitted in a single communications frame and the transfer
speed differ according to communications mode.
Rev. 6.00 Sep. 24, 2009 Page 543 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(When φ = 12, 18, or 24MHz)
Field name
Number
of bits
Header
1
1
Master
Slave address
address field
field
12
1
12
1 1
Start Broad- Master
bit cast address
bit
P
Slave
address
P A
Control field
4
Control
bits
1
1
P A
Message
length field
8
1 1
Message
length
bits
P A
Data field
8
1
Data
bits
1
P A
8
Data
bits
1
1
P A
Transfer
time
Mode 0
Approximately 7330 μs
Approximately 1590 × N μs
Mode 1
Approximately 2090 μs
Approximately 410 × N μs
Mode 2
Approximately 1590 μs
Approximately 300 × N μs
P: Parity bit (1 bit)
A: Acknowledge bit (1 bit)
When A = 0: ACK
When A = 1: NAK
N: Number of bytes
Note: The value of acknowledge bit is ignored in broadcast communications.
Figure 17.2 Transfer Signal Format
(1)
Header
Header is comprised of a start bit and a broadcast bit.
(a) Start Bit
The start bit is a signal for informing a start of data transfer to other units. A unit, which
attempts to start data transfer, outputs a low-level signal (start bit) for a specified period and
then outputs the broadcast bit.
If another unit is already outputting a start bit when a unit attempts to output a start bit, the unit
waits for completion of output of the start bit from the other unit without outputting the start
bit, and then outputs the broadcast bit synchronized with the completion timing.
Other units enter the receive state after detecting the start bit.
(b) Broadcast Bit
The broadcast bit is a bit to identify the type of communications: broadcast or normal.
When this bit is cleared to 0, it indicates the broadcast communications. When it is set to 1, it
indicates the normal communications. Broadcast communications includes group broadcast
and general broadcast, which are identified by a value of the slave address. (For details of the
slave address, see section 17.1.2 (3), Slave Address Field.)
Since there are multiple slave units, which are communications destination units, in the case of
broadcast communications, the acknowledge bit is not returned from each field described in (b)
and below.
Rev. 6.00 Sep. 24, 2009 Page 544 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
When more than one unit starts transfer of communications frame at the same timing,
broadcast communications has priority over normal communications, and arbitration occurs.
(2)
Master Address Field
The master address field is a field for transmitting the unit address (master address) to other units.
The master address field is comprised of master address bits and a parity bit.
The master address has 12 bits and are output MSB first.
When more than one unit starts transfer of the broadcast bit having the same value at the same
timing, arbitration is decided by the master address field.
In the master address field, self-output data and data on the bus are compared for every one-bit
transfer. If the self-output master address and data on the bus are different, the unit that loses
arbitration, stops transfer, and enters the receive state.
Since the IEBus is configured with wired AND, a unit having the smallest master address of the
units in arbitration (arbitration master) wins in arbitration.
Finally, only a single unit remains in the transfer state as a master unit after outputting 12-bit
master address.
Next, this master unit outputs a parity bit*, defines the master address to other units, and then
enters the slave address field output state.
Note: Since even parity is used, when the number of one bits in the master address is odd, the
parity bit is 1.
(3)
Slave Address Field
The slave address field is a field to transmit an address (slave address) of a unit (slave unit) to
which a master transmit data. The slave address field is comprised of slave address bits, a parity
bit, and an acknowledge bit.
The slave address has 12 bits and is output MSB first. The parity bit is output after the 12-bit slave
address is transmitted in order to avoid receiving the slave address accidentally. The master unit
then detects the acknowledgement from the slave unit in order to confirm that the slave unit exists
on the bus. When the acknowledgement is detected, the master unit enters the control field output
state. However, the master unit enters the control field output state without detecting the
acknowledgement in broadcast communications.
Rev. 6.00 Sep. 24, 2009 Page 545 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
The slave unit returns the acknowledgement when the slave addresses match and the parities of the
master and slave addresses are correct. When either of the parities of the master and slave
addresses is wrong, the slave unit decides that the master or slave address is not correctly received
and does not return the acknowledgement. In this case, the master unit enters the waiting (monitor)
state, and communications end.
In the case of broadcast communications, the slave address is used to identify the type of broadcast
communications (group or general) as follows:
• When the slave address is H'FFF: General broadcast communications
• When the slave address is other than H'FFF: Group broadcast communications
Note: The group number is the upper 4-bit value of the slave address in group broadcast
communications.
(4)
Control Field
The control field is a field for transmitting the type and direction of the following data field. The
control field is comprised of control bits, a parity bit, and an acknowledge bit.
The control bits include four bits and are output MSB first.
The parity bit is output following the control bits. When the parity is correct, and the slave unit
can implement the function required from the master unit, the slave unit returns the
acknowledgement and enters the message length field output state. However, if the slave unit
cannot implement the requirements from the master unit even though the parity is correct, or if the
parity is not correct, the slave unit does not return the acknowledgement, and returns to the
waiting (monitor) state.
The master unit enters the subsequent message length field output state after confirming the
acknowledgement.
When the acknowledgement is not confirmed, the master unit enters the waiting (monitor) state,
and communications end. However, in the case of broadcast communications, the master unit
enters the following message length field output state without confirming the acknowledgement.
For details of the contents of the control bit, see table 17.4.
(5)
Message Length Field
The message length field is a field for specifying the number of transfer bytes. The message length
field is comprised of message length bits, a parity bit, and an acknowledge bit.
Rev. 6.00 Sep. 24, 2009 Page 546 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
The message length has eight bits and is output MSB first. Table 17.3 shows the number of
transfer bytes.
Table 17.3 Contents of Message Length bits
Message Length bits (Hexadecimal)
Number of Transfer Bytes
H'01
1 byte
H'02
2 bytes
.
.
.
.
H'FF
255 bytes
H'00
256 bytes
Note:
*
If a number greater than the maximum number of transfer bytes in one frame is
specified, communications are performed in multiple frames depending on the
communications mode. In this case, the message length bits indicate the number of
remaining communications data after the first transfer. In this LSI, after the first transfer,
the message length bits must be specified to the number of remaining communications
data by a program, since these bits are not automatically specified by the hardware.
This field operation differs depending on the value of bit 3 in the control field: master
transmission (bit 3 in the control bits is 1) or master reception (bit 3 in the control bits is 0).
(a) Master Transmission
The master unit outputs the message length bits and parity bit. When the parity is correct, the
slave unit returns the acknowledgement and enters the following data field. Note that the slave
unit does not return the acknowledgement in broadcast communications.
In addition, when the parity is not correct, the slave unit decides that the message length field
is not correctly received, does not return the acknowledgement, and returns to the waiting
(monitor) state. In this case, the master unit also returns to the waiting state, and
communications end.
(b) Master Reception
The slave unit outputs the message length bits and parity bit. When the parity is correct, the
master unit returns the acknowledgement.
When the parity is not correct, the master unit decides that the message length bits are not
correctly received, does not return the acknowledgement, and returns to the waiting state. In
this case, the slave unit also returns to the waiting state, and communications end.
Rev. 6.00 Sep. 24, 2009 Page 547 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(6)
Data Field
The data field is a field for data transmission/reception to the slave unit. The master unit
transmits/receives data to/from the slave unit using the data field. The data field is comprised of
data bits, a parity bit, and an acknowledge bit.
The data bits include eight bits and are output MSB first.
The parity bit and acknowledge bit following the data bits are output from the master unit and
slave unit, respectively.
Broadcast communications are performed only for the transmission of the master unit. In this case,
the acknowledge bit is ignored. Operations in master transmission and master reception are
described below.
(a) Master Transmission
The master unit transmits the data bits and parity bit to the slave unit to write data from the
master unit to the slave unit. The slave unit receives the data bits and parity bit, and returns the
acknowledgement if the parity bit is correct and the receive buffer is empty. If the parity bit is
not correct or the receive buffer is not empty, the slave unit rejects acceptance of
corresponding data and does not return the acknowledgement.
When the slave unit does not return the acknowledgement, the master unit retransmits the same
data. This operation is repeated until either the acknowledgement from the slave unit is
detected or the maximum number of data transfer bytes is exceeded.
When the parity is correct and the acknowledgement is output from the slave unit, the master
unit transmits the subsequent data if data remains and the maximum number of transfer bytes
is not exceeded.
In the case of broadcast communications, the slave unit does not return the acknowledgement,
and the master unit transfers data byte by byte.
(b) Master Reception
The master unit outputs synchronous signals corresponding to all data bits to be read from the
slave unit.
The slave unit outputs the data bits and parity bit on the bus in accordance with the
synchronous signals from the master unit.
Rev. 6.00 Sep. 24, 2009 Page 548 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
The master unit reads the parity bit output from the slave unit, and checks the parity. If the
parity is not correct, or the receive buffer is not empty, the master unit rejects acceptance of the
data, and does not return the acknowledgement. The master unit reads the same data repeatedly
if the number of data does not exceed the maximum number of transfer bytes in one frame. If
the parity is correct and the receive buffer is empty, the master unit accepts data and returns the
acknowledgement. The master unit reads in the subsequent data if the number of data does not
exceed the maximum number of transfer bytes in one frame.
(7)
Parity bit
The parity bit is used to confirm that transfer data has no error.
The parity bit is added to respective data of the master address, slave address, control, message
length, and data bits.
The even parity is used. When the number of one bits in data is odd, the parity bit is 1. When the
number of one bits in data is even, the parity bit is 0.
(8)
Acknowledge bit
In normal communications (a single unit to a single unit communications), the acknowledge bit is
added to the following position in order to confirm that data is correctly accepted.
•
•
•
•
At the end of the slave address field
At the end of the control field
At the end of the message length field
At the end of the data field
The acknowledge bit is defined below.
• 0: indicates that the transfer data is acknowledged. (ACK)
• 1: indicates that the transfer data is not acknowledged. (NAK)
Note that the acknowledge bit is ignored in the case of broadcast communications.
(a) Acknowledge bit at the End of the Slave Address Field
The acknowledge bit at the end of the slave address field becomes NAK in the following cases
and transfer is stopped.
⎯ When the parity of the master address or slave address bits is incorrect
⎯ When a timing error (an error in bit format) occurs
⎯ When there is no slave unit
Rev. 6.00 Sep. 24, 2009 Page 549 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(b) Acknowledge bit at the End of the Control Field
The acknowledge bit at the end of the control field becomes NAK in the following cases and
transfer is stopped.
⎯ When the parity of the control bits is incorrect
⎯ When bit 3 in the control bits is 1 (data write) although the slave receive buffer* is not
empty
⎯ When the control bits are set to the data read (H'3, H'7) although the slave transmit buffer*
is empty
⎯ When another unit which locked the slave unit requests H'3, H'6, H'7, H'A, H'B, H'E, or
H'F in the control bits although the slave unit has been locked
⎯ When the control bits are the locked address read (H'4, H'5) although the unit is not locked
⎯ When a timing error occurs
⎯ When the control bits are undefined
Note: See section 17.1.3 (1), Slave Status Read (Control Bits: H'0, H'6).
(c) Acknowledge Bit at the End of the Message Length Field
The acknowledge bit at the end of the message length field becomes NAK in the following
cases and transfer is stopped.
⎯ When the parity of the message length bits is incorrect
⎯ When a timing error occurs
(d) Acknowledge Bit at the End of the Data Field
The acknowledge bit at the end of the data field becomes NAK in the following cases and
transfer is stopped.
⎯ When the parity of the data bits is incorrect*
⎯ When a timing error occurs after the previous transfer of the acknowledge bit
⎯ When the receive buffer becomes full and cannot accept further data
Note: In this case, data field is transferred repeatedly until the number of data reaches the
maximum number of transfer bytes if the number of data does not exceed the maximum
number of transfer bytes in one frame.
Rev. 6.00 Sep. 24, 2009 Page 550 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.1.3
Transfer Data (Data Field Contents)
The data filed contents are specified by the control bits.
Table 17.4 Control Bit Contents
Setting
Value
Bit 3*1
Bit 2
Bit 1
Bit 0
Function*2
H'0
0
0
0
0
Reads slave status (SSR)
H'1
0
0
0
1
Undefined. Setting prohibited.
H'2
0
0
1
0
Undefined. Setting prohibited.
H'3
0
0
1
1
Reads data and locks
H'4
0
1
0
0
Reads locked address (lower 8 bits)
H'5
0
1
0
1
Reads locked address (upper 4 bits)
H'6
0
1
1
0
Reads slave status (SSR) and unlocks
H'7
0
1
1
1
Reads data
H'8
1
0
0
0
Undefined. Setting prohibited.
H'9
1
0
0
1
Undefined. Setting prohibited.
H'A
1
0
1
0
Writes command and locks
H'B
1
0
1
1
Writes data and locks
H'C
1
1
0
0
Undefined. Setting prohibited.
H'D
1
1
0
1
Undefined. Setting prohibited.
H'E
1
1
1
0
Writes command
H'F
1
1
1
1
Writes data
Notes: 1. According to the value of bit 3 (MSB), the transfer directions of the message length bits
in the following message length field and data in the data field vary.
When bit 3 is 1: Data is transferred from the master unit to the slave unit.
When bit 3 is 0: Data is transferred from the slave unit to the master unit.
2. H'3, H'6, H'A, and H'B are control bits to specify lock setting and cancellation.
When the undefined values of H'1, H'2, H'8, H'9, H'C, and H'D are transmitted, the
acknowledge bit is not returned.
When the control bits received from another unit which locked are not included in table 17.5, the
slave unit which has been locked by the master unit rejects acceptance of the control bits and does
not return the acknowledge bit.
Rev. 6.00 Sep. 24, 2009 Page 551 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Table 17.5 Control Field for Locked Slave Unit
Setting
Value
Bit 3
Bit 2
Bit 1
Bit 0
Function
H'0
0
0
0
0
Reads slave status
H'4
0
1
0
0
Reads locked address (upper 8 bits)
H'5
0
1
0
1
Reads locked address (lower 4 bits)
(1)
Slave Status Read (Control Bits: H'0, H'6)
The master unit can decide the reason the slave unit does not return the acknowledgement (ACK)
by reading the slave status (H'0, H'6). The slave status indicates the result of the last
communications that the slave unit performs. All slave units can provide slave status information.
Figure 17.3 shows bit configuration of the slave status.
Rev. 6.00 Sep. 24, 2009 Page 552 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
MSB
LSB
Bit 7
Bit 6
Bit 5
Bit 4
Bit
Value Description
Bit 7,
00
Mode 0
bit 6
01
Mode 1
10
Mode 2
Bit 3
Bit 2
Bit 1
Indicates the highest mode
supported by a unit. *1
11
For future use
Bit 5
0
Fixed 0
Bit 4*2
0
Slave transmission halted
1
Slave transmission enabled
Bit 3
0
Fixed 0
Bit 2
0
Unit is unlocked
1
Unit is locked
0
Slave receive buffer is empty
1
Slave receive buffer is not empty
0
Slave transmit buffer is empty
1
Slave transmit buffer is not empty
Bit 1*3
Bit
0*4
Bit 0
Notes: 1. Since this LSI can support up to mode 2, bits 6 and 7 are fixed to 10.
2. The value of bit 4 can be selected by the STE bit in the IEBus master unit address register 1 (IEAR1).
3. The slave receive buffer is a buffer which is accessed during data write
(control bits: H'8, H'A, H'B, H'E, H'F).
In this LSI, the slave receive buffer corresponds to the IEBus receive buffer register (IERBR);
and bit 2 is the value of the RxRDY flag in the IEBus receive status register (IERSR).
4. The slave transmit buffer is a buffer which is accessed during data read
(control bits: H'3, H'7).
In this LSI, the slave transmit buffer corresponds to the IEBus transmit buffer register (IETBR)
when SRQ = 1 in the IEBus general flag register (IEFLG); and bit 1 is a value which reverses the
TxRDY flag in the IEBus transmit/runaway status register (IETSR).
Figure 17.3 Bit Configuration of Slave Status (SSR)
(2)
Data Command Transfer (Control Bits: Read (H'3, H'7), Write (H'A, H'B, H'E, H'F))
In the case of data read (H'3, H'7), data in the data buffer of the slave unit is read in the master
unit. In the case of data write (H'B or H'F) or command write (H'A or H'E), data received in the
slave unit is processed in accordance with the operation specification of the slave unit.
Notes: 1. The user can select data and commands freely in accordance with the system.
2. H'3, H'A, or H'B may lock depending on the communications condition and status.
(3)
Locked Address Read (Control Bits: H′4, H′5)
In the case of the locked address read (H'4 or H'5), the address (12 bits) of the master unit which
issues lock instruction is configured in bytes shown in figure 17.4.
Rev. 6.00 Sep. 24, 2009 Page 553 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
MSB
Control bits: H'4
Control bits: H'5
LSB
Lower 8 bits
Undefined
Upper 4 bits
Figure 17.4 Locked Address Configuration
(4)
Locking/Unlocking (Control Bits: Setting (H'3, H'A, HB), Cancellation: (H'6))
The lock function is used for message transfer over multiple communications frames. Locked unit
receives data only from the unit which has locked.
Locking and unlocking are described below.
• Locking
When the acknowledge bit of 0 in the message length field is transmitted/received with the
control bits indicating the lock operation, and then the communications frame is completed
before completion of data transmission/reception for the number of bytes specified by the
message length bits, the slave unit is locked by the master unit. In this case, the bit (bit 2)
relevant to lock in the byte data indicating the slave status is set to 1.
Lock is set only when the number of data exceeds the maximum number of transfer bytes in
one frame. Lock is not set by other error termination.
• Unlocking
When the control bits indicate the lock (H'3, H'A, or H'B) or unlock (H'6) operation and the
byte data for the number of bytes specified by the message length bits are transmitted/received
in a single communications frame, the slave unit is unlocked by the master unit. In this case, a
bit (bit 2) relevant to lock in the byte indicating the slave status is cleared to 0.
Note that locking and unlocking are not performed in broadcast communications.
Note: * There are three methods to unlock by a locked unit itself.
•
Perform hardware reset
•
Enter module stop mode
•
Issue unlock command by the IEBus command register (IECMR)
Rev. 6.00 Sep. 24, 2009 Page 554 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Note that the LCK flag in IEFLG can be used to check whether the unit is
locked/unlocked.
17.1.4
Bit Format
Figure 17.5 shows the bit format (conceptual diagram) configuring the IEBus communications
frame.
Logic 1
Logic 0
Preparation Synchronous
period
period
Data
period
Halt
period
Active low: Logic 1 = low level and logic 0 = high level
Active high: Logic 1 = high level and logic 0 = low level
Figure 17.5 IEBus Bit Format (Conceptual Diagram)
Each period of bit format for use of active high signals is described below.
•
•
•
•
Preparation period: first logic 1 period (high level)
Synchronous period: subsequent logic 0 period (low level)
Data period: period indicating bit value (logic 1: high level, logic 0: low level)
Halt period: last logic 1 cycle (high level)
For use of active low signals, levels are reversed from the active high signals.
The synchronous and data periods have approximately the same length.
The IEBus is synchronized bit by bit. The specifications for the time of all bits and the periods
allocated to the bits differ depending on the type of transfer bits and the unit (master or slave unit).
Rev. 6.00 Sep. 24, 2009 Page 555 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.2
Input/Output Pins
Table 17.6 shows the IEB pin configuration.
Table 17.6 Pin Configuration
Name
Abbreviation I/O
Function
IEBus transmit data pin
Tx
O
Transmit data output pin
IEBus receive data pin
Rx
I
Receive data input pin
17.3
Register Descriptions
The IEB has the following registers. For the module stop control register, see section 22.1.2,
Module Stop Control Registers A to C (MSTPCRA to MSTPCRC).
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
IEBus control register (IECTR)
IEBUS command register (IECMR)
IEBus master control register (IEMCR)
IEBus master unit address register 1 (IEAR1)
IEBus master unit address register 2 (IEAR2)
IEBus slave address setting register 1 (IESA1)
IEBus slave address setting register 2 (IESA2)
IEBus transmit message length register (IETBFL)
IEBus transmit buffer register (IETBR)
IEBus reception master address register 1 (IEMA1)
IEBus reception master address register 2 (IEMA2)
IEBus receive control field register (IERCTL)
IEBus receive message length register (IERBFL)
IEBus receive buffer register (IERBR)
IEBus lock address register 1 (IELA1)
IEBus lock address register 2 (IELA2)
IEBus general flag register (IEFLG)
IEBus transmit/runaway status register (IETSR)
IEBus transmit/runaway interrupt enable register (IEIET)
IEBus transmit error flag register (IETEF)
IEBus receive status register (IERSR)
Rev. 6.00 Sep. 24, 2009 Page 556 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
• IEBus receive interrupt enable register (IEIER)
• IEBus receive error flag register (IEREF)
17.3.1
IEBus Control Register (IECTR)
IECTR controls IEB operation (switches IEBus pin/port functions, selects input/output level, and
enables receive operation).
Bit
Bit Name
Initial
Value
R/W
Description
7
IEE
0
R/W
IEB Pin Switch
Switches IEB pin and port functions.
0: The PG3/Rx/CS1 and PG2/Tx/CS2 pins function as the
PG3/CS1 and PG2/CS2 pins.
1: The PG3/Rx/CS1 and PG2/Tx/CS2 pins function as the
Tx and Rx pins.
6
IOL
0
R/W
Input/Output Level
Selects input/output pin level (polarity) for the Rx and Tx
pins.
0: Pin input/output is set to active low. (Logic 1 is low level
and logic 0 is high level.)
1: Pin input/output is set to active high. (Logic 1 is high
level and logic 0 is low level.)
Rev. 6.00 Sep. 24, 2009 Page 557 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
5
DEE
0
R/W
Broadcast Receive Error Interrupt Enable
Since the acknowledgement is not returned between the
master and slave units in broadcast reception, the master
unit cannot decide whether the slave unit is in the receive
enabled state. If this bit is set to 1, a reception error
interrupt occurs (note that there is not the corresponding bit
in the IEBus receive error flag register to this error) when
the receive buffer is not in the receive enabled state during
receiving the control field in broadcast reception (when the
RE bit is not set to 1 or the RxRDY flag is set.). At this
time, the master address is stored in IEMA1 and IEMA2.
The receive data is not stored in IERCTL.
While this bit is 0, a reception error interrupt does not occur
when the receive buffer is not in the receive enabled state,
and the reception stops and enters the wait state. The
master address is not saved.
0: A broadcast receive error is not generated up to the
control field.
1: A broadcast receive error is generated up to the control
field.
4
CKS1
0
R/W
Input Clock Select
Selects clock used by the IEB. See table 17.7.
3
RE
0
R/W
Receive Enable
Enables/disables IEB reception. This bit must be set at the
initial setting before frame reception. Changing this bit
before receiving the control field is valid, however,
changing this bit after receiving the control field is invalid
and the value before the change is validated.
0: Reception is disabled.
1: Reception is enabled.
Rev. 6.00 Sep. 24, 2009 Page 558 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
2
LUEE
0
R/W
Last Byte Underrun Enable
Sets whether to generate an underrun error when the last
data field byte is transferred in data transmission.
If the IEB reads from IETBR when the TxRDY flag is set
(the transmit buffer register (IETBR) is empty), an underrun
error occurs. In transmission using the DTC, an underrun
error occurs at the last byte transmission if the CPU did not
clear the TxRDY flag, because the DTC does not clear the
TxRDY flag. When the DTC is used, set this bit to 0 to
mask an underrun error generated at the last byte
transmission. When the DTC is not used, set this bit to 1 to
generate an underrun error at the last byte transmission.
0: An underrun error does not occur at the last byte
transmission (when using the DTC)
1: An underrun error does not occur at the last byte
transmission (when not using the DTC)
1
CKS0
0
R/W
Input Clock Select
Selects clock used by the IEB. See table 17.7.
0
⎯
0
⎯
Reserved
This bit is always read as 0 and cannot be modified.
Table 17.7 List of System Clock Division Ratio
Bit 4
Bit 1
CKS1
CKS0
Function
0
0
1/4 system clock is used (φ = 24MHz, 25.16 MHz)
0
1
1/3 system clock is used (φ = 18MHz, 18.87 MHz)
1
0
1/2 system clock is used (φ = 12MHz, 12.58 MHz)
1
1
Setting prohibited
Rev. 6.00 Sep. 24, 2009 Page 559 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.2
IEBus Command Register (IECMR)
IECMR issues commands to control IEB communications. Since this register is a write-only
register, bit-manipulation instructions should not be used when writing. See section 2.9.4, Access
Method for Registers with Write-only Bits.
Bit
Bit Name
7 to 3 ⎯
Initial
Value
R/W
Description
All 0
⎯
Reserved
The read value is undefined. In order to avoid
malfunction, do not use bit manipulation instructions.
These bits cannot be modified.
2
CMD2
0
W
Command Bits
1
CMD1
0
W
0
CMD0
0
W
These bits issue a command to control IEB
communications. When the CMX flag in IEFLG is set after
the command issuance, the command is indicated to be in
execution. When the CMX flag becomes 0, the operation
state is entered. The read value is undefined. Do not use
a bit manipulation instruction that causes malfunction.
000: No operation. Operation is not affected.
1
001: Unlock (required from other units)*
010: Requires communications as the master
2
011: Stops master communications*
100: Undefined bits. Operation is not affected by this
command.
101: Requires data transfer from the slave.
3
110: Stops data transfer from the slave* .
111: Undefined bits. Operation is not affected by this
command.
Notes: 1. Do not execute this command in slave communications. Execute this command after
slave communications ends or in master communications. If this command is issued in
slave communications, this command is ignored.
2. This command is valid during master communications (MRQ = 1). In other states, this
command issuance is ignored. If this command is issued in master communications, the
communications controller immediately enters the wait state. At this time, the issued
master transmission request ends (MRQ = 0).
Rev. 6.00 Sep. 24, 2009 Page 560 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
3. This command is valid during slave communications (SRQ = 1). In other states, this
command issuance is ignored. Once this command was issued in slave transmission,
the SRQ flag is 0 before slave transmission. Therefore, a transmit request from the
master is not responded. If a transmit request is issued during slave transmission, the
transmission stops and the wait state is entered (SRQ = 0).
17.3.3
IEBus Master Control Register (IEMCR)
IEMCR sets communications conditions for master communications (selection of broadcast or
normal communications, retransmission counts at arbitration loss, and control bits value). It is not
necessary to set this register for slave communications.
Bit
Bit Name
Initial
Value
R/W
Description
7
SS
1
R/W
Broadcast/Normal Communications Select
Selects broadcast or normal communications for master
communications.
0: Broadcast communications
1: Normal communications
6
RN2
0
R/W
Retransmission Counts
5
RN1
0
R/W
4
RN0
0
R/W
Set the number of times retransmission is performed when
arbitration is lost in master communications. If arbitration is
lost for a specified number of times, the AL flag in IETEF
and the TxE bit in IETSR is set and transmission ends with
a transmit error. If arbitration is won during retransmission,
the retransmission count is automatically restored to the
initial setting after master address transfer.
000: 0
001: 1
010: 2
011: 3
100: 4
101: 5
110: 6
111: 7
Rev. 6.00 Sep. 24, 2009 Page 561 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
1
Initial
Value
R/W
Description
3
CTL3*
0
R/W
Control bits
2
CTL2
0
R/W
1
CTL1
0
R/W
Set the control bits in the control field for master
transmission.
0
CTL0
0
R/W
0000: Reads slave status
0001: Undefined. Setting prohibited.
0010: Undefined. Setting prohibited.
0011: Reads data and locks*
2
0100: Reads locked address (lower 8 bits)
0101: Reads locked address (upper 4 bits)
2
0110: Reads slave status and unlocks*
0111: Reads data
1000: Undefined. Setting prohibited.
1001: Undefined. Setting prohibited.
1010: Writes command and locks*
1011: Writes data and locks*
2
2
1100: Undefined. Setting prohibited.
1101: Undefined. Setting prohibited.
1110: Writes command
1111: Writes data
Notes: 1. CTL3 decides the data transfer direction of the message length bits in the message
length field and data bits in the data field:
CTL3 = 1: Transfer is performed from master unit to slave unit
CTL3 = 0: Transfer is performed from slave unit to master unit
2. Control bits to lock and unlock
Rev. 6.00 Sep. 24, 2009 Page 562 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.4
IEBus Master Unit Address Register 1 (IEAR1)
IEAR1 sets the lower 4 bits of the master unit address and communications mode. In master
communications, the master unit address becomes the master address field value. In slave
communications, the master unit address is compared with the received slave address field.
Bit
Bit Name
Initial
Value
R/W
Description
7
IAR3
0
R/W
Lower 4 Bits of IEBus Master Unit Address
6
IAR2
0
R/W
Set the lower 4 bits of the master unit address.
5
IAR1
0
R/W
4
IAR0
0
R/W
3
IMD1
0
R/W
IEBus Communications Mode
2
IMD0
0
R/W
Set IEBus communications mode.
00: Communications mode 0
01: Communications mode 1
10: Communications mode 2
11: Setting prohibited
1
⎯
0
⎯
Reserved
0
STE
0
R/W
Slave Transmission Setting
This bit is always read as 0 and cannot be modified.
Sets bit 4 in the slave status register. Transmitting the
slave status register informs the master unit that the slave
transmission enabled state is entered by setting this bit to
1. Note that this bit only sets the slave status register value
and does not affect slave transmission directly.
0: Bit 4 in the slave status register is 0 (slave transmission
stop state)
1: Bit 4 in the slave status register is 1 (slave transmission
enabled state)
Rev. 6.00 Sep. 24, 2009 Page 563 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.5
IEBus Master Unit Address Register 2 (IEAR2)
IEAR2 sets the upper 8 bits of the master unit address. In master communications, this register
becomes the master address field value. In slave communications, this register is compared with
the received slave address field.
Bit
Bit Name
Initial Value
R/W
Description
7
IAR11
0
R/W
Upper 8 Bits of IEBus Master Unit Address
6
IAR10
0
R/W
Set the upper 8 bits of the master unit address.
5
IAR9
0
R/W
4
IAR8
0
R/W
3
IAR7
0
R/W
2
IAR6
0
R/W
1
IAR5
0
R/W
0
IAR4
0
R/W
17.3.6
IEBus Slave Address Setting Register 1 (IESA1)
IESA1 sets the lower 4 bits of the communications destination slave unit address. For slave
communications, it is not necessary to set this register.
Bit
Bit Name
Initial Value
R/W
Description
7
ISA3
0
R/W
Lower 4 Bits of IEBus Slave Address
6
ISA2
0
R/W
5
ISA1
0
R/W
These bits set the lower 4 bits of the
communications destination slave unit address
4
ISA0
0
R/W
All 0
⎯
3 to 0 ⎯
Reserved
These bits are always read as 0 and cannot be
modified.
Rev. 6.00 Sep. 24, 2009 Page 564 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.7
IEBus Slave Address Setting Register 2 (IESA2)
IESA2 sets the upper 8 bits of the communications destination slave unit address. For slave
communications, it is not necessary to set this register.
Bit
Bit Name
Initial Value
R/W
Description
7
ISA11
0
R/W
Upper 8 Bits of IEBus Slave Address
6
ISA10
0
R/W
5
ISA9
0
R/W
Set upper 8 bits of the communications destination
slave unit address
4
ISA8
0
R/W
3
ISA7
0
R/W
2
ISA6
0
R/W
1
ISA5
0
R/W
0
ISA4
0
R/W
17.3.8
IEBus Transmit Message Length Register (IETBFL)
IETBFL sets the message length for master or slave transmission.
Bit
Bit Name
Initial Value
R/W
Description
7
TBFL7
0
R/W
Transmit Message Length
6
TBFL6
0
R/W
5
TBFL5
0
R/W
Set the message length for master or slave
transmission.
4
TBFL4
0
R/W
3
TBFL3
0
R/W
2
TBFL2
0
R/W
1
TBFL1
0
R/W
0
TBFL0
0
R/W
If a value exceeding the maximum transmit bytes
for one frame is set in IETBFL, communications
are performed with two or more frames in some
communications modes. In this case, in or after the
second frame, the message length value should
be the number of bytes of the remaining
communications data, however, the initial IETBFL
setting remains unchanged. Therefore, for the
second frame or after, re-set the number of bytes
of the remaining communications data.
Rev. 6.00 Sep. 24, 2009 Page 565 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.9
IEBus Transmit Buffer Register (IETBR)
IETBR is a 1-byte buffer to which data to be transmitted in master or slave transmission is written.
IETBR is empty when the TxRDY flag in IETSR is 1. Check the TxRDY flag before setting
transmit data in IETBR.
Data written in IETBR is transmitted in the data field in master or slave transmission. Figure 17.6
shows the correspondence between the communications signal format and registers for IEBus data
transfer.
Bit
Bit Name
Initial Value
R/W
Description
7
TBR7
0
R/W
6
TBR6
0
R/W
Data to be transmitted is written to this 1-byte
buffer.
5
TBR5
0
R/W
4
TBR4
0
R/W
3
TBR3
0
R/W
2
TBR2
0
R/W
1
TBR1
0
R/W
0
TBR0
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 566 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
[In master transmission]
Communications frame Master address Slave address
Control bits
Message length
bits
Data bits
Register
IESA1, IESA2
CTL3 to CTL0
in IEMCR
IETBFL
IETBR
Communications frame Master address Slave address
Control bits
Message length
bits
Data bits
(*3)
IETBFL
IETBR
IEAR1, IEAR2
[In slave transmission]
(*2)
Register
(*1)
IEAR1, IEAR2
Notes: 1. In slave transmission, the received master address is not saved. If the unit is locked,
address comparison performed.
2. The received slave address is compared with IEAR1 and IEAR2, and if these addresses
match, operation continues.
3. In slave transmission, the received control bits are not saved. The received control bits
are decoded to decide the subsequent operation.
Figure 17.6 Transmission Signal Format and Registers in Data Transfer
17.3.10 IEBus Reception Master Address Register 1 (IEMA1)
IEMA1 indicates the lower four bits of the communications destination master unit address in
slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the
contents are changed at the timing of setting the RxS flag in IERSR.
If a broadcast receive error interrupt is selected by the DEE bit in IECTR and the receive buffer is
not in the receive enabled state on control field reception, a receive error interrupt is generated and
the lower 4 bits of the master address are stored in IEMA1. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
IMA3
0
R
Lower 4 Bits of IEBus Reception Master Address
6
IMA2
0
R
5
IMA1
0
R
4
IMA0
0
R
Indicates the lower 4 bits of the communications
destination master unit address in slave/broadcast
reception.
All 0
R
3 to 0 ⎯
Reserved
These bits are always read as 0.
Rev. 6.00 Sep. 24, 2009 Page 567 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.11 IEBus Reception Master Address Register 2 (IEMA2)
IEMA2 indicates the upper 8 bits of the communications destination master unit address in
slave/broadcast reception. This register is enabled when slave/broadcast reception starts, and the
contents are changed at the timing of setting the RxS flag in IERSR.
If a broadcast receive error interrupt is selected with the DEE bit in IECTR and the receive buffer
is not in the receive enabled state at control field reception, a receive error interrupt is generated
and the upper 8 bits of the master address are stored in IEMA2. This register cannot be modified
by a write.
Bit
Bit Name
Initial Value
R/W
Description
7
IMA11
0
R
Upper 8 Bits of IEBus Reception Master Address
6
IMA10
0
R
5
IMA9
0
R
4
IMA8
0
R
Indicates the upper 8 bits of the communications
destination master unit address in slave/broadcast
reception.
3
IMA7
0
R
2
IMA6
0
R
1
IMA5
0
R
0
IMA4
0
R
17.3.12 IEBus Receive Control Field Register (IERCTL)
IERCTL indicates the control field value in slave/broadcast reception. This register is enabled
when slave/broadcast receive starts, and the contents are changed at the timing of setting the RxS
flag in IERSR.
This register cannot be modified.
Bit
Bit Name
7 to 4 ⎯
Initial Value
R/W
Description
All 0
R
Reserved
These bits are always read as 0.
3
RCTL3
0
R
IEBus Receive Control Field
2
RCTL2
0
R
1
RCTL1
0
R
Indicates the control field value in slave/broadcast
reception.
0
RCTL0
0
R
Rev. 6.00 Sep. 24, 2009 Page 568 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.13 IEBus Receive Message Length Register (IERBFL)
IERBFL indicates the message length field in slave/broadcast reception. This register is enabled
when slave/broadcast receive starts, and the contents are changed at the timing of setting the RxS
flag in IERSR.
This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
RBFL7
0
R
IEBus Receive Message Length
6
RBFL6
0
R
5
RBFL5
0
R
Indicates the contents of message length field in
slave/broadcast reception.
4
RBFL4
0
R
3
RBFL3
0
R
2
RBFL2
0
R
1
RBFL1
0
R
0
RBFL0
0
R
Rev. 6.00 Sep. 24, 2009 Page 569 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.14 IEBus Receive Buffer Register (IERBR)
IERBR is a 1-byte read-only buffer that stores data received in master or slave reception. This
register can be read when the RxRDY flag in IERSR is set to 1. This register indicates the data
field value both in master and slave receptions. This register cannot be modified.
Figure 17.7 shows the relationship between transmission signal format and registers in IEBus data
reception.
Bit
Bit Name
Initial Value
R/W
Description
7
RBR7
0
R
6
RBR6
0
R
One-byte read-only buffer that stores data
received in master or slave reception
5
RBR5
0
R
4
RBR4
0
R
3
RBR3
0
R
2
RBR2
0
R
1
RBR1
0
R
0
RBR0
0
R
[In slave reception]
Communications frame Master address Slave address
Control bits
Message length
bits
Data bits
(*)
Register
IEMA1, IEMA2 IEAR1, IEAR2
IERCTL
IERBFL
IERBR
Note: * Received slave address is compared with IEAR1 and IEAR2. If they match,
the following operations are performed.
[In master reception]
Communications frame Master address Slave address
Register settings
IEAR1, IEAR2
IESA1, IESA2
Control bits
CTL3 to CTL0
in IEMCR
Message length
bits
IERBFL
Data bits
IERBR
Figure 17.7 Relationship between Transmission Signal Format and Registers
in IEBus Data Reception
Rev. 6.00 Sep. 24, 2009 Page 570 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.15 IEBus Lock Address Register 1 (IELA1)
IELA1 specifies the lower 8 bits of a locked address when a unit is locked. Data in this register is
valid when the LCK flag in IEFLG is set to 1. This register cannot be modified.
Bit
Bit Name
Initial Value
R/W
Description
7
ILA7
0
R
Lower 8 Bits of IEBus Lock Address
6
ILA6
0
R
5
ILA5
0
R
Stores the lower 8 bits of the master unit address
when a unit is locked.
4
ILA4
0
R
3
ILA3
0
R
2
ILA2
0
R
1
ILA1
0
R
0
ILA0
0
R
17.3.16 IEBus Lock Address Register 2 (IELA2)
IELA2 is an 8-bit read-only register that specifies the upper 4 bits of a locked address when a unit
is locked. Data in this register is valid when the LCK flag in IEFLG is set to 1. This register
cannot be modified.
Bit
Bit Name
7 to 4 ⎯
Initial Value
R/W
All 0
R
Description
Reserved
These bits are always read as 0.
3
ILA11
0
R
Upper 4 Bits of IEBus Locked Address
2
ILA10
0
R
1
ILA9
0
R
Stores the upper 4 bits of the master unit address
when a unit is locked.
0
ILA8
0
R
Rev. 6.00 Sep. 24, 2009 Page 571 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.17 IEBus General Flag Register (IEFLG)
IEFLG indicates the IEB command execution status, lock status and slave address match, and
broadcast reception detection. This register cannot be modified.
Bit
Bit Name
Initial
Value
R/W
Description
7
CMX
0
R
Command Execution Status
Indicates the command execution status.
1: A command is being executed
[Setting condition]
•
When a master communications request or slave
transmit request command is issued while the MRQ,
SRQ, or SRE flag is set to 1
0: A command execution is completed
[Clearing condition]
•
6
MRQ
0
R
When a command execution has been completed
Master Communications Request
Indicates whether or not the unit is in communications
request state as a master unit.
1: The unit is in communications request state as a master
unit
[Setting condition]
•
When the CMX flag is cleared to 0 after the master
communications request command is issued
0: The unit is not in communications request status as a
master unit
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 572 of 928
REJ09B0099-0600
When the master communications have been
completed
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
5
SRQ
0
R
Slave Transmission Request
Indicates whether or not the unit is in transmit request
status as a slave unit.
1: The unit is in transmit request status as a slave unit
[Setting condition]
•
When the CMX flag is cleared to 0 after the slave
transmit request command is issued.
0: The unit is not in transmit request status as a slave unit
[Clearing condition]
•
4
SRE
0
R
When a slave transmission has been completed.
Slave Receive Status
Indicates the execution status in slave/broadcast reception.
1: Slave/broadcast reception is being executed
[Setting condition]
•
When the slave/broadcast reception is started while the
RE bit in IECTR is set to 1.
0: Slave/broadcast reception is not being executed
[Clearing condition]
•
When the slave/broadcast reception has been
completed.
Rev. 6.00 Sep. 24, 2009 Page 573 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
3
LCK
0
R
Lock Status Indication
Set to 1 when a unit is locked by a lock request from the
master unit. IELA1 and IELA2 values are valid only when
this flag is set to 1.
1: A unit is locked
[Setting condition]
•
When data for the number of bytes specified by the
message length is not received after the control bits
that make the unit locked are received from the master
unit. (The LCK flag is set to 1 only when the message
length exceeds the maximum number of transfer bytes
in one frame. This flag is not set by completion of other
errors.)
0: A unit is unlocked
[Clearing condition]
•
2
⎯
0
R
When an unlock condition is satisfied or when an
unlock command is issued.
Reserved
This bit is always read as 0.
1
RSS
0
R
Receive Broadcast Bit Status
Indicates the received broadcast bit value. This flag is valid
when the slave/broadcast reception is started. (This flag is
changed at the timing of setting the RxS flag in IERSR.)
The previous value remains unchanged until the next
slave/broadcast reception is started.
Rev. 6.00 Sep. 24, 2009 Page 574 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
0
GG
0
R
General Broadcast Reception Acknowledgement
Set to 1 when the slave address is acknowledged as
H'FFF in broadcast reception. As well as the receive
broadcast bit, this flag is valid when the slave/broadcast
reception is started. (This flag is changed at the timing of
setting the RxS flag in IERSR.)
The previous value remains unchanged until the next
slave/broadcast reception is started. This flag is cleared to
0 in slave normal reception.
[Setting condition]
•
When H'FFF is acknowledged in the slave field in
broadcast reception
[Clearing conditions]
•
A unit is in slave reception
•
When H'FFF is not acknowledged in slave field in
broadcast reception
Rev. 6.00 Sep. 24, 2009 Page 575 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.18 IEBus Transmit/Runaway Status Register (IETSR)
IETSR detects transmit data ready, transmit start, transmit normal completion, transmit
completion with an error, or runaway states. Each status flags in IETSR corresponds to a bit in the
IEBus transmit/runaway interrupt enable register (IEIET) that enables or disables each interrupt.
Bit
Bit Name
Initial
Value
R/W
Description
7
TxRDY
1
R/W
Transmit Data Ready
Indicates that the next data can be written to IETBR since
IETBR is empty. This flag is automatically cleared by
DTC* data transfer. When data is transmitted by the CPU,
this flag must be cleared by software. This flag is cleared
by writing 0 after reading a 1 from this flag.
[Setting conditions]
•
Immediately after reset
•
When data can be written to IETBR (when IEB has
loaded data from IETBR to the transmit shift register.)
[Clearing conditions]
•
When writing 0 after reading TxRDY = 1
•
When data is written to TBR by the DTC by a TxRDY
request.
Note: This flag is not cleared on the end byte of DTC
transfer.
6 to 4 ⎯
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
3
IRA
0
R/W
IEBus Runaway State
Indicates that the on-chip microprogram for IEBus control
is in the runaway states. This flag is set to 1 when a
runaway occurs during either IEBus transmission or
reception. (This flag is not a transfer specific flag and is
also set for a reception runaway.)
[Setting condition]
•
When the on-chip microprogram is in the runaway
states
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 576 of 928
REJ09B0099-0600
When writing 0 after reading IRA = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
2
TxS
0
R/W
Transmit Start Detection
Indicates that the IEB starts transmission.
[Setting conditions]
•
Master transmission: When the arbitration is won and
when the master address field transmission is
completed
•
Slave transmission: When the control bits of H'3 (0011)
or H'7 (0111) is received from the master unit meaning
that data transfer is requested
[Clearing condition]
•
1
TxF
0
R/W
When writing 0 after reading TxS = 1
Transmit Normal Completion
Indicates that data for the number of bytes specified by the
message length bits has been transmitted with no error.
[Setting condition]
•
When data for the number of bytes specified by the
message length bits has been transmitted normally
[Clearing condition]
•
When writing 0 after reading TxF = 1
Rev. 6.00 Sep. 24, 2009 Page 577 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
0
TxE
0
R/W
Transmit Error Completion
Indicates that data for the number of bytes specified by the
message length bits is not completed and that the data
transmission is terminated. The source of this error can be
checked by the contents of IETEF. This flag is set at the
timing that an error indicated by IETEF occurs. The TxE
flag can be cleared even when the error source flag in
IETEF is set to 1 because the TxE flag is not logically
ORed with the flags in IETEF.
In master reception, an error (arbitration loss, timing error,
or NAK reception) generated after a master
communications command is issued before master
reception starts will be detected as a transmit error.
[Setting condition]
•
When the data for the number of bytes specified by the
message length bits is not completed and when the
transmission is terminated
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 578 of 928
REJ09B0099-0600
When writing 0 after reading TxE = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.19 IEBus Transmit/Runaway Interrupt Enable Register (IEIET)
IEIET enables/disables IETSR transmit ready, transmit start, transmit normal completion, transmit
completion with an error, and runaway interrupts.
Bit
Bit Name
Initial
Value
R/W
Description
7
TxRDYE
0
R/W
Transmit Data Ready Interrupt Enable
Enables/disables a transmit data ready interrupt.
0: Disables a transmit data ready (TxRDY) interrupt
1: Enables a transmit data ready (TxRDY) interrupt
6 to 4 ⎯
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
3
IRAE
0
R/W
IEBus Runaway State Interrupt Enable
Enables/disables an IEBus runaway state interrupt.
0: Disables an IEBus runaway state interrupt (IRA)
1: Enables an IEBus runaway state interrupt (IRA)
2
TxSE
0
R/W
Transmit Start Interrupt Enable
Enables/disables a transmit start (TxS) interrupt.
0: Disables a transmit start (TxS) interrupt
1: Enables a transmit start (TxS) interrupt
1
TxFE
0
R/W
Transmit Normal Completion Interrupt Enable
Enables/disables a transmit normal completion (TxF)
interrupt.
0: Disables a transmit normal completion (TxF) interrupt
1: Enables a transmit normal completion (TxF) interrupt
0
TxEE
0
R/W
Transmit Error Termination Interrupt Enable
Enables/disables a transmit error termination (TxE)
interrupt.
0: Disables a transmit error termination (TxE) interrupt
1: Enables a transmit error termination (TxE) interrupt
Rev. 6.00 Sep. 24, 2009 Page 579 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.20 IEBus Transmit Error Flag Register (IETEF)
IETEF checks the source of a TxE interrupt indicated in IETSR. This register detects an overflow
of a maximum number of bytes in one frame, arbitration loss, underrun error, timing error, and
NAK reception.
Bit
Bit Name
7 to 5 ⎯
Initial
Value
R/W
Description
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
4
AL
0
R/W
Arbitration Loss
The IEB retransmits from the start bit for the number of
times specified by bits RN2 to Rn0 in IEMCR if the
arbitration has been lost in master communications. If the
arbitration has been lost for the specified number of times,
the AL and TxE flags are set to enter the wait state. If the
arbitration has been won within retransmit for the
specified number of times, this flag is not set to 1. This
flag is set only when the arbitration has been lost and the
wait state is entered.
[Setting condition]
•
When the arbitration has been lost during data
transmission and the transmission has been
terminated
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 580 of 928
REJ09B0099-0600
When writing 0 after reading AL = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
3
UE
0
R/W
Underrun Error
Indicates that an underrun error has occurred during data
transmission. The IEB detects an underrun error
occurrence when the IEB fetches data from IETBR while
the TxRDY flag is set to 1, and the IEB sets the TxE flag
and enters the wait state. Accordingly, when the TxRDY
flag is not cleared even if data is written to IETBR, an
underrun error occurs and data transmission is
terminated. Note that the TxRDY flag must be cleared in
data transmission by the CPU.
[Setting condition]
•
When the IEB loads data from IETBR to the transmit
shift register while the TxRDY flag is set to 1
[Clearing condition]
•
2
TTME
0
R/W
When writing 0 after reading UE = 1
Timing Error
Set to 1 if data is not transmitted at the timing specified by
the IEBus protocol during data transmission. The IEB sets
the TxE flag and enters the wait state.
[Setting condition]
•
When a timing error occurs during data transmission
[Clearing condition]
•
When writing 0 after reading TTME = 1
Rev. 6.00 Sep. 24, 2009 Page 581 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
1
RO
0
R/W
Overflow of Maximum Number of Transmit Bytes in One
Frame
Indicates that the maximum number of bytes defined by
communications mode have been transmitted because a
NAK has been received from the receive unit and retransmit
has been performed, or that transmission has not been
completed because the message length value exceeds the
maximum number of transmit bytes in one frame. The IEB
sets the TxE flag and enters the wait state.
[Setting condition]
•
When the transmit has not been completed although the
maximum number of bytes defined by communications
mode have been transmitted
[Clearing condition]
•
0
ACK
0
R/W
When writing 0 after reading RO = 1
Acknowledge bit Status
Indicates the data received in the acknowledge bit of the
data field.
•
Acknowledge bit other than in the data field
The IEB terminates the transmission and enters the wait
state if a NAK is received. In this case, this bit and the
TxE flag are set to 1.
•
Acknowledge bit in the data field
The IEB retransmits data up to the maximum number of
bytes defined by communications mode until an ACK is
received from the receive unit if a NAK is received from
the receive unit during data field transmission. In this
case, when an ACK is received from the receive unit
during retransmission, this flag is not set and
transmission will be continued. When transmission is
terminated without receiving an ACK, this flag is set to 1.
Note: This flag is invalid in broadcast communications.
[Setting condition]
•
When the acknowledge bit of 1 (NAK) is detected
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 582 of 928
REJ09B0099-0600
When writing 0 after reading ACK = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.21 IEBus Receive Status Register (IERSR)
IERSR detects receive data ready, receive start, transmit/receive normal completion, or receive
completion with an error. Each status flag in IERSR corresponds to a bit in the IEIER that
enables/disables each interrupt.
Bit
Bit Name
Initial
Value
R/W
Description
7
RxRDY
1
R/W
Receive Data Ready
Indicates that the receive data is stored in IERBR and that
the receive data can be read. This flag is automatically
cleared by DTC* data transfer. When data is transmitted
by the CPU, this flag must be cleared by software.
[Setting condition]
•
When data reception has been completed normally
and receive data has been loaded to IERBR.
[Clearing conditions]
•
When writing 0 after reading RxRDY = 1
•
When IERBR data is read by the DTC by a RxRDY
request.
Note: This flag cannot be cleared on the end byte of the
DTC transfer.
6 to 3 ⎯
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
2
RxS
0
R/W
Receive Start Detection
Indicates that the IEB starts reception.
[Setting conditions]
•
Master reception: When the message length field has
been received from the slave unit correctly after the
arbitration is won and the control field transmission is
completed
•
Slave reception: When the message length field has
been received from the master unit correctly
[Clearing condition]
•
When writing 0 after reading RxS = 1
Rev. 6.00 Sep. 24, 2009 Page 583 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
1
RxF
0
R/W
Receive Normal Completion
Indicates that data for the number of bytes specified by the
message length bits has been received and with no error.
[Setting condition]
•
When data for the number of bytes specified by the
message length bits has been received normally.
[Clearing condition]
•
0
RxE
0
R/W
When writing 0 after reading RxF = 1
Receive Error Completion
Indicates that data for the number of bytes specified by the
message length bits is not completed and that the data
reception is terminated. The source of this error can be
checked by the contents of IEREF. This flag is set at the
timing that an error indicated by IEREF occurs. The RxE
flag can be cleared even when the error source flag in
IEREF is set to 1 because the RxE flag is not logically
ORed with the flags in IEREF.
[Setting condition]
•
When the data for the number of bytes specified by the
message length bits is not completed and when the
reception is terminated.
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 584 of 928
REJ09B0099-0600
When writing 0 after reading RxE = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.22 IEBus Receive Interrupt Enable Register (IEIER)
IEIER enables/disables IERSR reception ready, receive start, transmit/receive normal completion,
and receive completion with an error interrupts.
Bit
Bit Name
Initial
Value
R/W
Description
7
RxRDYE
0
R/W
Receive Data Ready Interrupt Enable
Enables/disables a receive data ready interrupt.
0: Disables a receive data ready (RxRDY) interrupt
1: Enables a receive data ready (RxRDY) interrupt
6 to 3 ⎯
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
2
RxSE
0
R/W
Receive Start Interrupt Enable
Enables/disables a receive start (RxS) interrupt.
0: Disables a receive start (RxS) interrupt
1: Enables a receive start (RxS) interrupt
1
RxFE
0
R/W
Receive Normal Completion Enable
Enables or disables a receive normal completion (RxF)
interrupt.
0: Disables a receive normal completion (RxF) interrupt
1: Enables a receive normal completion (RxF) interrupt
0
RxEE
0
R/W
Receive Error Termination Interrupt Enable
Enables or disables a receive error termination (RxE)
interrupt.
0: Disables a receive error termination (RxE) interrupt
1: Enables a receive error termination (RxE) interrupt
Rev. 6.00 Sep. 24, 2009 Page 585 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.3.23 IEBus Receive Error Flag Register (IEREF)
IEREF checks the source of an RxE interrupt indicated in IERSR. This register detects an overrun
error, timing error, overflow of a maximum number of bytes in one frame, and parity error.
These flags become valid when the receive start flag (RxS) is set to 1. If an error occurs before the
RxS flag is set to 1, the IEB terminates the communications and enters the wait state. In this case,
these flags will not be set and the RxE flag is not set.
Bit
Bit Name
7 to 4 ⎯
Initial
Value
R/W
Description
All 0
⎯
Reserved
These bits are always read as 0 and cannot be modified.
3
OVE
0
R/W
Overrun Control Flag
Used to control the overrun during data reception. The IEB
sets the OVE and RxE flags when the IEB receives the
next byte data while the receive data has not been read
(the RxRDY flag is not cleared) and when the parity bit
reception has been started. If this flag remains set until
acknowledge bit transfer, the IEB assumes that an
overrun error has occurred and returns a NAK to the
communications destination unit.
The communications destination unit retransmits data up
to the maximum number of transmit bytes. The IEB,
however, returns a NAK when this flag remains set
because the IEB assumes that the overrun error has not
been cleared.
If this flag is cleared to 0, the IEB decides that the overrun
error has been cleared, returns an ACK, and receives the
next data.
In broadcast reception, if this flag is set during
acknowledge bit transmission, the IEB immediately enters
the wait state.
[Setting condition]
•
When the next byte data is received while the RxRDY
flag is not cleared and when the parity bit of the data is
received.
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 586 of 928
REJ09B0099-0600
When writing 0 after reading OVE = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
2
RTME
0
R/W
Timing Error
Set to 1 if data is not received at the timing specified by
the IEBus protocol during data reception. The IEB sets the
RxE flag and enters the wait state.
[Setting condition]
•
When a timing error occurs during data reception
[Clearing condition]
•
1
DLE
0
R/W
When writing 0 after reading RTME = 1
Overflow of Maximum Number of Receive Bytes in One
Frame
Indicates that the maximum number of bytes defined by
communications mode have been received because a
parity error or overrun error occurred, or that the reception
has not be completed because the message length value
exceeds the maximum number of receive bytes in one
frame. The IEB sets the RxE flag and enters the wait
state.
[Setting condition]
•
When the reception has not been completed although
the maximum number of bytes defined by
communications mode have been received.
[Clearing condition]
•
When writing 0 after reading DLE = 1
Rev. 6.00 Sep. 24, 2009 Page 587 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Bit
Bit Name
Initial
Value
R/W
Description
0
PE
0
R/W
Parity Error
Indicates that a parity error has occurred during data field
reception. If a parity error occurs before data field
reception, the IEB immediately enters the wait state and
the PE flag is not set.
If a parity error occurs when the maximum number of
receive bytes in one frame has not been received, the PE
flag is not set. When a parity error occurs, the IEB returns
a NAK to the communications destination unit via the
acknowledge bit. In this case, the communications
destination unit continues retransfer up to the maximum
number of receive bytes in one frame and if the reception
has been completed normally by clearing the parity error,
the PE flag is not set. If the parity error is not cleared when
the reception is terminated before receiving data for the
number of bytes specified by the message length, the PE
flag is set.
In broadcast reception, if a parity error occurs during data
field reception, the IEB enters the wait state immediately
after setting the PE flag.
[Setting condition]
•
When the parity bit of last data of the data field is not
correct after the maximum number of receive bytes has
been received
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 588 of 928
REJ09B0099-0600
When writing 0 after reading PE = 1
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.4
Operation Descriptions
17.4.1
Master Transmit Operation
This section describes an example of master transmission using the DTC after slave reception.
(1)
IEB Initialization
(a) Setting the IEBus Control Register (IECTR)
Enable the IEBus pins, select the signal polarity, and select a clock supplied to the IEB. Clear
the LUEE bit to 0 since the transfer is performed by the DTC.
(b) Setting the IEBus Master Unit Address Registers 1 and 2 (IEAR1 and IEAR2)
Specify the master unit address and specify the communications mode in IEAR1.
(c) Setting the IEBus Slave Address Setting Registers 1 and 2 (IESA1 and IESA2)
Specify the communications destination slave unit address.
(d) Setting the IEBus Master Control register (IEMCR)
Select broadcast/normal communications, specify the number of retransfer counts at arbitration
loss, and specify the control bits.
(e) Setting the IEBus Transmit Message Length Register (IETBFL)
Specify the message length bits.
(f) Setting the IEBus Transmit/Runaway Interrupt Enable Register (IEIET)
Enable TxRDY (IETxI), TxS, TxF, and TxE (IETSI) interrupts.
The above registers can be specified in any order. (The register specification order does not affect
the IEB operation.)
(2)
DTC Initialization
1. Set the start address of the RAM which stores the register information necessary for the DTC
transfer in the vector address (H'000004D4) to be accessed when a DTC transfer request is
generated.
2. Set the following data from the start address of the RAM.
⎯ Transfer source address (SAR): Start address of the RAM which stores data to be
transmitted in the data field.
⎯ Transfer destination address (DAR): Address (H'FFF808) of the IEBus transmit buffer
register (IETBR)
⎯ Transfer count (CRA): The same value as the IETBFL contents
Rev. 6.00 Sep. 24, 2009 Page 589 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
3. Set DTCEG5 in the DTC enable register G (DTCERG) to enable the TxRDY interrupt
(IETxI).
Because the TxRDY flag is retained after a reset, the DTC transfer starts when the IETxI is
enabled and the first data for the data field is written to IETBR. The DTC negates the TxRDY
flag and the first byte of DTC transfer is completed.
(3)
Master Transmission Flow
Figure 17.8 shows the master transmission flow. Numbers in the following description correspond
to the number in figure 17.8.
1. After the IEB and DTC have been initialized, a master communications request command is
issued from IECMR. During slave reception, the command execution status flag (CMX) in
IEFLG is set and the master communications request will not be issued.
2. When the slave reception has been completed, the CMX flag is cleared, the master
communications command is executed, and the MRQ flag is set.
3. The transmit start detection flag (TxS) in IETSR is set when arbitration is won and the master
address has been transmitted. In this case, one of the transmit status interrupts (IETSI) is
requested to the CPU, and the TxS flag is cleared in the interrupt handling routine.
4. The IEB loads data to be transmitted in the data field from IETBR when the control and
message length fields have been transmitted and an ACK is received in each field. After that,
the TxRDY flag is set. A DTC transfer request is generated by IETxI and the second byte is
written to the transmit buffer.
5. Similarly, the data field load and transmission are repeated.
6. The DTC completes the data transfer for the number of specified bytes when data to be
transmitted in the last byte is written to. At this time, the DTC does not clear the TxRDY flag.
It, however, clears bit DTCEG5 in the DTC enable register G (DTCERG) so as not to generate
more DTC transfer request.
7. A TxRDY interrupt (IETxI) is issued to the CPU when the DTC transfer is completed. In this
interrupt handling routine, the TxRDY flag can be cleared. However, since a TxRDY interrupt
will be generated again after the last byte transfer, the TxRDY flag remains set. (Note that the
LUEE bit must be cleared to 0 because an underrun error occurs to terminate the transfer if the
LUEE bit in IECTR is set to 1.) Note, however, that the TxRDY interrupt must be disabled
because the TxRDY interrupt is always generated.
8. A transmit normal completion (TxF) interrupt (IETSI) occurs after the last data transfer is
completed. In this case, the CPU clears the TxF flag and completes the normal completion
interrupt and clears the MRQ flag to 0.
Note: As a transmit status interrupt (IETSI), the transmit error termination (TxE) interrupt as
well as the transfer start detection (TxS) and transmit normal completion (TxF) interrupts
Rev. 6.00 Sep. 24, 2009 Page 590 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
must be enabled. If an error termination interrupt is disabled, no interrupt is generated
even if the transmission is terminated by an error.
H: Header, MA: Master address field, SA: Slave address field,
CF: Control field, LF: Message length field, D1, D2,..., Dn-1, Dn: Data field
Slave reception
LF
Dn-1
Master transmission
Dn
H
MA
SA
CF
LF
D1
D2
Dn-1
Dn
IECMR
Master transmission request
IEFLG
(1)
(2)
CMX
(2)
MRQ
SRQ
SRE
DTC transfer
of 2nd byte
IETSR
(4)
TxRDY Cleared to 0 byt DTC transfer of 1st byte
(5)
DTC transfer
of 3rd byte
(6)
DTC transfer
of nth byte
(3)
TxS
(8)
TxF
Interrupt
(4)
IETxI (TxRDY)
(TO DTC)
(5)
(6)
(7)
IETxI (TxRDY)
(TO CPU)
(8)
(3)
IETSI
(TO CPU)
Figure 17.8 Master Transmit Operation Timing
17.4.2
Slave Receive Operation
This section describes an example of performing a slave reception using the DTC.
(1)
IEB Initialization
(a) Setting the IEBus Control Register (IECTR)
Enable the IEBus pins, select the signal polarity, and select a clock supplied to the IEB. Set the
RE bit to 1 to perform reception. The LUEE bit does not need to be specified.
(b) Setting the IEBus Master Unit Address Registers 1 and 2 (IEAR1 and IEAR2)
Rev. 6.00 Sep. 24, 2009 Page 591 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Specify the master unit address and specify the communications mode in IEAR1. Compare
with the slave address in the communications frame and receive the frame if matched.
(c) Setting the IEBus Receive Interrupt Enable Register (IEIER)
Enable RxRDY (IERxI), RxS, and RxE (IERSI) interrupts.
The above registers can be specified in any order. (The register specification order does not affect
the IEB operation.)
(2)
DTC Initialization
1. Set the start address of the RAM which stores the register information necessary for the DTC
transfer in the vector address (H'000004D2) to be accessed when a DTC transfer request is
generated.
2. Specify the following from the start address of the RAM.
⎯ Transfer source address (SAR): Address (H'FFF80D) of the IEBus receive buffer register
(IERBR).
⎯ Transfer destination address (DAR): Start address of the RAM which stores data received
from the data field.
⎯ Transfer count (CRA): Maximum number of transfer bytes in one frame in the transfer
mode.
3. Set DTCEG6 in the DTC enabler register G (DTCERG) to enable the RxRDY interrupt
(IETxI).
Because the above settings are performed before the frame reception, the length of data to be
received cannot be decided. Accordingly, the maximum number of transfer bytes in one frame is
specified as the DTC transfer count.
If the DTC is specified after reception starts, the above settings are performed in the receive start
(RxS) interrupt handling routine. In this case, the transfer count must be the same value as the
contents of the IEBus receive message length register (IERBFL).
(3)
Slave Reception Flow
Figure 17.9 shows the slave reception flow. Numbers in the following description correspond to
the number in Figure 17.9. In this example, the DTC is specified when the frame reception starts.
1. After the broadcast reception has been completed, the slave reception is performed. The
receive broadcast bit status flag (RSS) in IEFLG retains the previous frame information (set to
1) until the receive start detection flag (RxS) is set to 1. If the RSS flag changes at the timing
of header reception, the interrupt handling of the broadcast reception completion must be
Rev. 6.00 Sep. 24, 2009 Page 592 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
2.
3.
4.
5.
6.
7.
completed before the header reception. Accordingly, the RSS flag is stipulated that it changes
at the timing of starting reception.
If data is received up to the message length field, a receive start detection (RxS) interrupt
(receive status interrupt (IERSI)) will occur and the SRE flag is set to 1. In this case, the DTC
initialization described in (2) is performed. After initialization, the RxS flag is cleared to 0.
When the first data is received, the RxRDY flag is set to 1. A DTC transfer request by IERxI
occurs, and the DTC loads data from the IEBus receive buffer register (IERBR) and clears the
RxRDY flag.
Similarly, the data field reception and load are repeated.
When the last data is received, the DTC completes the data transfer for the specified number of
bytes after loading the receive data to the RAM. In this case, the DTC does not clear the
RxRDY flag. It, however, clears the DTC enable register G (DTCEG). Accordingly, hereafter,
no transfer request will be issued to the DTC.
When the DTC transfer has been completed, an RxRDY interrupt (IERxI) is issued to the
CPU. In this interrupt handling routine, the RxRDY flag is cleared.
When the last data is received, a receive normal completion (RxF) interrupt (IERSI) occurs. In
this case, the CPU clears the RxF flag in order to complete the normal completion interrupt.
The SRE flag is cleared to 0.
Notes: 1. As a receive status interrupt (IERSI), the receive error termination (RxE) interrupt as
well as the receive start detection (RxS) and receive normal completion (RxF)
interrupts must be enabled. If an error termination interrupt is disabled, no interrupt is
generated even if the reception is terminated by an error.
2. The interrupt occurs after the DTC transfer has been completed. Accordingly, the
interrupt described in item 6 actually occurs after item 7 above.
Rev. 6.00 Sep. 24, 2009 Page 593 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
H: Header, MA: Master address field, SA: Slave address field,
CF: Control field, LF: Message length field, D1, D2,..., Dn-1, Dn: Data field
Broadcast reception
Dn
Slave reception
H
MA
SA
CF
LF
D1
D2
Dn-1
Dn
IECTR
RE
IEFLG
(1)
RSS
IEFLG
CMX
MRQ
SRQ
(7)
SRE
(5)
DTC transfer DTC transfer DTC transfer DTC transfer
of 1st byte of (n-2)th byte of (n-1)th byte of nth byte
IERSR
(3)
RxRDY
(4)
(2)
RxS
(7)
RxF
Interrupt
(3)
IERxI (RxRDY)
(TO DTC)
(4)
(6)
IERxI (RxRDY)
(TO CPU)
(2)
IERSI
(TO CPU)
Figure 17.9 Slave Reception Operation Timing
Rev. 6.00 Sep. 24, 2009 Page 594 of 928
REJ09B0099-0600
(5)
(7)
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(4)
When an Error Occurs in Broadcast Reception (DEE = 1)
Figure 17.10 shows an example in which a receive error occurs because the receive preparation
cannot be completed (the RxRDY flag is not cleared) until the control field is received in
broadcast reception after the slave reception while the DEE bit is set to 1.
Note: The same as the case in which the RE bit is not set before the control field reception.
H: Header, MA: Master address field, SA: Slave address field,
CF: Control field, LF: Message length field, D1, D2,..., Dn-1, Dn: Data field
Slave reception
Dn
Broadcast reception
H
MA
SA
CF
LF
D1
D2
Dn-1
Dn
IECTR
RE, DEE
Broadcast reception is performed while the DEE bit is set to 1.
IEFLG
RSS
IEFLG
CMX
MRQ
SRQ
SRE
IERSR
The RxRDY flag has not been cleared when the control field is received.
RxRDY
RxS
RxF
RxE
Set the RxE flag and the master unit address in IEAR1 and IEAR2.
IEMA1
Lower 4 bits of the master address
IEMA2
Upper 8 bits of the master address
Figure 17.10 Error Occurrence in the Broadcast Reception (DEE = 1)
Rev. 6.00 Sep. 24, 2009 Page 595 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.4.3
Master Reception
This section shows an example of performing a master reception using the DTC after slave
reception.
(1)
IEB Initialization
(a) Setting the IEBus Control Register (IECTR)
Enable the IEBus pins, select the signal polarity, and select a clock supplied to the IEB. Set the
RE bit to 1 to perform reception. The LUEE bit does not need to be specified.
(b) Setting the IEBus Master Unit Address Registers 1 and 2 (IEAR1 and IEAR2)
Specify the master unit address and specify the communications mode in IEAR1. Compare
with the slave address in the communications frame and receive the frame if matched.
(c) Setting the IEBus Slave Address Setting Registers 1 and 2 (IESA1 and IESA2)
Specify the communications destination slave unit address.
(d) Setting the IEBus Master Control Register (IEMCR)
Select broadcast/normal communications, specify the number of retransfer counts at arbitration
loss, and specify the control bits.
(e) Setting the IEBus Receive Interrupt Enable Register (IEIER)
Enable the RxRDY (IERxI), RxS, RxF, and RxE (IERSI) interrupts.
The above registers can be specified in any order. (The register specification order does not affect
the IEB operation.)
(2)
DTC Initialization
1. Set the start address of the RAM which stores the register information necessary for the DTC
transfer in the vector address (H'000004D2) to be accessed when a DTC transfer request is
generated.
2. Set the following data from the start address of the RAM.
⎯ Transfer source address (SAR): Address (H'FFF80D) of the IEBus receive buffer register
(IERBR).
⎯ Transfer destination address (DAR): Start address of the RAM which stores data to be
received from the data field.
⎯ Transfer count (CRA): Maximum number of transfer bytes in one frame in the transfer
mode.
3. Set bit DTCEG6 in the DTC enabler register G (DTCERG), and enable the RxRDY interrupt
(IERxI).
Rev. 6.00 Sep. 24, 2009 Page 596 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
Because the above settings are performed before frame reception, the length of data to be received
cannot be determined. Accordingly, the maximum number of transfer bytes in one frame is
specified as the DTC transfer count.
If the DTC is specified after reception starts, the above settings are performed in the receive start
detection (RxS) interrupt handling routine. In this case, the transfer count must be the same value
as the contents of the IEBus receive message length register (IERBFL).
(3)
Master Reception Flow
Figure 17.11 shows the master reception flow. Numbers in the following description correspond to
the number in figure 17.11. In this example, the DTC is specified when the frame reception starts.
1. After the IEB has been initialized, a master communications request command is issued from
IECMR. During slave reception, the command execution status flag (CMX) in IEFLG is set
and the master communications request will not be issued.
2. The CMX flag is cleared when the slave reception is completed, the master communications
command is executed, and the MRQ flag is set.
3. If the arbitration is won, the master address, slave address, and control field will be
transmitted. An error generated before the control field transmission will be handled as a
transmission error. In this case, the TxE flag is set and the error contents will be reflected in
IETEF.
4. The message length field is received from the slave unit. If no parity error is detected and
reception is performed correctly, the receive start detection flag (RxS) is set to 1. If a parity
error occurs, it is handled as a receive error. A receive start detection (RxS) interrupt (receive
status interrupt (IERSI)) occurs and the DTC initialization described in (2) is performed. After
DTC initialization, the RxS flag is cleared to 0.
5. When the first data is received, the RxRDY flag is set to 1. A DTC transfer request by IERxI
occurs and the DTC loads data from the IEBus receive buffer register (IERBR) and clears the
RxRDY flag.
6. Similarly, the above data field receive and load operations are repeated.
7. When the last data is received, the DTC completes the data transfer for the specified number of
bytes after loading the receive data to the RAM. In this case, the DTC does not clear the
RxRDY flag. It, however, clears the DTC enable register G (DTCEG). Accordingly, hereafter,
no transfer request will be issued to the DTC.
8. When the DTC transfer has been completed, an RxRDY interrupt (IERxI) is issued to the
CPU. In this interrupt handling routine, the RxRDY flag is cleared.
Rev. 6.00 Sep. 24, 2009 Page 597 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
9. When the last data is received, a receive normal completion (RxF) interrupt (IERSI) occurs. In
this case, the CPU clears the RxF flag to complete the receive normal completion interrupt.
The MRQ flag is cleared to 0.
Notes: 1. As a receive status interrupt (IERSI), an receive error completion (RxE) interrupt as
well as the receive start detection (RxS) and receive normal completion (RxF)
interrupts must be enabled. If a receive error completion interrupt is disabled, no
interrupt is generated even if the reception is terminated by an error.
2. The interrupt occurs after the DTC transfer has been completed. Accordingly, the
interrupt described in item 8 actually occurs after item 9 above.
H: Header, MA: Master address field, SA: Slave address field,
CF: Control field, LF: Message length field, D1, D2,..., Dn-1, Dn: Data field
Slave reception
Master reception
Dn
H
MA
SA
CF
LF
D1
D2
Dn-1
Dn
(3)
IECTR
RE
IECMR
Master reception request
IEFLG
(1)
(2)
CMX
MRQ
(2)
(9)
SRQ
SRE
DTC transfer DTC transfer DTC transfer DTC transfer
of 1st byte of (n-2)th byte of (n-1)th byte of nth byte
IERSR
(5)
RxRDY
(6)
(7)
(4)
RxS
(9)
RxF
Interrupt
(5)
IERxI (RxRDY)
(TO DTC)
(6)
(8)
IERxI (RxRDY)
(TO CPU)
(4)
IERSI
(TO CPU)
Figure 17.11 Master Receive Operation Timing
Rev. 6.00 Sep. 24, 2009 Page 598 of 928
REJ09B0099-0600
(7)
(9)
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.4.4
Slave Transmission
This section shows an example of performing a slave transmission using the DTC after slave
reception.
(1)
IEB Initialization
(a) Setting the IEBus Control Register (IECTR)
Enable the IEBus pins, select the signal polarity, and select a clock supplied to the IEB. Clear
the LUEE bit to 0 because transfer by the DTC is performed.
(b) Setting the IEBus Master Unit Address Registers 1 and 2 (IEAR1 and IEAR2)
Specify the master unit address and specify the communications mode in IEAR1. Compare
with the slave address in the communications frame and receive the frame if matched.
(c) Setting the IEBus Transmit Message Length Register (IETBFL)
Specify the message length bits.
(d) Setting the IEBus Transmit/Runaway Interrupt Enable Register (IEIET)
Enable the TxRDY (IETxI), TxS, and TxE (IETSI) interrupts.
The above registers can be specified in any order. (The register specification order does not affect
the IEB operation.)
(2)
DTC Initialization
1. Set the start address of the RAM which stores the register information necessary for the DTC
transfer in the vector address (H'000004D4) to be accessed a DTC transfer request is
generated.
2. Set the following data from the start address of the RAM.
⎯ Transfer source address (SAR): Start address of the RAM which stores data to be
transmitted from the data field.
⎯ Transfer destination address (DAR): Address (H'FFF808) of the IEBus transmit buffer
register (IETBR)
⎯ Transfer count (CRA): The same value as IETBFL
3. Set bit DTCEG5 in the DTC enabler register G (DTCERG), and enable the TxRDY interrupt
(IETxI).
Because the TxRDY flag is retained after reset, the DTC transfer is executed when the IETxI is
enabled and the first data field data is written to IETBR. The DTC negates the TxRDY flag
and the DTC transfer of the first byte is completed.
Rev. 6.00 Sep. 24, 2009 Page 599 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(3)
Slave Transmission Flow
Figure 17.12 shows the slave transmission flow. Numbers in the following description correspond
to the numbers in Figure 17.12.
1. After the IEB and DTC have been initialized, a slave communications request command is
issued from IECMR. During slave reception, the command execution status flag (CMX) in
IEFLG is set and the slave communications request will not be issued.
2. The CMX flag is cleared when the slave reception is completed, the slave communications
command is executed, and the SRQ flag is set.
3. If data up to the control field has been received correctly and if the contents of the control bits
is H'3 or H'7, the transmit start detection flag (TxS) in IETSR register is set to 1. In this case,
the TxS flag is cleared in the TxS interrupt handling routine.
4. The slave then transmits the message length field, and the IEB loads the transmit data in the
data field from IETBR when the ACK is received. Then the TxRDY flag is set to 1. A DTC
transfer request by IETxI is generated and the second byte data is written to the transmit
buffer.
5. Similarly, the above data field load and transmission operations are repeated.
6. The DTC completes the data transfer for the number of specified bytes when data to be
transmitted in the last byte is written to. At this time, the DTC does not clear the TxRDY flag.
It, however, clears bit DTCEG5 in the DTC enable register G (DTCERG) not to generate more
DTC transfer request.
7. A TxRDY interrupt (IETxI) is issued to the CPU when the DTC transfer is completed. In this
interrupt handling routine, the TxRDY flag can be cleared. However, since the TxRDY
interrupt will be generated again after the last byte transfer, the TxRDY flag remains set. (Note
that the LUEE bit should be cleared to 0 because an underrun error occurs to terminate the
transfer if the LUEE bit in IECTR is set to 1.) Note, however, that the TxRDY interrupt should
be disabled because the TxRDY interrupt is always generated.
8. After the last data transfer has been completed, a transmit normal completion (TxF) interrupt
occurs. In this case, the CPU clears the TxF flag and completes the normal completion
interrupt and clears the SRQ flag to 0.
Notes: 1. As a transmit status interrupt (IETSI), a transmit error termination (TxE) interrupt as
well as the transmit start detection (TxS) and transmit normal completion (TxF)
interrupts must be enabled. If a transmit error completion interrupt is disabled, no
interrupt is generated even if the transfer is terminated by an error.
2. If the control bits sent from the master unit is H'0, H'4, H'5, or H'6 in slave
transmission, the IEB automatically performs processing and the TxS and TxF flags are
not set.
Rev. 6.00 Sep. 24, 2009 Page 600 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
H: Header, MA: Master address field, SA: Slave address field,
CF: Control field, LF: Message length field, D1, D2,..., Dn-1, Dn: Data field
Slave reception
LF
Dn-1
Slave transmission
Dn
H
MA
SA
CF
LF
D1
D2
Dn-1
Dn
IECMR
Slave transmission request
IEFLG
(1)
(2)
CMX
MRQ
SRQ
(8)
(2)
SRE
DTC transfer
of 2nd byte
IETSR
(4)
TxRDY Cleared to 0 byt DTC transfer of 1st byte
TxS
(5)
DTC transfer
of 3rd byte
DTC transfer
of nth byte
(6)
(3)
(8)
TxF
Interrupt
(4)
IETxI (TxRDY)
(TO DTC)
(5)
(6)
(7)
IETxI (TxRDY)
(TO CPU)
IETSI
(TO CPU)
(3)
(8)
Figure 17.12 Slave Transmit Operation Timing
Rev. 6.00 Sep. 24, 2009 Page 601 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.5
Interrupt Sources
Figures 17.13 and 17.14 show the transmit and receive interrupt sources, respectively.
IETSR
IETxI (TxRDY interrupt)
IEIET
TxRDY
DTC
TxRDYE
IRA
IRAE
TxS
CPU
IETSI
(Transmit status
interrupt)
TxSE
IETEF
TxF
AL
TxFE
UE
(*)
TTME
TxE
TxEE
RO
ACK
Note: * The TxE flag is set at the timing when an error source of IETEF occurs. The TxE flag can be cleared even
when the error source flag in IETEF is set to 1 because the TxE flag is not logically ORed with flags in IETEF.
Figure 17.13 Relationships among Transfer Interrupt Sources
IEIER
IERSR
IERxI (RxRDY interrupt)
RxRDY
DTC
RxRDYE
RxS
RxSE
IEREF
CPU
IERSI
(Transmit status
interrupt)
RxF
OVE
RxFE
RTME
RxEE
DLE
(*)
RxE
PE
Note: * The RxE flag is set at the timing when an error source of IEREF occurs. The RxE flag can be cleared even
when the error source flag in IEREF is set to 1 because the RxE flag is not logically ORed with flags in IEREF.
Figure 17.14 Relationships among Receive Interrupt Sources
Rev. 6.00 Sep. 24, 2009 Page 602 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.6
Usage Notes
17.6.1
Setting Module Stop Mode
The IEB is enabled or disabled by setting the module stop control register. In the initial state, the
IEB is disabled. After the module stop mode is canceled, registers can be accessed. For details, see
section 22, Power-Down Modes.
17.6.2
TxRDY Flag and Underrun Error
1. The TxRDY flag indicates that IETBR is empty. Writing to IETBR by the DTC clears the
TxRDY flag. Meanwhile, the TxRDY flag must be cleared by software since writing to IETBR
by the CPU does not clear the TxRDY flag.
2. If the CPU fails to write to IETBR by the timing of the frame transmission or if the number of
transfer words is less than the length specified by the message length bits, an underrun error
occurs.
3. The IEB decides that an underrun error occurred when the data is loaded from IETBR to the
transmit shift register while the TxRDY flag is set to 1. In this case, the IEB sets the TxE flag
in IETSR and enters the wait state. The UE flag in IETEF is also set to 1.
4. On the receive side, the unit decides that a timing error has occurred because the
communications are terminated.
5. In data transfer using the DTC, the TxRDY flag in IETSR is not cleared after the last byte data
is transferred to IETBR and a CPU interrupt caused by the DTC interrupt will occur.
If the TxRDY flag is not cleared in this CPU interrupt handling routine, an underrun error will
occur when the last byte data is loaded from IETBR to the transmit shift register. In this case,
if the LUEE bit is cleared to 0 (initial value), no underrun error occurs and the last byte of the
data field is transmitted correctly. (if the LUEE bit is set to 1, an underrun error occurs.)
6. Although the DTC is used as described in item 5, if the number of DTC transfer words is less
than the length specified by the message length bits, the LUEE bit setting is invalid. (The
LUEE bit is valid only when data is transmitted for the number of bytes specified by the
message length bits has been transmitted.) In this case, an underrun error occurs, data is
transmitted for one byte less than the DTC transfer words, and the transfer is terminated by a
transmit error.
Rev. 6.00 Sep. 24, 2009 Page 603 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.6.3
RxRDY Flag and Overrun Error
1. The RxRDY flag indicates that IERBR stores data. Reading from IERBR by the DTC clears
the RxRDY flag. Meanwhile, the RxRDY flag must be cleared by software since reading from
IERBR by the CPU does not clear the RxRDY flag.
2. If the CPU fails to read from IERBR by the timing of the frame reception or if the number of
transfer words is less than the length specified by the message length bits, an overrun error
occurs.
3. The IEB receives data while the RxRDY flag is set and sets the OVE flag when the parity bit
reception starts. If the OVE flag is set when the acknowledge bit is transmitted, the IEB
assumes that an overrun error has occurred, returns a NAK, and discards the data in the receive
shift register.
4. On the transmit side, the unit continues retransfer until an ACK is received because it receives
a NAK.
5. If the OVE flag is cleared without loading the receive data from IERBR in the RxE interrupt
handling routine caused when the OVE flag is set to 1, the IEB decides that the overrun error
has been cleared and sends an ACK to other units. In this case, the transmit unit completes the
communications correctly. However, no receive data is loaded from the IERBR and the receive
unit continues reception. Accordingly, in an interrupt handling routine caused by the OVE
flag, receive data must be loaded from IERBR, the RxRDY flag must be cleared. The DTC,
thus, should be ready to receive the next byte, and then the OVE flag must be cleared.
6. Item 5 above will not occur when the DTC transfer words is specified as the IERBFL value.
17.6.4
(1)
Error Flag s in the IETEF
AL Flag
The AL Flag is set to 1 when arbitration is lost even if retransfer is performed for the number of
times specified by IEMCR after arbitration has been lost. The AL flag is not set when arbitration
is won during retransfer. If the AL flag is set to 1, the TxE flag is set and the wait state is entered.
(2)
UE Flag
If the UE flag is set to 1, the TxE flag is set and the wait state is entered. For details, see section
17.6.2, TxRDY Flag and Underrun Error.
(3)
TTME Flag
If a timing error occurs during data transfer, the TTME and TxE flags are set, and the wait state is
entered.
Rev. 6.00 Sep. 24, 2009 Page 604 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(4)
RO Flag
When retransfer is performed up to the maximum number of transfer bytes defined by the protocol
because of reception of a NAK from the receive side during data field transmission, the number of
transferred bytes may be less than that of bytes specified by the message length. At this time the
RO flag is set. Moreover, when the value of the message length bits is greater than the maximum
number of transfer bytes, the RO flag is also set. The RO flag is not set if the maximum number of
transfer bytes defined by the protocol is specified (for example, 32-byte message length is
specified in mode 1) and the transfer is performed correctly.
If the RO flag is set to 1, the TxE flag is set to 1 and the wait state is entered.
(5)
ACK Flag
• If a NAK is received in an acknowledge bit before the message length field transmission, the
ACK flag is set, the TxE flag is set, and then the wait state is entered.
• If a NAK is received in an acknowledge bit of the data field, data is automatically
retransmitted up to the maximum number of transfer bytes defined by the protocol. If an ACK
is received in an acknowledge bit during retransfer and the following data is transmitted
correctly, the ACK flag is not set. If a NAK is received in the last data transfer during the
retransfer for the maximum number of transfer bytes, the ACK flag is set to 1 and the wait
state is entered.
Note: Even if a NAK is received from the receive side during the data field transmission,
retransfer is performed up to the maximum number of transfer bytes defined by the
protocol, and the number of transferred bytes is less than that of bytes specified by the
message length bits, an ACK may be received in the acknowledge bit in the last data
transfer. In this case, the ACK flag is not set although the RO flag is set.
17.6.5
(1)
Error Flags in IEREF
OVE Flag
When the OVE flag is set, the RxE flag is also set. If an overrun error is cleared and the OVE flag
is also cleared, the IEBus receive operation is continued. For details, see section 17.6.3, RxRDY
Flag and Overrun Error.
(2)
RTME Flag
If a timing error occurs during data reception after reception starts (the RxS flag is set to 1), the
RTME flag is set to 1, RxE flag is set to 1, and the wait state is entered. When a timing error
occurs before reception starts, this flag is not set and the reception frame is discarded.
Rev. 6.00 Sep. 24, 2009 Page 605 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
(3)
DLE Flag
When retransfer is performed up to the maximum number of transfer bytes defined by the protocol
because of reception of a NAK caused by a parity or an overrun error during data field reception,
the number of transferred bytes may be greater than that of bytes specified by the message length.
At this time the DLE flag is set. Moreover, when the value of the message length bits is greater
than the maximum number of transfer bytes, the DLE flag is also set. The DLE flag is not set if
the maximum number of transfer bytes defined by the protocol is specified and the transfer is
performed correctly.
If the DLE flag is set to 1, the RxE flag is set to 1 and the wait state is entered.
(4)
PE Flag
If a parity error occurs after reception starts (the RxS flag is set to 1), a NAK is sent to perform rereception.
If a parity error is not cleared when the maximum number of transfer bytes specified by the
protocol is received, the PE flag is set to 1, the RxE flag is set to 1 and the wait state is entered. If
a parity error is cleared during the rereception and if the following data is received correctly, the
PE flag is not set.
Notes: 1. If the reception is performed up to the maximum number of transfer bytes defined by
the protocol because of a parity or an overrun error during data field reception, the
number of receive bytes is less than that of bytes specified by the message length bits,
no parity error or overrun error may occur at the last byte reception. In this case, the
DLE flag is set. However, the OVE and PE flags are not set.
2. The flags in IEREF are set after reception starts. Accordingly, the RxE flag is valid and
set after the RxS flag has been set. If an error occurs before reception starts, the frame
is discarded and no interrupt occurs.
17.6.6
Notes on Slave Transmission
When the slave unit transmits the slave status and upper and lower locked addresses, a parity or an
overrun error occurs in the master reception side and the data cannot be received. Accordingly,
even if a NAK is returned, the slave unit is not capable of retransfer.
In this case, the master unit must discard the frame in which an error occurred and request the
above operation in the master reception to receive the correct frame.
Rev. 6.00 Sep. 24, 2009 Page 606 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.6.7
Notes on DTC Specification
When transmit or receive data is transferred by the DTC, bit 5 (for transmission) or bit 6 (for
reception) in DTCERG must be set by the bit manipulation instruction (such as BSET or BCLR).
In this case, other bits (bits 7 and 4 to 0) in DTCERG must not be set to 1.
17.6.8
Error Handling in Transmission
Figure 17.15 shows the operation when a timing error occurs.
When a timing error occurs in data transmission (1), there is a possibility that the next data is
already transferred to the transmit buffer by the DTC and the TxRDY flag that is the DTC
initiation source is already cleared to 0 (2).
In this case, if retransfer is performed, data remained in the transmit buffer (previous frame data )
is transmitted as the first byte data of the data field (3).
To avoid this error, in master transmission, the first byte data in the data field should be written to
the transmit buffer by software instead of using the DTC. After that, data can be transferred by the
DTC. In this case, the SAR (transfer source address) and CRA (transfer counter) should be
specified as follows.
• An address of the on-chip memory that stores the second byte data → SAR
• The number of bytes specified by message length –1 → CRA
Retransfer frame
Transmit error frame
(3)
S
IETSR
TxRDY
IETEF
TTME
MA
SA
CF
1st byte data
transferred
by DTC
LF
D1
2nd byte data
transferred
by DTC
S
MA
SA
CF
Timing error
LF
D2 D1
1st byte data
transferred
by DTC
(2)
(1)
Legend:
S: Start bit, broadcast bit
MA: Master address field
SA: Slave address field
CF: Control field
LF: Message length field
D1, D2, ...Dn-1, Dn: Data field
Figure 17.15 Error Processing in Transfer
Rev. 6.00 Sep. 24, 2009 Page 607 of 928
REJ09B0099-0600
Section 17 IEBus™ Controller (IEB) [H8S/2552 Group]
17.6.9
Power-Down Mode Operation
The IEB stops operation and is initialized in power-down modes such as module stop, watch,
software standby and hardware standby modes.
To initialize the IEB, the module stop mode must be specified. To reduce power consumption
during IEB operation, the sleep mode must be used.
17.6.10 Notes on Middle-Speed Mode
In middle-speed mode, the IEB registers must not be read from or written to.
17.6.11 Notes on Register Access
The IEB registers can be accessed in bytes. The IEB registers must not be accessed in words or
longwords.
Rev. 6.00 Sep. 24, 2009 Page 608 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Section 18 Controller Area Network (HCAN)
[H8S/2556 Group]
The HCAN controls a controller area network (CAN) for realtime communication in vehicular and
industrial equipment systems, etc. For details on CAN specification, refer to Bosch CAN
Specification Version 2.0 1991, Robert Bosch GmbH.
The block diagram of the HCAN is shown in figure 18.1.
18.1
Features
• CAN version: Conforming to Bosch 2.0B active
Communication systems: NRZ (Non-Return to Zero) system (with bit-stuffing function)
Broadcast communication system
Transmission path: Bidirectional 2-wire serial communication
Communication speed: Max. 1 Mbps
Data length: 0 to 8 bytes
• Number of channels: 1
• Data buffers: 16 (one receive-only buffer and 15 buffers settable for transmission/reception)
• Data transmission: Two methods
Mailbox (buffer) number order (low-to-high)
Message priority (identifier) reverse-order (high-to-low)
• Data reception: Two methods
Message identifier match (transmit/receive-setting buffers)
Reception with message identifier masked (receive-only)
• CPU interrupts: 12
Error interrupt
Reset processing interrupt
Message reception interrupt
Message transmission interrupt
• HCAN operating modes
• Support for various modes
Hardware reset
Software reset
Normal status (error-active, error-passive)
Rev. 6.00 Sep. 24, 2009 Page 609 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
HCAN
MBI
Message buffer
Peripheral data bus
Peripheral address bus
Bus off status
HCAN configuration mode
HCAN sleep mode
HCAN halt mode
• Module stop mode can be set
• DTC can be activated by the reception of a message (only in HCAN mailbox 0)
Mailboxes
Message control
Message data
MC0 to MC15,
MD0 to MD15
LAFM
(CDLC)
CAN
Data Link Controller
Bosch CAN 2.0B active
MPI
Microprocessor interface
Tx buffer
Rx buffer
HTxD
HRxD
CPU interface
Control register
Status register
Figure 18.1 HCAN Block Diagram
• Message Buffer Interface (MBI)
The MBI, consisting of mailboxes and a local acceptance filter mask (LAFM), stores CAN
transmit/receive messages (identifiers, data, etc.) Transmit messages are written by the CPU.
For receive messages, the data received by the CDLC is stored automatically.
• Microprocessor Interface (MPI)
The MPI, consisting of a bus interface, control register, status register, etc., controls HCAN
internal data, status, and so forth.
• CAN Data Link Controller (CDLC)
The CDLC transmits and receives of messages conforming to the Bosch CAN Ver. 2.0B active
standard (data frames, remote frames, error frames, overload frames, inter-frame spacing), as
well as CRC checking, bus arbitration, and other functions.
Rev. 6.00 Sep. 24, 2009 Page 610 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.2
Input/Output Pins
Table 18.1 shows the HCAN's pins.
When using HCAN pins, settings must be made in the HCAN configuration mode (during
initialization: MCR0 = 1 and GSR3 = 1).
Table 18.1 Pin Configuration
Name
Abbreviation
Input/Output
Function
HCAN transmit data pin
HTxD
Output
CAN bus transmission pin
HCAN receive data pin
HRxD
Input
CAN bus reception pin
A bus driver is necessary for the interface between the pins and the CAN bus. A Philips
PCA82C250 compatible model is recommended.
18.3
Register Descriptions
The HCAN has the following registers.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Master control register (MCR)
General status register (GSR)
Bit configuration register (BCR)
Mailbox configuration register (MBCR)
Transmit wait register (TXPR)
Transmit wait cancel register (TXCR)
Transmit acknowledge register (TXACK)
Abort acknowledge register (ABACK)
Receive complete register (RXPR)
Remote request register (RFPR)
Interrupt register (IRR)
Mailbox interrupt mask register (MBIMR)
Interrupt mask register (IMR)
Receive error counter (REC)
Transmit error counter (TEC)
Unread message status register (UMSR)
Local acceptance filter mask H (LAFMH)
Rev. 6.00 Sep. 24, 2009 Page 611 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
• Local acceptance filter mask L (LAFML)
• Message control (8-bit × 8 registers × 16 sets) (MC0 to MC15)
• Message data (8-bit × 8 registers × 16 sets) (MD0 to MD15)
18.3.1
Master Control Register (MCR)
MCR controls the HCAN.
Bit
Bit Name
Initial
Value
R/W
Description
7
MCR7
0
R/W
HCAN Sleep Mode Release
When this bit is set to 1, the HCAN automatically exits
HCAN sleep mode on detection of CAN bus operation.
6
⎯
0
R
Reserved
This bit is always read as 0. The write value should always
be 0.
5
MCR5
0
R/W
HCAN Sleep Mode
When this bit is set to 1, the HCAN transits to HCAN sleep
mode. When this bit is cleared to 0, HCAN sleep mode is
released.
4, 3
⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
2
MCR2
0
R/W
Message Transmission Method
0: Transmission order determined by message identifier
priority
1: Transmission order determined by mailbox number
priority (TXPR1 > TXPR15)
1
MCR1
0
R/W
Halt Request
When this bit is set to 1, the HCAN transits to HCAN HALT
mode. When this bit is cleared to 0, HCAN HALT mode is
released.
Rev. 6.00 Sep. 24, 2009 Page 612 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
Description
0
MCR0
1
R/W
Reset Request
When this bit is set to 1, the HCAN transits to reset mode.
For details, see section 18.4.1, Hardware and Software
Resets.
[Setting conditions]
•
•
•
•
•
•
Power-on reset
Hardware standby
Software standby
Watch mode
Module stop mode
1-write (software reset)
[Clearing condition]
•
18.3.2
When 0 is written to this bit while the GSR3 bit in GSR
is 1
General Status Register (GSR)
GSR indicates the status of the HCAN.
Bit
Bit Name
7 to 4 ⎯
Initial
Value
R/W
All 0
R
Description
Reserved
These bits are always read as 0. The write value should
always be 0.
3
GSR3
1
R
Reset Status Bit
Indicates whether the HCAN module is in the normal
operating state or the reset state. This bit cannot be
modified.
[Setting conditions]
•
When entering configuration mode after the HCAN
internal reset has finished
•
Sleep mode
[Clearing condition]
•
When entering normal operation mode after the MCR0
bit in MCR is cleared to 0 (Note that there is a delay
between clearing of the MCR0 bit and the GSR3 bit.)
Rev. 6.00 Sep. 24, 2009 Page 613 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
Description
2
GSR2
1
R
Message Transmission Status Flag
Flag that indicates whether the module is currently in the
message transmission period. This bit cannot be modified.
[Setting condition]
•
Third bit of Intermission after EOF (End of Frame)
[Clearing condition]
•
1
GSR1
0
R
Start of message transmission (SOF)
Transmit/Receive Warning Flag
This bit cannot be modified.
[Setting condition]
When TEC ≥ 96 or REC ≥ 96
[Clearing conditions]
0
GSR0
0
R
•
When TEC < 96 and REC < 96
•
When TEC ≥ 256 (bus off state)
Bus Off Flag
This bit cannot be modified.
[Setting condition]
•
When TEC ≥ 256 (bus off state)
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 614 of 928
REJ09B0099-0600
Recovery from bus off state
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.3
Bit Configuration Register (BCR)
BCR is used to set HCAN bit timing parameters and the baud rate prescaler. For details on
parameters, see section 18.4.2, Initialization after Hardware Reset.
Bit
Bit Name
Initial
Value
R/W
Description
15
BCR7
0
R/W
Re-Synchronization Jump Width (SJW)
14
BCR6
0
R/W
Set the maximum bit synchronization width.
00: 1 time quantum
01: 2 time quanta
10: 3 time quanta
11: 4 time quanta
13
BCR5
0
R/W
Baud Rate Prescaler (BRP)
12
BCR4
0
R/W
Set the length of time quantum.
11
BCR3
0
R/W
000000: 2 × system clock
10
BCR2
0
R/W
000001: 4 × system clock
9
BCR1
0
R/W
000010: 6 × system clock
8
BCR0
0
R/W
:
111111: 128 × system clock
7
BCR15
0
R/W
Bit Sample Point (BSP)
Sets the point at which data is sampled.
0: Bit sampling at one point (end of time segment 1
(TSEG1))
1: Bit sampling at three points (end of TSEG1 and
preceding and following one time quantum)
Rev. 6.00 Sep. 24, 2009 Page 615 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
Description
6
BCR14
0
R/W
Time Segment 2 (TSEG2)
5
BCR13
0
R/W
Set the TSEG2 width within a range of 2 to 8 time quanta.
4
BCR12
0
R/W
000: Setting prohibited
001: 2 time quanta
010: 3 time quanta
011: 4 time quanta
100: 5 time quanta
101: 6 time quanta
110: 7 time quanta
111: 8 time quanta
3
BCR11
0
R/W
Time Segment 1 (TSEG1)
2
BCR10
0
R/W
1
BCR9
0
R/W
Set the TSEG1 (PRSEG + PHSEG1) width to between 4
and 16 time quanta.
0
BCR8
0
R/W
0000: Setting prohibited
0001: Setting prohibited
0010: Setting prohibited
0011: 4 time quanta
0100: 5 time quanta
0101: 6 time quanta
0110: 7 time quanta
0111: 8 time quanta
1000: 9 time quanta
1001: 10 time quanta
1010: 11 time quanta
1011: 12 time quanta
1100: 13 time quanta
1101: 14 time quanta
1110: 15 time quanta
1111: 16 time quanta
Rev. 6.00 Sep. 24, 2009 Page 616 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.4
Mailbox Configuration Register (MBCR)
MBCR is used to set the transfer direction for each mailbox.
Bit
Bit Name
Initial Value
R/W
Description
15
MBCR7
0
R/W
14
MBCR6
0
R/W
13
MBCR5
0
R/W
These bits set the transfer direction for the
corresponding mailboxes from 1 to 15. MBCRn
determines the transfer direction for mailbox n (n =1
to 15).
12
MBCR4
0
R/W
0: Corresponding mailbox is set for transmission
11
MBCR3
0
R/W
1: Corresponding mailbox is set for reception
10
MBCR2
0
R/W
9
MBCR1
0
R/W
Bit 8 is reserved. This bit is always read as 1 and
the write value should always be 1.
8
⎯
1
R
7
MBCR15
0
R/W
6
MBCR14
0
R/W
5
MBCR13
0
R/W
4
MBCR12
0
R/W
3
MBCR11
0
R/W
2
MBCR10
0
R/W
1
MBCR9
0
R/W
0
MBCR8
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 617 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.5
Transmit Wait Register (TXPR)
TXPR is used to set a transmit wait after a transmit message is stored in a mailbox (buffer) (CAN
bus arbitration wait).
Bit
Bit Name
Initial Value
R/W
Description
15
TXPR7
0
R/W
14
TXPR6
0
R/W
13
TXPR5
0
R/W
These bits set a transmit wait (CAN bus arbitration
wait) for the corresponding mailboxes 1 to 15. When
TXPRn (n = 1 to 15) is set to 1, the message in
mailbox n becomes the transmit wait state.
12
TXPR4
0
R/W
[Clearing conditions]
11
TXPR3
0
R/W
•
Completion of message transmission
10
TXPR2
0
R/W
•
Completion of transmission cancellation
9
TXPR1
0
R/W
8
⎯
0
R
Bit 8 is reserved. This bit is always read as 0 and
the write value should always be 0.
7
TXPR15
0
R/W
6
TXPR14
0
R/W
5
TXPR13
0
R/W
4
TXPR12
0
R/W
3
TXPR11
0
R/W
2
TXPR10
0
R/W
1
TXPR9
0
R/W
0
TXPR8
0
R/W
Rev. 6.00 Sep. 24, 2009 Page 618 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.6
Transmit Wait Cancel Register (TXCR)
TXCR controls the cancellation of transmit wait messages in mailboxes (buffers).
Bit
Bit Name
Initial Value
R/W
Description
15
TXCR7
0
R/W
14
TXCR6
0
R/W
13
TXCR5
0
R/W
These bits cancel the transmit wait message in the
corresponding mailboxes 1 to 15. When TXCRn (n
= 1 to 15) is set to 1, the transmit wait message in
mailbox n is canceled.
12
TXCR4
0
R/W
[Clearing condition]
11
TXCR3
0
R/W
•
10
TXCR2
0
R/W
9
TXCR1
0
R/W
8
⎯
0
R
7
TXCR15
0
R/W
6
TXCR14
0
R/W
5
TXCR13
0
R/W
4
TXCR12
0
R/W
3
TXCR11
0
R/W
2
TXCR10
0
R/W
1
TXCR9
0
R/W
0
TXCR8
0
R/W
Completion of TXPR clearing when transmit
message is canceled normally
Bit 8 is reserved. This bit is always read as 0 and
the write value should always be 0.
Rev. 6.00 Sep. 24, 2009 Page 619 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.7
Transmit Acknowledge Register (TXACK)
TXACK is a status register that indicates the normal transmission of mailbox (buffer) transmit
messages.
Bit
Bit Name
Initial Value
R/W
Description
15
TXACK7
0
R/(W)*
14
TXACK6
0
R/(W)*
13
TXACK5
0
R/(W)*
12
TXACK4
0
R/(W)*
These bits are status flags that indicate error-free
transmission of the transmit message in the
corresponding mailboxes 1 to 15. When the
message in mailbox n (n = 1 to 15) has been
transmitted error-free, TXACKn is set to 1.
11
TXACK3
0
R/(W)*
[Setting condition]
10
TXACK2
0
R/(W)*
•
9
TXACK1
0
R/(W)*
8
⎯
0
R
[Clearing condition]
7
TXACK15
0
R/(W)*
•
Bit 8 is reserved. This bit is always read as 0 and
the write value should always be 0.
6
TXACK14
0
R/(W)*
5
TXACK13
0
R/(W)*
4
TXACK12
0
R/(W)*
3
TXACK11
0
R/(W)*
2
TXACK10
0
R/(W)*
1
TXACK9
0
R/(W)*
0
TXACK8
0
R/(W)*
Note:
*
Completion of message transmission for
corresponding mailbox
Writing 1
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 620 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.8
Abort Acknowledge Register (ABACK)
ABACK is a status register that indicates the normal cancellation (aborting) of mailbox (buffer)
transmit messages.
Bit
Bit Name
Initial Value
R/W
Description
15
ABACK7
0
R/(W)*
14
ABACK6
0
R/(W)*
13
ABACK5
0
R/(W)*
12
ABACK4
0
R/(W)*
These bits are status flags that indicate error-free
cancellation (abortion) of the transmit message in
the corresponding mailboxes 1 to 15. When the
message in mailbox n (n = 1 to 15) has been
canceled error-free, ABACKn is set to 1.
11
ABACK3
0
R/(W)*
[Setting condition]
10
ABACK2
0
R/(W)*
•
9
ABACK1
0
R/(W)*
8
⎯
0
R
[Clearing condition]
7
ABACK15
0
R/(W)*
•
Bit 8 is reserved. This bit is always read as 0. The
write value should always be 0.
6
ABACK14
0
R/(W)*
5
ABACK13
0
R/(W)*
4
ABACK12
0
R/(W)*
3
ABACK11
0
R/(W)*
2
ABACK10
0
R/(W)*
1
ABACK9
0
R/(W)*
0
ABACK8
0
R/(W)*
Note:
*
Completion of transmit message cancellation for
corresponding mailbox
Writing 1
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 621 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.9
Receive Complete Register (RXPR)
RXPR is a status register that indicates the normal reception of messages (data frame or remote
frame) in mailboxes. For reception of a remote frame, when a bit in this register is set to 1, the
corresponding remote request register (RFPR) bit is also set to 1 simultaneously.
Bit
Bit Name
Initial Value
R/W
Description
15
RXPR7
0
R/(W)*
14
RXPR6
0
R/(W)*
When the message in mailbox n (n = 0 to 15) has
been received error-free, RXPRn is set to 1.
13
RXPR5
0
R/(W)*
[Setting condition]
12
RXPR4
0
R/(W)*
•
11
RXPR3
0
R/(W)*
10
RXPR2
0
R/(W)*
9
RXPR1
0
R/(W)*
8
RXPR0
0
R/(W)*
7
RXPR15
0
R/(W)*
6
RXPR14
0
R/(W)*
5
RXPR13
0
R/(W)*
4
RXPR12
0
R/(W)*
3
RXPR11
0
R/(W)*
2
RXPR10
0
R/(W)*
1
RXPR9
0
R/(W)*
0
RXPR8
0
R/(W)*
Note:
*
Completion of message (data frame or remote
frame) reception in corresponding mailbox
[Clearing condition]
•
Writing 1
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 622 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.10 Remote Request Register (RFPR)
RFPR is a status register that indicates normal reception of remote frames in mailboxes (buffers).
When a bit in this register is set to 1, the corresponding receive complete register (RXPR) bit is
also set to 1 simultaneously.
Bit
Bit Name
Initial Value
R/W
Description
15
RFPR7
0
R/(W)*
14
RFPR6
0
R/(W)*
13
RFPR5
0
R/(W)*
When mailbox n (n = 0 to 15) has received the
remote frame error-free, RFPRn (n = 0 to 15) is set
to 1.
12
RFPR4
0
R/(W)*
11
RFPR3
0
R/(W)*
10
RFPR2
0
R/(W)*
9
RFPR1
0
R/(W)*
8
RFPR0
0
R/(W)*
7
RFPR15
0
R/(W)*
6
RFPR14
0
R/(W)*
5
RFPR13
0
R/(W)*
4
RFPR12
0
R/(W)*
3
RFPR11
0
R/(W)*
2
RFPR10
0
R/(W)*
1
RFPR9
0
R/(W)*
0
RFPR8
0
R/(W)*
Note:
*
[Setting condition]
•
Completion of remote frame reception in
corresponding mailbox
[Clearing condition]
•
Writing 1
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 623 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.11 Interrupt Register (IRR)
IRR is an interrupt status flag register.
Bit
Bit Name
Initial
Value
R/W
15
IRR7
0
R/(W)* Overload Frame Recovery Interrupt Flag
Description
[Setting condition]
•
When an overload frame is transmitted in error
active/passive state
[Clearing condition]
•
14
IRR6
0
Writing 1
R/(W)* Bus Off Interrupt Flag
Status flag indicating the bus off state caused by the
transmit error counter.
[Setting condition]
•
When TEC ≥ 256
[Clearing condition]
•
13
IRR5
0
Writing 1
R/(W)* Error Passive Interrupt Flag
Status flag indicating the error passive state caused by the
transmit/receive error counter.
[Setting condition]
•
When TEC ≥ 128 or REC ≥ 128
[Clearing condition]
•
12
IRR4
0
Writing 1
R/(W)* Receive Overload Warning Interrupt Flag
Status flag indicating the error warning state caused by the
receive error counter.
[Setting condition]
•
When REC ≥ 96
[Clearing condition]
•
Rev. 6.00 Sep. 24, 2009 Page 624 of 928
REJ09B0099-0600
Writing 1
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
11
IRR3
0
R/(W)* Transmit Overload Warning Interrupt Flag
Description
Status flag indicating the error warning state caused by the
transmit error counter.
[Setting condition]
•
When TEC ≥ 96
[Clearing condition]
•
10
IRR2
0
R
Writing 1
Remote Frame Request Interrupt Flag
Status flag indicating that a remote frame has been
received in a mailbox when MBIMR = 0.
[Setting condition]
•
When remote frame reception is completed, when
corresponding MBIMR = 0
[Clearing condition]
•
9
IRR1
0
R
Clearing of all bits in RFPR (remote request register)
Receive Message Interrupt Flag
Status flag indicating that a mailbox receive message has
been received normally when MBIMR = 0.
[Setting condition]
•
When data frame or remote frame reception is
completed, when corresponding MBIMR = 0
[Clearing condition]
•
Clearing of all bits in RXPR (receive complete register)
Rev. 6.00 Sep. 24, 2009 Page 625 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
8
IRR0
1
R/(W)* Reset Interrupt Flag
Description
Status flag indicating that the HCAN module has been
reset. This bit cannot be masked by the interrupt mask
register (IMR). If this bit is not cleared to 0 after entering
power-on reset or returning from software standby mode,
watch mode, or module stop mode, interrupt processing
will start immediately when the interrupt controller enables
interrupts.
[Setting condition]
•
When the reset operation has finished after entering
power-on reset or software standby mode, watch mode,
or module stop mode.
[Clearing condition]
•
7 to 5 ⎯
All 0
⎯
Writing 1
Reserved
These bits are always read as 0. The write value should
always be 0.
4
IRR12
0
R/(W)* Bus Operation Interrupt Flag
Status flag indicating detection of a dominant bit due to bus
operation when the HCAN module is in HCAN sleep mode.
[Setting condition]
•
Bus operation (dominant bit) detection in HCAN sleep
mode
[Clearing condition]
•
3, 2
⎯
All 0
⎯
Writing 1
Reserved
These bits are always read as 0. The write value should
always be 0.
Rev. 6.00 Sep. 24, 2009 Page 626 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
Description
1
IRR9
0
R
Unread Interrupt Flag
Status flag indicating that a receive message has been
overwritten before being read.
[Setting condition]
•
When UMSR (unread message status register) is set
[Clearing condition]
•
0
IRR8
0
Clearing of all bits in UMSR (unread message status
register)
R/(W)* Mailbox Empty Interrupt Flag
Status flag indicating that the next transmit message can
be stored in the mailbox.
[Setting condition]
•
When TXPR (transmit wait register) is cleared by
completion of transmission or completion of
transmission abort
[Clearing condition]
•
Note:
*
Writing 1
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 627 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.12 Mailbox Interrupt Mask Register (MBIMR)
MBIMR controls the enabling or disabling of individual mailbox interrupt requests.
Bit
Bit Name
Initial Value
R/W
Description
15
MBIMR7
1
R/W
Mailbox Interrupt Mask (MBIMRx)
14
MBIMR6
1
R/W
13
MBIMR5
1
R/W
12
MBIMR4
1
R/W
When MBIMRn (n = 0 to 15) is cleared to 0, the
interrupt request in mailbox n is enabled. When set
to 1, the interrupt request is masked.
11
MBIMR3
1
R/W
10
MBIMR2
1
R/W
9
MBIMR1
1
R/W
8
MBIMR0
1
R/W
7
MBIMR15
1
R/W
6
MBIMR14
1
R/W
5
MBIMR13
1
R/W
4
MBIMR12
1
R/W
3
MBIMR11
1
R/W
2
MBIMR10
1
R/W
1
MBIMR9
1
R/W
0
MBIMR8
1
R/W
The interrupt source in a transmit mailbox is TXPR
clearing caused by transmission end or
transmission cancellation. The interrupt source in a
receive mailbox is RXPR setting on reception end.
18.3.13 Interrupt Mask Register (IMR)
IMR enables or disables requests by individual interrupt sources of IRR. The interrupt flag cannot
be masked.
Bit
Bit Name
Initial
Value
R/W
Description
15
IMR7
1
R/W
Overload Frame Recovery Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR7) is enabled. When set to 1, OVR0 is masked.
14
IMR6
1
R/W
Bus Off Interrupt Mask
When this bit is cleared to 0, ERS0 (interrupt request by
IRR6) is enabled. When set to 1, ERS0 is masked.
Rev. 6.00 Sep. 24, 2009 Page 628 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
Initial
Value
R/W
Description
13
IMR5
1
R/W
Error Passive Interrupt Mask
When this bit is cleared to 0, ERS0 (interrupt request by
IRR5) is enabled. When set to 1, ERS0 is masked.
12
IMR4
1
R/W
Receive Overload Warning Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR4) is enabled. When set to 1, OVR0 is masked.
11
IMR3
1
R/W
Transmit Overload Warning Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR3) is enabled. When set to 1, OVR0 is masked.
10
IMR2
1
R/W
Remote Frame Request Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR2) is enabled. When set to 1, OVR0 is masked.
9
IMR1
1
R/W
Receive Message Interrupt Mask
When this bit is cleared to 0, RM1 (interrupt request by
IRR1) is enabled. When set to 1, RMI is masked.
8
⎯
0
R
Reserved
This bit is always read as 0. The write value should always
be 0.
7 to 5 ⎯
All 1
R
Reserved
These bits are always read as 1. The write value should
always be 1.
4
IMR12
1
R/W
Bus Operation Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR12) is enabled. When set to 1, OVR0 is masked.
3, 2
⎯
All 1
R
Reserved
These bits are always read as 1. The write value should
always be 1.
1
IMR9
1
R/W
Unread Interrupt Mask
When this bit is cleared to 0, OVR0 (interrupt request by
IRR9) is enabled. When set to 1, OVR0 is masked.
0
IMR8
1
R/W
Mailbox Empty Interrupt Mask
When this bit is cleared to 0, SLE0 (interrupt request by
IRR8) is enabled. When set to 1, SLE0 is masked.
Rev. 6.00 Sep. 24, 2009 Page 629 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.14 Receive Error Counter (REC)
REC is an 8-bit read-only register that functions as a counter indicating the number of receive
message errors on the CAN bus. The count value is stipulated in the CAN protocol.
18.3.15 Transmit Error Counter (TEC)
TEC is an 8-bit read-only register that functions as a counter indicating the number of transmit
message errors on the CAN bus. The count value is stipulated in the CAN protocol.
18.3.16 Unread Message Status Register (UMSR)
UMSR is a status register that indicates, for individual mailboxes, that a received message has
been overwritten by a new receive message before being read. When overwritten by a new
message, data in the unread receive message is lost.
Bit
Bit Name
Initial
Value
15
UMSR7
0
14
UMSR6
0
13
UMSR5
0
12
UMSR4
0
11
UMSR3
0
10
UMSR2
0
R/(W)* [Clearing condition]
R/(W)* Writing 1
9
UMSR1
0
R/(W)*
8
UMSR0
0
R/(W)*
7
UMSR15
0
R/(W)*
6
UMSR14
0
R/(W)*
5
UMSR13
0
R/(W)*
4
UMSR12
0
R/(W)*
3
UMSR11
0
R/(W)*
2
UMSR10
0
R/(W)*
1
UMSR9
0
R/(W)*
0
UMSR8
0
R/(W)*
Note:
*
R/W
Description
R/(W)* Indicates that a received massage has been overwritten by
R/(W)* a new message before being read.
R/(W)* [Setting condition]
R/(W)* When a new message is received before RXPR is cleared
Only 1 can be written to this bit for clearing the flag.
Rev. 6.00 Sep. 24, 2009 Page 630 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.17 Local Acceptance Filter Masks (LAFML, LAFMH)
LAFML and LAFMH individually set the identifier bits of the message to be stored in mailbox 0
as Don't Care. For details, see section 18.4.4, Massage Reception. The relationship between the
identifier bits and mask bits are shown in the following.
• LAFML
Bit
Bit Name Initial Value
R/W
Description
15
LAFML7
0
R/W
When this bit is set to 1, ID-7 of the receive message
identifier is not compared.
14
LAFML6
0
R/W
When this bit is set to 1, ID-6 of the receive message
identifier is not compared.
13
LAFML5
0
R/W
When this bit is set to 1, ID-5 of the receive message
identifier is not compared.
12
LAFML4
0
R/W
When this bit is set to 1, ID-4 of the receive message
identifier is not compared.
11
LAFML3
0
R/W
When this bit is set to 1, ID-3 of the receive message
identifier is not compared.
10
LAFML2
0
R/W
When this bit is set to 1, ID-2 of the receive message
identifier is not compared.
9
LAFML1
0
R/W
When this bit is set to 1, ID-1 of the receive message
identifier is not compared.
8
LAFML0
0
R/W
When this bit is set to 1, ID-0 of the receive message
identifier is not compared.
7
LAFML15 0
R/W
When this bit is set to 1, ID-15 of the receive
message identifier is not compared.
6
LAFML14 0
R/W
When this bit is set to 1, ID-14 of the receive
message identifier is not compared.
5
LAFML13 0
R/W
When this bit is set to 1, ID-13 of the receive
message identifier is not compared.
4
LAFML12 0
R/W
When this bit is set to 1, ID-12 of the receive
message identifier is not compared.
Rev. 6.00 Sep. 24, 2009 Page 631 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name Initial Value
R/W
Description
3
LAFML11 0
R/W
When this bit is set to 1, ID-11 of the receive
message identifier is not compared.
2
LAFML10 0
R/W
When this bit is set to 1, ID-10 of the receive
message identifier is not compared.
1
LAFML9
0
R/W
When this bit is set to 1, ID-9 of the receive
message identifier is not compared.
0
LAFML8
0
R/W
When this bit is set to 1, ID-8 of the receive
message identifier is not compared.
Bit
Bit Name Initial Value
R/W
Description
15
LAFMH7
0
R/W
When this bit is set to 1, ID-20 of the receive
message identifier is not compared.
14
LAFMH6
0
R/W
When this bit is set to 1, ID-19 of the receive
message identifier is not compared.
13
LAFMH5
0
R/W
When this bit is set to 1, ID-18 of the receive
message identifier is not compared.
All 0
R
Reserved
• LAFMH
12 to 10 ⎯
These bits are always read as 0. The write value
should always be 0.
9
LAFMH1
0
R/W
When this bit is set to 1, ID-17 of the receive
message identifier is not compared.
8
LAFMH0
0
R/W
When this bit is set to 1, ID-16 of the receive
message identifier is not compared.
7
LAFMH15 0
R/W
When this bit is set to 1, ID-28 of the receive
message identifier is not compared.
6
LAFMH14 0
R/W
When this bit is set to 1, ID-27 of the receive
message identifier is not compared.
5
LAFMH13 0
R/W
When this bit is set to 1, ID-26 of the receive
message identifier is not compared.
4
LAFMH12 0
R/W
When this bit is set to 1, ID-25 of the receive
message identifier is not compared.
3
LAFMH11 0
R/W
When this bit is set to 1, ID-24 of the receive
message identifier is not compared.
Rev. 6.00 Sep. 24, 2009 Page 632 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit
Bit Name
2
Initial Value
R/W
Description
LAFMH10 0
R/W
When this bit is set to 1, ID-23 of the receive
message identifier is not compared.
1
LAFMH9
0
R/W
When this bit is set to 1, ID-22 of the receive
message identifier is not compared.
0
LAFMH8
0
R/W
When this bit is set to 1, ID-21 of the receive
message identifier is not compared.
Rev. 6.00 Sep. 24, 2009 Page 633 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.3.18 Message Control (MC0 to MC15)
The message control register sets consist of eight 8-bit registers for one mailbox. The HCAN has
16 sets of these registers. Because message control registers are in RAM, their initial values after
power-on are undefined. Be sure to initialize them by writing 0 or 1. Figure 18.2 shows the
register names for each mailbox.
Mail box 0
MC0[1]
MC0[2]
MC0[3]
MC0[4]
MC0[5]
MC0[6]
MC0[7]
MC0[8]
Mail box 1
MC1[1]
MC1[2]
MC1[3]
MC1[4]
MC1[5]
MC1[6]
MC1[7]
MC1[8]
Mail box 2
MC2[1]
MC2[2]
MC2[3]
MC2[4]
MC2[5]
MC2[6]
MC2[7]
MC2[8]
Mail box 3
MC3[1]
MC3[2]
MC3[3]
MC3[4]
MC3[5]
MC3[6]
MC3[7]
MC3[8]
Mail box 15
MC15[1] MC15[2] MC15[3] MC15[4] MC15[5] MC15[6] MC15[7] MC15[8]
Figure 18.2 Message Control Register Configuration
The setting of message control registers are shown in the following. Figures 18.3 and 18.4 show
the correspondence between the identifiers and register bit names.
SOF
ID-28 ID-27
ID-18
RTR
IDE
R0
identifier
Figure 18.3 Standard Format
SOF
ID-28 ID-27
ID-18
Standard identifier
SRR
IDE
ID-17 ID-16
Extended identifier
Figure 18.4 Extended Format
Rev. 6.00 Sep. 24, 2009 Page 634 of 928
REJ09B0099-0600
ID-0
RTR
R1
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Register
Name
Bit
Bit Name
R/W
Description
MCx[1]
7 to 4
⎯
R/W
The initial value of these bits is undefined; they
must be initialized (by writing 0 or 1).
3 to 0
DLC3 to DLC0
R/W
Data Length Code
Set the data length of a data frame or the data
length requested in a remote frame within the
range of 0 to 8 bytes.
0000: 0 bytes
0001: 1 byte
0010: 2 bytes
0011: 3 bytes
0100: 4 bytes
0101: 5 bytes
0110: 6 bytes
0111: 7 bytes
1000: 8 bytes
:
:
1111: 8 bytes
MCx[2]
7 to 0
⎯
R/W
MCx[3]
7 to 0
⎯
R/W
MCx[4]
7 to 0
⎯
R/W
MCx[5]
7 to 5
ID-20 to ID-18
R/W
Sets ID-20 to ID-18 in the identifier.
4
RTR
R/W
Remote Transmission Request
The initial value of these bits is undefined; they
must be initialized (by writing 0 or 1).
Used to distinguish between data frames and
remote frames.
0: Data frame
1: Remote frame
3
IDE
R/W
Identifier Extension
Used to distinguish between the standard format
and extended format of data frames and remote
frames.
0: Standard format
1: Extended format
2
⎯
R/W
The initial value of this bit is undefined. It must be
initialized by writing 0 or 1.
1, 0
ID-17 to ID-16
R/W
Sets ID-17 and ID-16 in the identifier.
Rev. 6.00 Sep. 24, 2009 Page 635 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Register
Name
Bit
Bit Name
R/W
Description
MCx[6]
7 to 0
ID-28 to ID-21
R/W
Sets ID-28 to ID-21 in the identifier.
MCx[7]
7 to 0
ID-7 to ID-0
R/W
Sets ID-7 to ID-0 in the identifier.
MCx[8]
7 to 0
ID-15 to ID-8
R/W
Sets ID-15 to ID-8 in the identifier.
Note: x: Mailbox number
18.3.19 Message Data (MD0 to MD15)
The message data register sets consist of eight 8-bit registers for one mailbox. The HCAN has 16
sets of these registers. Because message data registers are in RAM, their initial values after poweron are undefined. Be sure to initialize them by writing 0 or 1. Figure 18.5 shows the register
names for each mailbox.
Mail box 0
MD0[1]
MD0[2]
MD0[3]
MD0[4]
MD0[5]
MD0[6]
MD0[7]
MD0[8]
Mail box 1
MD1[1]
MD1[2]
MD1[3]
MD1[4]
MD1[5]
MD1[6]
MD1[7]
MD1[8]
Mail box 2
MD2[1]
MD2[2]
MD2[3]
MD2[4]
MD2[5]
MD2[6]
MD2[7]
MD2[8]
Mail box 3
MD3[1]
MD3[2]
MD3[3]
MD3[4]
MD3[5]
MD3[6]
MD3[7]
MD3[8]
Mail box 15
MD15[1] MD15[2] MD15[3] MD15[4] MD15[5] MD15[6] MD15[7] MD15[8]
Figure 18.5 Message Data Configuration
Rev. 6.00 Sep. 24, 2009 Page 636 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.4
Operation
18.4.1
Hardware and Software Resets
The HCAN can be reset by a hardware reset or software reset.
• Hardware Reset
At power-on reset, or in hardware standby mode, software standby mode, watch mode, or
module stop mode, the HCAN is initialized by automatically setting the MCR reset request bit
(MCR0) in MCR and the reset state bit (GSR3) in GSR. At the same time, all internal
registers, except for message control and message data registers, are initialized by a hardware
reset.
• Software Reset
The HCAN can be reset by setting the MCR reset request bit (MCR0) in MCR via software. In
a software reset, the error counters (TEC and REC) are initialized, however other registers are
not. If the MCR0 bit is set while the CAN controller is performing a communication operation
(transmission or reception), the initialization state is not entered until message transfer has
been completed. The reset status bit (GSR3) in GSR is set on completion of initialization.
18.4.2
Initialization after Hardware Reset
After a hardware reset, the following initialization processing should be carried out:
1.
2.
3.
4.
5.
Clearing of IRR0 bit in the interrupt register (IRR)
Bit rate setting
Mailbox transmit/receive settings
Mailbox (RAM) initialization
Message transmission method setting
These initial settings must be made while the HCAN is in bit configuration mode. Configuration
mode is a state in which the GSR3 bit in GSR is set to 1 by a reset. Configuration mode is exited
by clearing the MCR0 bit in MCR to 0; when the MCR0 bit is cleared to 0, the HCAN
automatically clears the GSR3 bit in GSR. There is a delay between clearing the MCR0 bit and
clearing the GSR3 bit because the HCAN needs time to be internally reset, there is a delay
between clearing of the MCR0 bit and GSR3 bit. After the HCAN exits configuration mode, the
power-up sequence begins, and communication with the CAN bus is possible as soon as 11
consecutive recessive bits have been detected.
Rev. 6.00 Sep. 24, 2009 Page 637 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
IRR0 Clearing: The reset interrupt flag (IRR0) is always set after a power-on reset, recovery
from software standby mode and watch mode, or canceling module standby mode. As an HCAN
interrupt is initiated immediately when interrupts are enabled, IRR0 should be cleared.
Hardware reset
: Settings by user
: Processing by hardware
MCR0 = 1 (automatic)
IRR0 = 1 (automatic)
GSR3 = 1 (automatic)
Initialization of HCAN module
Bit configuration mode
Period in which BCR, MBCR, etc.,
are initialized
Clear IRR0
BCR setting
MBCR setting
Mailbox initialization
Message transmission method setting
MCR0 = 0
GSR3 = 0?
No
Yes
IMR setting (interrupt mask setting)
MBIMR setting (interrupt mask setting)
MC[x] setting (receive identifier setting)
LAFM setting (receive identifier mask setting)
GSR3 = 0 & 11
recessive bits received?
No
Yes
Can bus communication enabled
Figure 18.6 Hardware Reset Flowchart
Rev. 6.00 Sep. 24, 2009 Page 638 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
MCR0=1
: Setting by user
Bus idle?
No
: Processing by hardware
Y
GSR3=1 (automatic)
Initialization of REC and TEC only
BCR setting
MBCR setting
Mailbox (RAM) initialization
Message translation method
setting
OK?
Correction
No
Yes
GSR3=1?
No
Yes
MCR0=0
GSR3=0?
No
Yes
Correction
IMR setting
MBCR setting
MC[x] setting
LAFM setting
OK?
No
Yes
GSR3=0 &
recessive bits received?
No
Yes
CAN bus communication enabled
Figure 18.7 Software Reset Flowchart
Rev. 6.00 Sep. 24, 2009 Page 639 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Bit Rate and Bit Timing Settings: The bit rate and bit timing settings are made in the bit
configuration register (BCR). Settings should be made such that all CAN controllers connected to
the CAN bus have the same baud rate and bit width. The 1-bit time consists of the total of the
settable time quantum (TQ). Though BCR can always be written to, it should not be modified in
other than configuration mode.
1-bit time (8 to 25 time quanta)
SYNC_SEG
PRSEG
PHSEG1
PHSEG2
Time segment 1 (TSEG1)
Time segment 2
(TSEG2)
4 to 16 time quanta
2 to 8 time quanta
1 time quantaum
Figure 18.8 Detailed Description of One Bit
SYNC_SEG is a segment for establishing the synchronization of nodes on the CAN bus. Normal
bit edge transitions occur in this segment. PRSEG is a segment for compensating for the physical
delay between networks. PHSEG1 is a buffer segment for correcting phase drift (positive). This
segment is extended when synchronization (resynchronization) is established. PHSEG2 is a buffer
segment for correcting phase drift (negative). This segment is shortened when synchronization
(resynchronization) is established. Limits on the settable value (TSEG1, TSEG2, BRP, BSP, and
SJW) are shown in table 18.2.
Table 18.2 Limits for Settable Value
Name
Time segment 1
Abbreviation
TSEG1
Min. Value
3
B'0011*
2
Max. Value
B'1111
Time segment 2
TSEG2
B'001*
Baud rate prescaler
BRP
B'000000
Bit sample point
BSP
B'0
B'1
Re-synchronization jump width
SJW*1
B'00
B'11
Notes: 1. SJW is stipulated in the CAN specifications:
3 ≥ SJW ≥ 0
2. The minimum value of TSEG2 is stipulated in the CAN specifications:
TSEG2 ≥ SJW
3. The minimum value of TSEG1 is stipulated in the CAN specifications:
TSEG1 > TSEG2
Rev. 6.00 Sep. 24, 2009 Page 640 of 928
REJ09B0099-0600
B'111
B'111111
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Time quantum (TQ) is an integer multiple of the number of system clocks, and is determined by
the baud rate prescaler (BRP) as follows. fCLK is the system clock frequency.
TQ = 2 × (BRP setting + 1)/fCLK
The following formula is used to calculate the 1-bit time and bit rate.
1-bit time = TQ × (3 + TSEG1 + TSEG2)
Bit rate = 1/Bit time
= fCLK/{2 × (BRP setting + 1) × (3 + TSEG1 + TSEG2)}
Note: fCLK = φ (system clock)
BCR value is used for BRP, TSEG1, and TSEG2.
Example: With a system clock of 20 MHz, a BRP setting of B'000000, a TSEG1 setting of
B'0100, and a TSEG2 setting of B'011:
Bit rate = 20/{2 × (0 + 1) × (3 + 4 + 3)} = 1 Mbps
Rev. 6.00 Sep. 24, 2009 Page 641 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Table 18.3 Setting Range for TSEG1 and TSEG2 in BCR
TSEG2 (BCR[14:12])
001
010
011
100
101
110
111
2
3
4
5
6
7
8
TSEG1
0011
No
Yes
No
No
No
No
No
(BCR[11:8])
0100
Yes*
Yes
Yes
No
No
No
No
0101
Yes*
Yes
Yes
Yes
No
No
No
0110
Yes*
Yes
Yes
Yes
Yes
No
No
0111
Yes*
Yes
Yes
Yes
Yes
Yes
No
1000
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1001
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1010
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1011
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1100
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1101
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1110
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
1111
Yes*
Yes
Yes
Yes
Yes
Yes
Yes
Note:
The time quantum value for TSEG1 and TSEG2 is the TSEG value + 1.
* When baud rate prescaler (BRP), BCR[13:8], is not B'000000 (2 × system clock), this
can be set.
Mailbox Transmit/Receive Settings: The HCAN has 16 mailboxes. Mailbox 0 is receive-only,
while mailboxes 1 to 15 can be set for transmission or reception. The Initial status of mailboxes 1
to 15 is for transmission. Mailbox transmit/receive settings are not initialized by a software reset.
Clearing a bit to 0 in the mailbox configuration register (MBCR) designates the corresponding
mailbox for transmission use, whereas a setting of 1 in MBCR designates the corresponding
mailbox for reception use. When setting mailboxes for reception, in order to improve message
reception efficiency, high-priority messages should be set in low-to-high mailbox order.
Mailbox (Message Control/Data) Initial Settings: Message control/data are held in RAM, and
so their initial values are undefined after power is supplied. Initial values must therefore be set in
all the mailboxes (by writing 0s or 1s).
Setting the Message Transmission Method: The following two kinds of message transmission
methods are available.
Rev. 6.00 Sep. 24, 2009 Page 642 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
• Transmission order determined by message identifier priority
• Transmission order determined by mailbox number priority
Either of the message transmission methods can be selected with the message transmission method
bit (MCR2) in the master control register (MCR): When messages are set to be transmitted
according to the message identifier priority, if several messages are designated as waiting for
transmission (TXPR = 1), the message with the highest priority in the message identifier is stored
in the transmit buffer. CAN bus arbitration is then carried out for the message stored in the
transmit buffer, and the message is transmitted when the transmission right is acquired. When the
TXPR bit is set, the highest-priority message is found and stored in the transmit buffer.
When messages are set to be transmitted according to the mailbox number priority, if several
messages are designated as waiting for transmission (TXPR = 1), messages are stored in the
transmit buffer in low-to-high mailbox order. CAN bus arbitration is then carried out for the
message stored in the transmit buffer, and the message is transmitted when the transmission right
is acquired.
18.4.3
Message Transmission
Messages are transmitted using mailboxes 1 to 15. The transmission procedure after initial settings
is described below, and a transmission flowchart is shown in figure 18.9.
Rev. 6.00 Sep. 24, 2009 Page 643 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Initialization (after hardware reset only)
Clear IRR0
BCR setting
MBCR setting
Mailbox initialization
Message transmission method setting
: Settings by user
: Processing by hardware
Interrupt settings
Transmit data setting
Arbitration field setting
Control field setting
Data field setting
Message transmission wait
TXPR setting
Bus idle?
No
Yes
Message transmission
GSR2 = 0 (during transmission only)
Transmission completed?
No
Yes
TXACK = 1
IRR8 = 1
IMR8 = 1?
Yes
No
Interrupt to CPU
Clear TXACK
Clear IRR8
End of transmission
Figure 18.9 Transmission Flowchart
CPU Interrupt Source Settings: The CPU interrupt source is set by the interrupt mask register
(IMR) and mailbox interrupt mask register (MBIMR). Transmission acknowledge and
transmission abort acknowledge interrupts can be generated for individual mailboxes in the
Rev. 6.00 Sep. 24, 2009 Page 644 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
mailbox interrupt mask register (MBIMR). Interrupt sources of the interrupt register (IRR) can be
masked by IMR.
Arbitration Field Setting: The arbitration field is set by message control registers MCx[5] to
MCx[8] in a transmit mailbox. For a standard format, an 11-bit identifier (ID-28 to ID-18) and the
RTR bit are set, and the IDE bit is cleared to 0. For an extended format, a 29-bit identifier (ID-28
to ID-0) and the RTR bit are set, and the IDE bit is set to 1.
Control Field Setting: In the control field, the byte length of the data to be transmitted is set
within the range of zero to eight bytes. The register to be set is the message control register
MCx[1] in a transmit mailbox.
Data Field Setting: In the data field, the data to be transmitted is set within the range zero to
eight. The registers to be set are the message data registers MDx[1] to MDx[8]. The byte length of
the data to be transmitted is determined by the data length code in the control field. Even if data
exceeding the value set in the control field is set in the data field, up to the byte length set in the
control field will actually be transmitted.
Message Transmission: If the corresponding mailbox transmit wait bit (TXPR1 to TXPR15) in
the transmit wait register (TXPR) is set to 1 after message control and message data registers have
been set, the message enters transmit wait state. If the message is transmitted error-free, the
corresponding acknowledge bit (TXACK1 to TXACK15) in the transmit acknowledge register
(TXACK) is set to 1, and the corresponding transmit wait bit (TXPR1 to TXPR15) in the transmit
wait register (TXPR) is automatically cleared to 0. Also, if the corresponding bit (MBIMR1 to
MBIMR15) in the mailbox interrupt mask register (MBIMR) and the mailbox empty interrupt bit
(IRR8) in the interrupt mask register (IMR) are both simultaneously set to enable interrupts,
interrupts may be sent to the CPU.
If transmission of a transmit message is aborted in the following cases, the message is
retransmitted automatically:
• CAN bus arbitration failure (failure to acquire the bus)
• Error during transmission (bit error, stuff error, CRC error, frame error, or ACK error)
Message Transmission Cancellation: Transmission cancellation can be specified for a message
stored in a mailbox as a transmit wait message. A transmit wait message is canceled by setting the
bit for the corresponding mailbox (TXCR1 to TXCR15) to 1 in the transmit cancel register
(TXCR). Clearing the transmit wait register (TXPR) does not cancel transmission. When
cancellation is executed, the transmit wait register (TXPR) is automatically reset, and the
corresponding bit is set to 1 in the abort acknowledge register (ABACK). An interrupt to the CPU
can be requested, and if the mailbox empty interrupt (IRR8) is enabled for the bits (MBIMR1 to
Rev. 6.00 Sep. 24, 2009 Page 645 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
MBIMR15) corresponding to the mailbox interrupt mask register (MBIMR) and interrupt mask
register (IMR), interrupts may be sent to the CPU.
However, a transmit wait message cannot be canceled at the following times:
• During internal arbitration or CAN bus arbitration
• During data frame or remote frame transmission
Figure 18.10 shows a flowchart for transmit message cancellation.
Message transmit wait TXPR setting
: Settings by user
: Processing by hardware
Set TXCR bit corresponding to
message to be canceled
No
Cancellation possible?
Yes
Message not sent
Clear TXCR, TXPR
ABACK = 1
IRR8 = 1
IMR8 = 1?
Completion of message transmission
TXACK = 1
Clear TXCR, TXPR
IRR8 = 1
Yes
No
Interrupt to CPU
Clear TXACK
Clear ABACK
Clear IRR8
End of transmission/transmission
cancellation
Figure 18.10 Transmit Message Cancellation Flowchart
Rev. 6.00 Sep. 24, 2009 Page 646 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.4.4
Message Reception
The reception procedure after initial settings is described below. A reception flowchart is shown in
Figure 18.11.
Rev. 6.00 Sep. 24, 2009 Page 647 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Initialization
: Settings by user
Clear IRR0
BCR setting
MBCR setting
Mailbox (RAM) initialization
: Processing by hardware
Interrupt settings
Receive data setting
Arbitration field setting
Local acceptance filter mask settings
Message reception
(Match of identifier
in mailbox?)
No
Yes
Yes
Same RXPR = 1?
Unread message
No
Data frame?
No
Yes
RXPR, RFPR = 1
IRR2 = 1, IRR1 = 1
RXPR, IRR1 = 1
Yes
IMR1 = 1?
IMR2 = 1?
No
No
Interrupt to CPU
Interrupt to CPU
Message control read
Message data read
Message control read
Message data read
Clear IRR1 by clearing RXPR
Clear IRR2, IRR1 by clearing RFPR, RXPR
Transmission of data frame corresponding
to remote frame
End of reception
Figure 18.11 Reception Flowchart
Rev. 6.00 Sep. 24, 2009 Page 648 of 928
REJ09B0099-0600
Yes
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
CPU Interrupt Source Settings: CPU interrupt source settings are made in the interrupt mask
register (IMR) and mailbox interrupt register (MBIMR). The message to be received is also
specified. Data frame and remote frame receive wait interrupt requests can be generated for
individual mailboxes in the MBIMR. Interrupt sources of the interrupt register (IRR) are enabled
by IMR.
Arbitration Field Setting: To receive a message, the message identifier must be set in advance in
the message control registers (MCx[1] to MCx[8]) for the receiving mailbox. When a message is
received, all the bits in the receive message identifier are compared with those in each message
control register identifier, and if a 100% match is found, the message is stored in the matching
mailbox. Mailbox 0 has a local acceptance filter mask (LAFM) that allows Don't Care settings to
be made. The LAFM setting can be made only for mailbox 0. By making the Don't Care setting
for all the bits in the receive message identifier, messages of multiple identifiers can be received.
Examples:
• When the identifier of mailbox 1 is 010_1010_1010 (standard format), only one kind of
message identifier can be received by mailbox 1:
Identifier 1:
010_1010_1010
• When the identifier of mailbox 0 is 010_1010_1010 (standard format) and the LAFM setting is
000_0000_0011 (0: Care, 1: Don't Care), a total of four kinds of message identifiers can be
received by mailbox 0:
Identifier 1:
010_1010_1000
Identifier 2:
010_1010_1001
Identifier 3:
010_1010_1010
Identifier 4:
010_1010_1011
Message Reception: When a message is received, a CRC check is performed automatically. If the
result of the CRC check is normal, ACK is transmitted in the ACK field irrespective of whether
the message can be received or not.
• Data frame reception
If the received message is confirmed to be error-free by the CRC check, the identifier in the
mailbox (and also LAFM in the case of mailbox 0 only) and the identifier of the receive
message, are compared. If a complete match is found, the message is stored in the mailbox.
The message identifier comparison is carried out on each mailbox in turn, starting with
mailbox 0 and ending with mailbox 15. If a complete match is found, the comparison ends at
that point, the message is stored in the matching mailbox, and the corresponding receive
complete bit (RXPR0 to RXPR15) is set in the receive complete register (RXPR). However,
when a mailbox 0 LAFM comparison is carried out, even if the identifier matches, the mailbox
Rev. 6.00 Sep. 24, 2009 Page 649 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
comparison sequence does not end at that point, but continues with mailbox 1 and then the
remaining mailboxes. It is therefore possible for a message matching mailbox 0 to be received
by another mailbox. Note that the same message cannot be stored in more than one of
mailboxes 1 to 15. On receiving a message, a CPU interrupt request may be generated
depending on the mailbox interrupt mask register (MBIMR) and interrupt mask register (IMR)
settings.
• Remote frame reception
Two kinds of messages—data frames and remote frames—can be stored in mailboxes. A
remote frame differs from a data frame in that the remote transmission request bit (RTR) in the
message control register and the data field are 0 bytes long. The data length to be returned in a
data frame must be stored in the data length code (DLC) in the control field.
When a remote frame (RTR = recessive) is received, the corresponding bit is set in the remote
request wait register (RFPR). If the corresponding bit (MBIMR0 to MBIMR15) in the mailbox
interrupt mask register (MBIMR) and the remote frame request interrupt mask (IRR2) in the
interrupt mask register (IMR) are set to the interrupt enable value at this time, an interrupt can
be sent to the CPU.
Unread Message Overwrite: If the receive message identifier matches the mailbox identifier, the
receive message is stored in the mailbox regardless of whether the mailbox contains an unread
message or not. If a message overwrite occurs, the corresponding bit (UMSR0 to UMSR15) is set
in the unread message register (UMSR). In overwriting an unread message, when a new message
is received before the corresponding bit in the receive complete register (RXPR) has been cleared,
the unread message register (UMSR) is set. If the unread interrupt flag (IRR9) in the interrupt
mask register (IMR) is set to the interrupt enable value at this time, an interrupt can be sent to the
CPU. Figure 18.12 shows a flowchart for unread message overwriting.
Rev. 6.00 Sep. 24, 2009 Page 650 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
: Settings by user
Unread message overwrite
: Processing by hardware
UMSR = 1
IRR9 = 1
IMR9 = 1?
Yes
No
Interrupt to CPU
Clear IRR9
Message control/message data read
End
Figure 18.12 Unread Message Overwrite Flowchart
18.4.5
HCAN Sleep Mode
The HCAN is provided with an HCAN sleep mode that places the HCAN module in the sleep
state in order to reduce current dissipation. Figure 18.13 shows a flowchart of the HCAN sleep
mode.
Rev. 6.00 Sep. 24, 2009 Page 651 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
MCR5 = 1
: Setting by user
: Processing by hardware
Bus idle?
No
Yes
Initialize TEC and REC
Bus operation?
No
Yes
*
IRR12 = 1
IMR12 = 1?
No
CPU interrupt
Yes
Sleep mode clearing method
MCR7 = 0?
No (automatic)
Yes (manual)
Clear sleep mode?
No
Yes
GSR3 = 1?
No
Yes
GSR3 = 1?
No
Yes
MCR5 = 0
MCR5 = 0
11 recessive bits?
No
Yes
CAN bus communication possible
Note: * Mailbox should not be accessed.
Figure 18.13 HCAN Sleep Mode Flowchart
HCAN sleep mode is entered by setting the HCAN sleep mode bit (MCR5) to 1 in the master
control register (MCR). If the CAN bus is operating, the transition to HCAN sleep mode is
delayed until the bus becomes idle.
Either of the following methods of clearing HCAN sleep mode can be selected:
Rev. 6.00 Sep. 24, 2009 Page 652 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
• Clearing by software
• Clearing by CAN bus operation
Eleven recessive bits must be received after HCAN sleep mode is cleared before CAN bus
communication is re-enabled.
Clearing by software: HCAN sleep mode is cleared by writing a 0 to MCR5 from the CPU.
Clearing by CAN bus operation: The cancellation method is selected by the MCR7 bit setting in
MCR. Clearing by CAN bus operation occurs automatically when the CAN bus performs an
operation and this change is detected. In this case, the first message is not stored in a mailbox;
messages will be received normally from the second message onward. When a change is detected
on the CAN bus in HCAN sleep mode, the bus operation interrupt flag (IRR12) is set in the
interrupt register (IRR). If the bus interrupt mask (IMR12) in the interrupt mask register (IMR) is
set to the interrupt enable value at this time, an interrupt can be sent to the CPU.
18.4.6
HCAN Halt Mode
The HCAN halt mode is provided to enable mailbox settings to be changed without performing an
HCAN hardware or software reset. Figure 18.14 shows a flowchart of the HCAN halt mode.
MCR1 = 1
Bus idle?
No
Yes
MBCR setting
MCR1 = 0
: Settings by user
CAN bus communication possible
: Processing by hardware
Figure 18.14 HCAN Halt Mode Flowchart
Rev. 6.00 Sep. 24, 2009 Page 653 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
HCAN halt mode is entered by setting the halt request bit (MCR1) to 1 in the master control
register (MCR). If the CAN bus is operating, the transition to HCAN halt mode is delayed until
the bus becomes idle.
HCAN halt mode is cleared by clearing MCR1 to 0.
18.5
Interrupts
Table 18.4 lists the HCAN interrupt sources. With the exception of the reset processing vector
(IRR0), these sources can be masked. Masking is implemented using the mailbox interrupt mask
register (MBIMR) and interrupt mask register (IMR). For details on the interrupt vector of each
interrupt source, see section 5, Interrupt Controller.
Table 18.4 HCAN Interrupt Sources
Interrupt
Flag
DTC
Activation
Error passive interrupt (TEC ≥ 128 or REC ≥ 128)
IRR5
Not possible
Bus off interrupt (TEC ≥ 256)
IRR6
Reset process interrupt by power-on reset
IRR0
Remote frame reception interrupt
IRR2
Error warning interrupt (TEC ≥ 96)
IRR3
Error warning interrupt (REC ≥ 96)
IRR4
Overload frame transmission interrupt
IRR7
Unread message overwrite interrupt
IRR9
Name
Description
ERS0/OVR0
CAN bus operation in HCAN sleep mode interrupt
IRR12
RM0
Mailbox 0 message reception interrupt
IRR1
Possible
RM1
Mailbox 1 to 15 message reception interrupt
IRR1
Not possible
SLE0
Message transmission/cancellation interrupt
IRR8
Rev. 6.00 Sep. 24, 2009 Page 654 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.6
DTC Interface
The DTC can be activated by the reception of a message in HCAN mailbox 0. When DTC transfer
ends after DTC activation has been set, the RXPR0 and RFPR0 flags are cleared automatically.
An interrupt request due to a receive interrupt from the HCAN cannot be sent to the CPU in this
case. Figure 18.15 shows a DTC transfer flowchart.
: Settings by user
DTC initialization
DTC enable register setting
DTC register information setting
: Processing by hardware
Message reception in HCAN’s
mailbox 0
DTC activation
End of DTC transfer?
No
Yes
RXPR and RFPR clearing
Transfer counter = 0
or DISEL = 1?
No
Yes
Interrupt to CPU
End
Figure 18.15 DTC Transfer Flowchart
Rev. 6.00 Sep. 24, 2009 Page 655 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.7
CAN Bus Interface
A bus transceiver IC is necessary to connect this LSI to a CAN bus. A Philips PCA82C250
transceiver IC is recommended. Any other product must be compatible with the PCA82C250.
Figure 18.16 shows a sample connection diagram.
124 Ω
This LSI
P1Vcc
P1Vcc
PCA82C250
RS
HRxD
RxD CANH
HTxD
TxD CANL
Vref
CAN bus
Vcc
GND
NC
124 Ω
Legend:
NC: No Connection
Figure 18.16 High-Speed Interface Using PCA82C250
18.8
Usage Notes
18.8.1
Module Stop Mode Setting
HCAN operation can be disabled or enabled using the module stop control register. The initial
setting is for HCAN operation to be halted. Register access is enabled by clearing module stop
mode. For details, see section 22, Power-Down Modes.
18.8.2
Reset
The HCAN is reset by a power-on reset or in hardware standby mode, software standby mode,
watch mode, or module stop mode. All the registers are initialized in a reset, however mailboxes
(message control (MCx[x])/message data (MDx[x])) are not. After power-on, mailboxes (message
control (MCx[x])/message data (MDx[x])) are initialized, and their values are undefined.
Therefore, mailbox initialization must always be carried out after a power-on reset or recovery
from hardware standby mode, software standby mode, watch mode, or module stop mode. The
reset interrupt flag (IRR0) is always set after a power-on reset or recovery from software standby
Rev. 6.00 Sep. 24, 2009 Page 656 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
mode, watch mode, or module stop mode. As this bit cannot be masked in the interrupt mask
register (IMR), if HCAN interrupt enabling is set in the interrupt controller without clearing the
flag, an HCAN interrupt will be initiated immediately. IRR0 should therefore be cleared during
initialization.
18.8.3
HCAN Sleep Mode
The bus operation interrupt flag (IRR12) in the interrupt register (IRR) is set by CAN bus
operation in HCAN sleep mode. Therefore, this flag is not used by the HCAN to indicate sleep
mode release. Note that the reset status bit (GSR3) in the general status register (GSR) is set in
sleep mode.
18.8.4
Interrupts
When the mailbox interrupt mask register (MBIMR) is set, the interrupt register (IRR8, 2, 1) is not
set by reception completion, transmission completion, or transmission cancellation for the set
mailboxes.
18.8.5
Error Counters
In the case of error active and error passive, REC and TEC normally count up and down. In the
bus-off state, 11-bit recessive sequences are counted (REC + 1) using REC. If REC reaches 96
during the count, IRR4 and GSR1 are set.
18.8.6
Register Access
Byte or word access can be used on all HCAN registers. Longword access cannot be used.
18.8.7
HCAN Medium-Speed Mode
In medium-speed mode, neither read nor write is possible for the HCAN registers.
18.8.8
Register Hold in Standby Modes and Watch Mode
All HCAN registers except the message control and message data are initialized in hardware
standby mode, software standby mode, watch mode, or module stop mode.
Rev. 6.00 Sep. 24, 2009 Page 657 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.8.9
Usage of Bit Change Instructions
Do not use bit change instructions to clear flags, because the status flags of HCAN is cleared by
writing 1. To clear a flag, use MOV instruction to write 1 to only the bits to be cleared.
18.8.10 HCAN TXCR Operation
1.
When the transmit wait cancel register (TXCR) is used to cancel a transmit wait message in a
transmit wait mailbox, the corresponding bit to TXCR and the transmit wait register (TXPR)
may not be cleared even if transmission is canceled. This occurs when the following
conditions are all satisfied.
• The HRxD pin is stacked to 1 because of a CAN bus error, etc.
• There is at least one mailbox waiting for transmission or being transmitted.
• The message transmission in a mailbox being transmitted is canceled by TXCR.
If this occurs, transmission is canceled. However, since TXPR and TXCR states are indicated
wrongly that a message is being cancelled, transmission cannot be restarted even if the stack
state of the HRxD pin is canceled and the CAN bus recovers the normal state. If there are at
least two transmission messages, a message which is not being transmitted is canceled and a
message being transmitted retains its state.
To avoid this, one of the following countermeasures must be executed.
• Transmission must not be canceled by TXCR. When transmission is normally completed after
the CAN bus has recovered, TXPR is cleared and the HCAN recovers the normal state.
• To cancel transmission, the corresponding bit to TXCR must be written to 1 continuously until
the bit becomes 0. TXPR and TXCR are cleared and the HCAN recovers the normal state.
2. When the bus-off state is entered while TXPR is set and the transmit wait state is entered, the
internal state machine does not operate even if TXCR is set during the bus-off state. Therefore
transmission cannot be canceled. The message can be canceled when one message is
transmitted or a transmission error occurs after the bus-off state is recovered. To clear a
message after the bus-off state is recovered, the following countermeasure must be executed.
• A transmit wait message must be cleared by resetting the HCAN during the bus-off period.
To reset the HCAN, the module stop bit (MSTPC2 in MSTPCRC) must be set or cleared. In
this case, the HCAN is entirely reset. Therefore the initial settings must be made again.
Rev. 6.00 Sep. 24, 2009 Page 658 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
18.8.11 HCAN Transmit Procedure
Phenomenon: When the first transmission is set, and then the next (second) transmission is set or
the first set transmission is canceled immediately before SOF is output under the following
conditions, the transmit message Identifier (hereafter ID) of being set may be damaged.
1. When transmission is performed while the bus is in the idle state.
2. When the second transmission is set or the set transmission is cancelled within maximum three
HCAN operating clocks including the sampling point immediately before the SOF output.
3. When two transmissions (TXPR and another TXPR are set) are set, not the first transmission
but the second transmission has priority. When the transmission is set and the set transmission
is cancelled (TXPR and TXCR are set), and then transmitting a message of the highest priority
is cancelled in the first transmission setting.
When TXPR and another TXPR are set, or TXPR and TXCR are set under the all above
conditions, the message ID of the highest priority, which is selected in the second transmission
setting or the set transmission cancellation, is damaged. That is, upper five bits of the message ID,
which is selected in the first transmission, is set in the upper five bits of the ID. After the upper
five bits of the transmit message ID selected in the first transmission setting is transmitted to the
CAN bus, the lower six bits of the transmit message ID selected in the second transmission setting
or the set transmission cancellation and transmit data (maximum eight bytes) are output to the
CAN bus. The CRC error is not occurred, since CRC transmits reconstructed transmit message
with ID.
Note that after the damaged transmit message is transmitted, the transmit message of the second
highest priority, which is selected in the second transmission setting or the set transmission
cancellation, is output. The message of the highest priority, which is selected in the second
transmission setting or the set transmission cancellation, is not output.
Rev. 6.00 Sep. 24, 2009 Page 659 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
2nd transmission setting
1st transmission or 1st transmission setting
cancellation
setting
Idle state
Transmission
SOF
Sampling point
immediately before SOF
Upper five bits of ID
Lower six bits of ID to EOF
Upper five bits of ID of the
Lower six bits of ID of message
transmit message selected
of the highest priority selected
in the 1st transmission setting in the 2nd transmission setting
and subsequent bits
Figure 18.17 HCAN Transmit Procedure
When the interval between two transmissions, or between transmission and transmission
cancellation is same or shorter than following, condition 2 described in above is satisfied and
consequently error may occur.
Table 18.5 Interval Limitation between TXPR and TXPR or between TXPR and TXCR
Baud Rate (bps)
Set Interval (μs)
1M
50
500 k
50
250 k
50
Interval (which is for preventing error) is changed depending on the following conditions.
•
•
•
•
•
•
•
The number of buffers (HCAN has 16 buffers)
Data transmission: Mailbox (hereafter MB) number order, ID priority order
HCAN operating clock
CAN bus baud rate
Bit timing (TSEG1, TSEG2)
The number of MBs transmitted to the first TXPR and second TXPR
The number of CPU accesses to MB in words or bytes after TXPR or TXCR set
Rev. 6.00 Sep. 24, 2009 Page 660 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Countermeasures: In order to prevent this error from happening, please take the countermeasures
shown below in software.
• Set transmission in one TXPR. After transmission of all transmit messages is completed, set
transmission again (mass transmission setting).
• Set interval to be longer than shown in table 18.5 between TXPR and another TXPR, or TXPR
and TXCR
• Transmit message in order of its priority
18.8.12 Canceling HCAN Software Reset or HCAN Sleep Mode
When canceling an HCAN software reset or HCAN sleep mode (MCR0 = 0 or MCR5 = 0), first
confirm that the reset status bit (GSR3) is set to 1.
18.8.13 Accessing Mailboxes in HCAN Sleep Mode
Mailboxes should not be accessed in HCAN sleep mode. If mailboxes are accessed in HCAN
sleep mode, the CPU may halt. When registers are accessed in HCAN sleep mode, the CPU does
not halt. Also, when mailboxes are accessed not in HCAN sleep mode, the CPU does not halt.
Rev. 6.00 Sep. 24, 2009 Page 661 of 928
REJ09B0099-0600
Section 18 Controller Area Network (HCAN) [H8S/2556 Group]
Rev. 6.00 Sep. 24, 2009 Page 662 of 928
REJ09B0099-0600
Section 19 RAM
Section 19 RAM
This LSI includes high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus,
enabling one-state access by the CPU to both byte data and word data.
The RAM can be enabled or disabled using the RAME bit in the system control register (SYSCR).
For details on SYSCR, see section 3.2.2, System Control Register (SYSCR).
RAM16K1A_000020020300
Rev. 6.00 Sep. 24, 2009 Page 663 of 928
REJ09B0099-0600
Section 19 RAM
Rev. 6.00 Sep. 24, 2009 Page 664 of 928
REJ09B0099-0600
Section 20 Flash Memory
Section 20 Flash Memory
This LSI has 512-kbyte (H8S/2556, H8S/2552, and H8S/2506) or 384-kbyte (H8S/2551 and
H8S/2505) of on-chip flash memory. Features of flash memory are shown below.
20.1
Features
• Two flash-memory MATs according to LSI initiation mode
The on-chip flash memory has two memory spaces in the same address space (hereafter
referred to as memory MATs). The mode setting in the initiation determines which memory
MAT is initiated first. The MAT can be switched by using the bank-switching method after
initiation.
⎯ The user memory MAT is initiated at a power-on reset in user mode:
512 kbytes (H8S/2556, H8S/2552, and H8S/2506)
384 kbytes (H8S/2551 and H8S/2505)
⎯ The user boot memory MAT is initiated at a power-on reset in user boot mode: 8 kbytes
• Three on-board programming modes and one off-board programming mode
⎯ Boot mode
This mode is a program mode that uses an on-chip SCI interface. The user MAT and user
boot MAT can be programmed. This mode can automatically adjust the bit rate between
host and this LSI.
⎯ User program mode
The user MAT can be programmed by using the optional interface.
⎯ User boot mode
The user boot program of the optional interface can be made and the user MAT can be
programmed.
• One off-board programming mode
⎯ Programmer mode
This mode uses the PROM programmer. The user MAT and user boot MAT can be
programmed.
• Programming/erasing interface by the download of on-chip program
This LSI has a dedicated programming/erasing program. After downloading this program to
the on-chip RAM, programming/erasing can be performed by setting the argument parameter.
The user branch is also supported.
Rev. 6.00 Sep. 24, 2009 Page 665 of 928
REJ09B0099-0600
Section 20 Flash Memory
User Branch*
Programming is carried out in 128-byte units through several steps such as applying
programming pulse and reading verify. Erasing is carried out in 1-divided-block unit through
several processing steps. Between these steps, a setting can be created to execute user process
routines. This setting is called "with user branch."
Note: * Not available in this LSI.
• Emulation function of flash memory by using the on-chip RAM
As flash memory is overlapped with part of the on-chip RAM, the flash memory programming
can be emulated in real time.
• Protect Mode
Software protect by register setting is provided to set the protect status of programming/erasing
flash memory
When an error is detected, the mode is changed to error protect mode to abort
programming/erasing processing.
• Programming/erasing time
The flash memory programming time is 3 ms (typ) in 128-byte simultaneous programming and
25 μs per byte. The erasing time is 1000 ms (typ) per 64-kbyte block.
• Number of programming
The number of flash memory programming can be minimum 100 times.
Rev. 6.00 Sep. 24, 2009 Page 666 of 928
REJ09B0099-0600
Section 20 Flash Memory
Block Diagram
Internal address bus
Internal data bus (16 bits)
FCCS
Module bus
20.1.1
FPCS
Memory MAT unit
FECS
User MAT: 512 kbytes
(H8S/2556, H8S/2552, H8S/2506)
FKEY
FMATS
384 kbytes
Control unit
(H8S/2551, H8S/2505)
FTDAR
User boot MAT: 8 kbytes
RAMER
FVACR
FVADR
Mode pin
Legend:
FCCS:
FPCS:
FECS:
FKEY:
FMATS:
FTDAR:
RAMER:
FVACR:
FVADR:
Flash memory
Operating
mode
Flash code control status register
Flash program code select register
Flash erase code select register
Flash key code register
Flash MAT select register
Flash transfer destination address register
RAM emulation register
Flash vector address control register
Flash vector address data register
Note: To read from or write to the above registers except RAMER, the FLSHE bit in the
system control register 2 (SYSCR2) must be set to 1. When FLSHE is 1, some
TPU control registers (H'FFFE80 to H'FFFEB1) cannot be accessed. The FLSHE
bit should be cleared before the TPU registers are accessed.
Figure 20.1 Block Diagram of Flash Memory
Rev. 6.00 Sep. 24, 2009 Page 667 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.1.2
Operating Mode
When each mode pin is set in the reset state and reset start is performed, the microcomputer enters
each operating mode as shown in figure 20.2. For the setting of each pin, see table 20.1.
• Flash memory can be read in user mode, but cannot be programmed or erased.
• Flash memory can be read, programmed, or erased on the board only in user program mode,
user boot mode, and boot mode.
• Flash memory can be read, programmed, or erased by means of the PROM programmer in
programmer mode.
RES = 0
Programmer
Programmer mode setting
Reset state
=0
rm
e
Us
0
RE
S
Bo
S
es
od
g
RE
R
in
ett
RE
S=
=0
ot g
bo tin
er set
Us de
mo
ES
ot
mo
de
mode
=0
se
ttin
g
FLSHE = 0
User mode
FLSHE = 1
User program
mode
User boot
mode
RAM emulation is enabled
On-board programming mode
Figure 20.2 Mode Transition of Flash Memory
Rev. 6.00 Sep. 24, 2009 Page 668 of 928
REJ09B0099-0600
Boot mode
Section 20 Flash Memory
Table 20.1 MD Pin Setting and Operating Mode
Reset
state
Pin
RES
On-chip ROM
valid mode*1
User program
mode*2
User boot
mode
Boot mode
Programmer
mode
0
1
1
1
1
1
MD0*
0/1
0/1
0/1
1
0/1
0
MD1
0/1
1
1
0
1
0
MD2
0/1
1
1
0
0
0
3
Notes: 1
On-chip ROM valid mode indicates mode 6 and mode 7. For details, see section 3,
MCU Operating Modes.
2. To transit to User program mode, set FLSHE bit in SYSCR2 to 1.
3. In case of On-chip ROM valid mode, User program mode and Boot mode, when the
MD0 pin sets to 0, the mode will be Expanded mode, otherwise, when the pin sets to 1,
the mode will be Single chip mode. However, in case of User boot mode, there is no
Expanded mode.
Rev. 6.00 Sep. 24, 2009 Page 669 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.1.3
Mode Comparison
The comparison table of programming and erasing related items about boot mode, user program
mode, user boot mode, and programmer mode is shown in table 20.2.
Table 20.2 Comparison of Programming Modes
Boot mode
User program
mode
Programmer
User boot mode mode
Programming/
erasing
environment
On-board
programming
On-board
programming
On-board
programming
Off-board
programming
Programming/
erasing enable
MAT
User MAT
User boot MAT
User MAT
User MAT
User MAT
User boot MAT
All erasure
(Automatic)
(Automatic)
×
1
Block division
erasure
*
Program data
transfer
From host via SCI
From optional
device via RAM
From optional
device via RAM
Via programmer
User branch
×
×
×
×
RAM emulation
×
×
×
Reset initiation
MAT
Embedded
program storage
MAT
User MAT
User boot MAT*
⎯
Transition to user
mode
Changing mode
setting and reset
Changing FLSHE
setting
Changing mode
setting and reset
⎯
2
Notes: 1. All-erasure is performed. After that, the specified block can be erased.
2. Firstly, the reset vector is fetched from the embedded program storage MAT. After the
flash memory related registers are checked, the reset vector is fetched from the user
boot MAT.
• The user boot MAT can be programmed or erased only in boot mode and programmer mode.
• The user MAT and user boot MAT are erased in boot mode. Then, the user MAT and user boot
MAT can be programmed by means of the command method. However, the contents of the
MAT cannot be read until this state.
Only user boot MAT is programmed and the user MAT is programmed in user boot mode or
only user MAT is programmed because user boot mode is not used.
• The boot operation of the optional interface can be performed by the mode pin setting different
from user program mode in user boot mode.
Rev. 6.00 Sep. 24, 2009 Page 670 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.1.4
Flash MAT Configuration
This LSI’s flash memory is configured by the 512-kbyte (H8S/2556, H8S/2552, and H8S/2506) or
384-kbyte (H8S/2551 and H8S/2505) user MAT and 8-kbyte user boot MAT.
The start address is allocated to the same address in the user MAT and user boot MAT. Therefore,
when the program execution or data access is performed between two MATs, the MAT must be
switched by using FMATS register.
The user MAT or user boot MAT can be read in all modes. However, the user boot MAT can be
programmed only in boot mode and programmer mode.
<User Boot MAT>
<User MAT>
Address
H'000000
H8S/2556,
H8S/2552,
H8S/2506
H8S/2551,
H8S/2505
All products
Address
H'000000
Address
H'000000
8 kbytes
H'001FFF
384 kbytes
512 kbytes
H'05FFFF
H'07FFFF
Figure 20.3 Flash Memory Configuration
The size of the user MAT is different from that of the user boot MAT. An address which exceeds
the size of the 8-kbyte user boot MAT should not be accessed. If the attempt is made, data is read
as undefined value.
Rev. 6.00 Sep. 24, 2009 Page 671 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.1.5
Block Division
As shown in figure 20.4, the user MAT of 512-kbyte flash memory is divided into 64 kbytes
(seven blocks), 32 kbytes (one block), and 4 kbytes (eight blocks). The user MAT of 384-kbyte
flash memory is divided into 64 kbytes (five blocks), 32 kbytes (one block), and 4 kbytes (eight
blocks). The user MAT can be erased in this divided-block units and the erase-block number of
EB0 to EB15 (512-kbyte flash memory) or EB0 to EB13 (384-kbyte flash memory) is specified
when erasing.
The RAM emulation can be performed in the eight blocks of 4 kbytes.
<User MAT>
H8S/2556,
H8S/2552,
H8S/2506
Address H'000000
4 kbytes × 8
H8S/2551,
H8S/2505
Erase block
EB0
to
*
Address H'000000
4 kbytes × 8
Address H'07FFFF
32 kbytes
EB8
64 kbytes
EB9
64 kbytes
EB10
64 kbytes
EB7
32 kbytes
EB8
64 kbytes
EB9
64 kbytes
EB10
EB11
64 kbytes
EB11
64 kbytes
EB12
64 kbytes
EB12
64 kbytes
EB13
64 kbytes
EB13
64 kbytes
EB14
64 kbytes
EB15
384 kbytes
512 kbytes
EB7
Address H'05FFFF
Note: The RAM emulation can be performed in the eight blocks of 4 kbytes.
Figure 20.4 Block Division of User MAT
Rev. 6.00 Sep. 24, 2009 Page 672 of 928
REJ09B0099-0600
Erase block
EB0
to
*
Section 20 Flash Memory
20.1.6
Programming/Erasing Interface
Programming/erasing is executed by downloading the on-chip program to the on-chip RAM and
specifying the program address/data and erase block by using the interface register/parameter.
The procedure program is made by the user in user program mode and user boot mode. An
overview of the procedure is given as follows. For details, see section 20.4.2, User Program Mode.
Start user procedure
program for programming/erasing.
Select on-chip program to be
downloaded and
specify the destination.
Download on-chip program
by setting FKEY and SCO bits.
Initialization execution
(downloaded program execution)
Programming (in 128-byte units)
or erasing (in one-block units)
(downloaded program execution)
No
Programming/erasing
completed?
Yes
End user procedure
program
Figure 20.5 Overview of User Procedure Program
1. Selection of on-chip program to be downloaded
This LSI has programming/erasing programs which can be downloaded to the on-chip RAM.
The on-chip program to be downloaded is selected by setting the corresponding bits in the
programming/erasing interface register. The address of the programming destination is
specified by the FTDAR.
2. Download of on-chip program
The on-chip program is automatically downloaded by setting the SCO bit in the flash key
register (FKEY) and the flash control register (FCCS) of the programming/erasing interface
register.
The flash memory is replaced to the embedded program storage area when downloading. Since
the flash memory cannot be read when programming/erasing, the procedure program, which is
Rev. 6.00 Sep. 24, 2009 Page 673 of 928
REJ09B0099-0600
Section 20 Flash Memory
working from download to completion of programming/erasing, must be executed in the space
other than the flash memory to be programmed/erased (for example, on-chip RAM).
Since the result of download is returned to the programming/erasing interface parameter,
whether the normal download is executed or not can be confirmed.
3. Initialization of programming/erasing
The operating frequency and user branch are set before execution of programming/erasing.
The user branch area should be outside programming-prohibited areas such as user MAT area
during programming process or on-chip program area. This setting is performed by using the
programming/erasing interface parameter.
4. Programming/erasing execution
To execute programming/erasing, it is necessary to enter user program mode by setting
FLSHE bit in SYSCR2 to 1.
The program data/programming destination address is specified in 128-byte units when
programming.
The block to be erased is specified in erase-block units when erasing.
These specifications are set by using the programming/erasing interface parameter and the onchip program is initiated. The on-chip program is executed by using the JSR or BSR
instruction and performing the subroutine call of the specified address in the on-chip RAM.
The execution result is returned to the programming/erasing interface parameter.
The area to be programmed must be erased in advance when programming flash memory. It is,
however, impossible to download at the same time the erasing program and the programming
program. Therefore, execute the above procedures of 1 to 4 in the order of erasing first and
programming next.
All interrupts are prohibited during programming and erasing. Interrupts must be masked
within the user system.
Access in the flash memory space during programming/erasing is not guaranteed. Accordingly,
when the interrupt vector or the interrupt handler is in the flash memory, interrupt processing
is not guaranteed. When NMI interrupt is inevitable during overprogramming/erasing system
such as in system error processing, set FVACR and FVADR to set the interrupt vector and the
interrupt processing routine in the on-chip RAM or the external space.
Rev. 6.00 Sep. 24, 2009 Page 674 of 928
REJ09B0099-0600
Section 20 Flash Memory
5. When programming/erasing is executed consecutively
When the processing is not ended by the 128-byte programming or one-block erasure, the
program address/data and erase-block number must be updated and consecutive
programming/erasing is required.
Since the downloaded on-chip program is left in the on-chip RAM after the processing,
download and initialization are not required when the same processing is executed
consecutively.
20.2
Pin Configuration
Table 20.3 shows the flash memory pin configuration.
Table 20.3 Pin Configuration
Pin Name
Abbreviation
Input/Output
Function
Reset
RES
Input
Reset
Mode 2
MD2
Input
Sets operating mode of this LSI
Mode 1
MD1
Input
Sets operating mode of this LSI
Mode 0
MD0
Input
Sets operating mode of this LSI
Transmit data
TxD0
Output
Serial transmit data output (used in boot
mode)
Receive data
RxD0
Input
Serial receive data input (used in boot mode)
Note: For the pin configuration in programmer mode, see section 20.9, Programmer Mode.
Rev. 6.00 Sep. 24, 2009 Page 675 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.3
Register Descriptions
The registers/parameters which control flash memory are shown as follows. To access registers
other than RAMER that control flash memory, set the FLSHE bit in SYSCR2 to 1 in mode which
makes flash memory valid. When FLSHE is 1, some TPU control registers (H'FFFE80 to
H'FFFEB1) cannot be accessed. The FLSHE bit should be cleared before the TPU registers are
accessed.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Flash code control status register (FCCS)
Flash program code select register (FPCS)
Flash erase code select register (FECS)
Flash key code register (FKEY)
Flash MAT select register (FMATS)
Flash transfer destination address register (FTDAR)
System control register 2 (SYSCR2)
Flash pass and fail result (FPFR)
Download pass and fail result (DPFR)
Flash multipurpose address area (FMPAR)
Flash multipurpose data destination area (FMPDR)
Flash erase Block select (FEBS)
Flash program and erase frequency control (FPEFEQ)
Flash user branch address set parameter (FUBRA)
RAM emulation register (RAMER)
Flash vector address control register (FVACR)
Flash vector address data register R (FVADRR)
Flash vector address data register E (FVADRE)
Flash vector address data register H (FVADRH)
Flash vector address data register L (FVADRL)
There are several operating modes for accessing flash memory, for example, read mode/program
mode.
There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters
are allocated for each operating mode and MAT selection. The correspondence of operating modes
and registers/parameters for use is shown in table 20.4.
Rev. 6.00 Sep. 24, 2009 Page 676 of 928
REJ09B0099-0600
Section 20 Flash Memory
Table 20.4 Register/Parameter and Target Mode
Initialization
Program
ming
Erasure
Read
RAM
Emulation
Programming/
FCCS
Erasing Interface FPCS
Register
FECS
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
FKEY
⎯
Download
FMATS
⎯
FTDAR
Programming/
DPFR
Erasing Interface FPFR
Parameter
FPEFEQ
RAM Emulation
⎯
⎯
1
1
*
⎯
2
*
*
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
⎯
FUBRA
⎯
⎯
⎯
⎯
⎯
FMPAR
⎯
⎯
⎯
⎯
⎯
FMPDR
⎯
⎯
⎯
⎯
⎯
FEBS
⎯
⎯
⎯
⎯
⎯
RAMER
⎯
⎯
⎯
⎯
⎯
Notes: 1. The setting is required when programming or erasing user MAT in user boot mode.
2. The setting may be required according to the combination of initiation mode and read
target MAT.
20.3.1
Programming/Erasing Interface Register
The programming/erasing interface registers are as described below. They are all 8-bit registers
that can be accessed in byte. Except for the FLER bit in FCCS, these registers are initialized at a
power-on reset, in hardware standby mode, in software standby mode, or in watch mode. The
FLER bit is not initialized in software standby mode or in watch mode.
Flash Code Control and Status Register (FCCS): FCCS is configured by bits which request the
monitor of error occurrence during programming or erasing flash memory and the download of
on-chip program.
Rev. 6.00 Sep. 24, 2009 Page 677 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
7
⎯
1
R
Reserved
This bit is always read as 0. The write value should always
be 1.
6, 5
⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
4
FLER
0
R
Flash Memory Error
Indicates an error occurs during programming and erasing
flash memory. When FLER is set to 1, flash memory enters
the error protection state. This bit is initialized at transition
to a power-on reset or hardware standby mode.
When FLER is set to 1, high voltage is applied to the
internal flash memory. To reduce the damage to flash
memory, the reset must be released after the reset period
of 100 μs which is longer than normal.
0: Flash memory operates normally
Programming/erasing protection for flash memory (error
protection) is invalid.
[Clearing condition] At a power-on reset or in hardware
standby mode
1: Indicates an error occurs during programming/erasing
flash memory.
Programming/erasing protection for flash memory (error
protection) is valid.
[Setting condition] See section 20.5.3, Error Protection
3 to 1 ⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
Rev. 6.00 Sep. 24, 2009 Page 678 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
0
SCO
0
(R)/W
Source Program Copy Operation
Requests the on-chip programming/erasing program to be
downloaded to the on-chip RAM.
When this bit is set to 1, the on-chip program which is
selected by FPCS/FECS is automatically downloaded in
the on-chip RAM specified by FTDAR.
In order to set this bit to 1, RAM emulation state must be
canceled, H'A5 must be written to FKEY, and this operation
must be executed in the on-chip RAM.
Four NOP instructions must be executed immediately after
setting this bit to 1.
Since this bit is cleared to 0 when download is completed,
this bit cannot be read as 1.
0: Download of the on-chip programming/erasing program
to the on-chip RAM is not executed
[Clear condition] When download is completed
1: Request that the on-chip programming/erasing program
is downloaded to the on-chip RAM is occurred
[Set conditions] When all of the following conditions are
satisfied and 1 is written to this bit
• H'A5 is written to FKEY
•
During execution in the on-chip RAM
•
Not in RAM emulation mode (RAMS in RAMER = 0)
Rev. 6.00 Sep. 24, 2009 Page 679 of 928
REJ09B0099-0600
Section 20 Flash Memory
Flash Program Code Select Register (FPCS): FPCS selects the on-chip programming program
to be downloaded.
Bit
Bit Name
7 to 1 ⎯
Initial
Value
R/W
Description
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
0
PPVS
0
R/W
Program Pulse Verify
Selects the programming program.
0: On-chip programming program is not selected
[Clear condition] When transfer is completed
1: On-chip programming program is selected
Flash Erase Code Select Register (FECS): FECS selects download of the on-chip erasing
program.
Bit
Bit Name
7 to 1 ⎯
Initial
Value
R/W
Description
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
0
EPVB
0
R/W
Erase Pulse Verify Block
Selects the erasing program.
0: On-chip erasing program is not selected
[Clear condition] When transfer is completed
1: On-chip erasing program is selected
Rev. 6.00 Sep. 24, 2009 Page 680 of 928
REJ09B0099-0600
Section 20 Flash Memory
Flash Key Code Register (FKEY): FKEY is a register for software protection that enables
download of on-chip program and programming/erasing of flash memory. Before setting the SCO
bit to 1 in order to download on-chip program or executing the downloaded programming/erasing
program, these processing cannot be executed if the key code is not written.
Bit
Bit Name
Initial
Value
R/W
Description
7
K7
0
R/W
Key Code
6
K6
0
R/W
5
K5
0
R/W
4
K4
0
R/W
Only when H'A5 is written, writing to the SCO bit is valid.
When the value other than H'A5 is written to FKEY, 1
cannot be written to the SCO bit. Therefore downloading to
the on-chip RAM cannot be executed.
3
K3
0
R/W
2
K2
0
R/W
1
K1
0
R/W
0
K0
0
R/W
Only when H'5A is written, programming/erasing can be
executed. Even if the on-chip programming/erasing
program is executed, the flash memory cannot be
programmed or erased when the value other than H'5A is
written to FKEY.
H'A5: Writing to the SCO bit is enabled (The SCO bit
cannot be set by the value other than H'A5.)
H'5A: Programming/erasing is enabled (The value other
than H'5A is in software protection state.)
H'00: Initial value
Rev. 6.00 Sep. 24, 2009 Page 681 of 928
REJ09B0099-0600
Section 20 Flash Memory
Flash MAT Select Register (FMATS): FMATS specifies whether user MAT or user boot MAT
is selected.
Bit
Bit Name
Initial
Value
R/W
Description
7
MS7
0/1*
R/W
MAT Select
6
MS6
0
R/W
5
MS5
0/1*
R/W
4
MS4
0
R/W
These bits are in user-MAT selection state when the value
other than H'AA is written and in user-boot-MAT selection
state when H'AA is written.
3
MS3
0/1*
R/W
2
MS2
0
R/W
1
MS1
0/1*
R/W
0
MS0
0
R/W
The MAT is switched by writing the value in FMATS.
When the MAT is switched, follow section 20.7, Switching
between User MAT and User Boot MAT. (The user boot
MAT cannot be programmed in user program mode if user
boot MAT is selected by FMATS. The user boot MAT must
be programmed in boot mode or in programmer mode.)
H'AA: The user boot MAT is selected (in user-MAT
selection state when the value of these bits are other
than H'AA)
Initial value when these bits are initiated in user boot
mode.
H'00: Initial value when these bits are initiated in a mode
except for user boot mode (in user-MAT selection
state)
[Programmable condition] These bits are in the execution
state in the on-chip RAM.
Note: Set to 1 when in user boot mode, otherwise set to 0.
Flash Transfer Destination Address Register (FTDAR): FTDAR is a register that specify the
address to download an on-chip program. This register must be specified before setting the SCO
bit in FCCS to 1.
Rev. 6.00 Sep. 24, 2009 Page 682 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
7
TDER
0
R/W
Transfer Destination Address Setting Error
This bit is set to 1 when the address specified by bits TDA6
to TDA0, which is the start address to download an on-chip
program, is over the range. Whether or not the range
specified by bits TDA6 to TDA0 is within the range of H'00
to H'07 is determined when an on-chip program is
downloaded by setting the SCO bit in FCCS. Make sure
that this bit is cleared to 0 before setting the SCO bit to 1
and the value specified by TDA6 to TDA0 is within the
range of H'00 to H'07.
0: The value specified by bits TDA6 to TDA0 is within the
range.
1: The value specified by is TDA6 to TDA0 is over the
range (H'08 to H'FF) and the download is stopped.
6
TDA6
0
R/W
Transfer Destination Address
5
TDA5
0
R/W
4
TDA4
0
R/W
3
TDA3
0
R/W
Specifies the start address to download an on-chip
program. H'00 to H'07 can be specified meaning that the
start address in the on-chip RAM space can be specified in
units of 4 kbytes.
2
TDA2
0
R/W
1
TDA1
0
R/W
0
TDA0
0
R/W
H'00: H'FF9000 is specified as a start address to download
an on-chip program.
H'01: H'FFA000 is specified as a start address to download
an on-chip program.
H'02: H'FFB000 is specified as a start address to download
an on-chip program.
H'03: H'FFC000 is specified as a start address to download
an on-chip program.
H'04: H'FFD000 is specified as a start address to download
an on-chip program.
H'05: H'FFE000 is specified as a start address to download
an on-chip program.
H'06: H'FF8000 is specified as a start address to download
an on-chip program.
H'07: H'FF7000 is specified as a start address to download
an on-chip program.
H'08 to H'FF: Setting prohibited. Specifying this value sets
the TDRE bit to 1 and stops the download.
Rev. 6.00 Sep. 24, 2009 Page 683 of 928
REJ09B0099-0600
Section 20 Flash Memory
System Control Register 2 (SYSCR2): SYSCR2 controls register accesses.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 4 ⎯
Undefined ⎯
Reserved
3
0
Flash memory control register enable
The write value should always be 0.
FLSHE
R/W
The access of the flash memory control register to the
CPU is controlled by writing 0. Setting 1 to FLSHE bit
enables reading/programming the flash memory control
register. When this bit is cleared to 0, the flash memory
control register is not selected. In this case, the content
of the flash memory control register is retained.
0: Flash control logic unit which controls H'FFFFA4 to
H'FFFFAF is disabled.
1: Flash control logic unit which controls H'FFFFA4 to
H'FFFFAF is enabled.
2
⎯
Undefined ⎯
Reserved
1, 0
⎯
All 0
Reserved
The write value should always be 0.
R/W
The write value should always be 0.
20.3.2
Programming/Erasing Interface Parameter
The programming/erasing interface parameter specifies the operating frequency, user branch
destination address, storage place for program data, programming destination address, and erase
block and exchanges the processing result for the downloaded on-chip program. This parameter
uses the general registers of the CPU (ER0 and ER1) or the on-chip RAM area. The initial value is
undefined at a power-on reset or in hardware standby mode.
When download, initialization, or on-chip program is executed, registers of the CPU except for
R0L are stored. The return value of the processing result is written in R0L. Since the stack area is
used for storing the registers except for R0L, the stack area must be saved at the processing start.
(A maximum size of a stack area to be used is 128 bytes.)
The programming/erasing interface parameter is used in the following four items.
1. Download control
2. Initialization before programming or erasing
Rev. 6.00 Sep. 24, 2009 Page 684 of 928
REJ09B0099-0600
Section 20 Flash Memory
3. Programming
4. Erasing
These items use different parameters. The correspondence table is shown in table 20.5. The
meaning of the bits in FPFR varies in each processing program: initialization, programming, or
erasure. For details, see descriptions of FPFR for each process.
Table 20.5 Parameters and Target Modes
Name of
Parameter
Abbrevia- Down
tion
Load
Initialization
Programming
Erasure
R/W
Initial
Value
Allocation
Download pass
and fail result
DPFR
⎯
⎯
⎯
R/W
Undefined
On-chip
RAM*
R/W
Undefined
R0L of
CPU
Flash pass and fail FPFR
result
⎯
FPEFEQ
Flash
programming/
erasing frequency
control
⎯
⎯
⎯
R/W
Undefined
ER0 of
CPU
Flash user branch FUBRA
address set
parameter
⎯
⎯
⎯
R/W
Undefined
ER1 of
CPU
Flash multipurpose address
area
FMPAR
⎯
⎯
⎯
R/W
Undefined
ER1 of
CPU
Flash multipurpose data
destination area
FMPDR
⎯
⎯
⎯
R/W
Undefined
ER0 of
CPU
Flash erase block
select
FEBS
⎯
⎯
R/W
Undefined
ER0 of
CPU
⎯
Note: A single byte of the start address to download an on-chip program, which is specified by
FTDAR.
(1)
Download Control
The on-chip program is automatically downloaded by setting the SCO bit to 1. The on-chip RAM
area to be downloaded is the 2-kbyte area starting from the address specified by FTDAR. For the
address map of the on-chip RAM, see figure 20.10.
Download control is set by the programming/erasing interface registers, and the DPFR parameter
indicates the return value.
Rev. 6.00 Sep. 24, 2009 Page 685 of 928
REJ09B0099-0600
Section 20 Flash Memory
(a)
Download pass/fail result parameter (DPFR: single byte of start address specified by
FTDAR)
This parameter indicates the return value of the download result. The value of this parameter can
be used to determine if downloading is executed or not. Since the confirmation whether the SCO
bit is set to 1 is difficult, the certain determination must be performed by writing the single byte of
the start address specified by FTDAR to the value other than the return value of download (for
example, H'FF) before the download start (before setting the SCO bit to 1).
Initial
Value
R/W
Description
7 to 3 ⎯
⎯
⎯
Reserved
2
⎯
R/W
Source Select Error Detect
Bit
Bit Name
Return 0
SS
Only one type for the on-chip program which can be
downloaded can be specified. When more than two types
of the program are selected, the program is not selected,
or the program is selected without mapping, error is
occurred.
0: Download program can be selected normally
1: Download error is occurred (multi-selection or program
which is not mapped is selected)
1
FK
⎯
R/W
Flash Key Register Error Detect (FK)
Returns the check result whether the value of FKEY
register is set to H'A5.
0: FKEY setting is normal (FKEY = H'A5)
1: Setting value of FKEY becomes error (FKEY = value
other than H'A5)
0
SF
⎯
R/W
Success/Fail
Returns the result whether download is ended normally or
not. The determination result whether program that is
downloaded to the on-chip RAM is read back and then
transferred to the on-chip RAM is returned.
0: Downloading on-chip program is ended normally (no
error)
1: Downloading on-chip program is ended abnormally
(error occurs)
Rev. 6.00 Sep. 24, 2009 Page 686 of 928
REJ09B0099-0600
Section 20 Flash Memory
(2)
Programming/Erasing Initialization
The on-chip programming/erasing program to be downloaded includes the initialization program.
The specified period pulse must be applied when programming or erasing. The specified pulse
width is made by the method in which wait loop is configured by the CPU instruction. The
operating frequency of the CPU must be set.
The initial program is set as a parameter of the programming/erasing program which has
downloaded these settings.
(a)
Flash programming/erasing frequency parameter (FPEFEQ: General register ER0 of CPU)
This parameter sets the operating frequency of the CPU.
For the settable range of operating frequency in this LSI, see section 24.4.2, Clock Timing.
Bit
Bit Name
Initial
Value
31 to 16 F31 to F16 ⎯
R/W
Description
R/W
Reserved
These bit should be cleared to 0.
15 to 0 F15 to F0
⎯
R/W
Frequency Set
Set the operating frequency of the CPU. The setting
value must be calculated as the following methods.
•
The operating frequency which is shown in MHz units
must be rounded in a number to three decimal places
and be shown in a number of two decimal places.
•
The value multiplied by 100 is converted to the binary
digit and is written to the FPEFEQ parameter (general
register ER0).
For example, when the operating frequency of the CPU is
25.000 MHz, the value is as follows.
•
The number to three decimal places of 25.000 is
rounded and the value is thus 25.00.
•
The formula that 25.00 × 100 = 2500 is converted to
the binary digit and B'0000,1001,1100,0100 (H'09C4)
is set to ER0.
Rev. 6.00 Sep. 24, 2009 Page 687 of 928
REJ09B0099-0600
Section 20 Flash Memory
(b) Flash user branch address setting parameter (FUBRA: General register ER1 of CPU)
This parameter sets the user branch destination. Set user program is executed in a specified unit
during programming/erasure.
Bit
Bit Name
31 to 0 UA31 to
UA0
Initial
Value
R/W
Description
⎯
R/W
User Branch Destination Address
When no user branch is required, set address 0
(H'00000000). The user branch destination should be the
RAM space or external bus space to which on-chip
program is not transferred. Be careful not to branch to the
area without execution codes, or runaway or destruction
of the on-chip program area or the stack area is caused.
In case of runaway, the value of flash memory is not
guaranteed.
During the processing in the user branch destination, do
not download or initialize the on-chip program or initiate
programming/erasing program. Programming/erasing at
the return from the user branch destination is not
guaranteed. In addition, do not modify the data prepared
to be programmed. Also during the processing in the user
branch destination, do not modify the
programming/erasing interface register or make transition
to RAM emulation mode. After the user branch
processing has completed, use the RTS instruction to
return to programming/erasing program.
Rev. 6.00 Sep. 24, 2009 Page 688 of 928
REJ09B0099-0600
Section 20 Flash Memory
(c)
Flash pass/fail parameter (FPFR: general register R0L of CPU)
This parameter indicates FPFR as the return value of the initialization result.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 3
⎯
⎯
⎯
Reserved
Return 0
2
BR
⎯
R/W
User Branch Error Detect
Returns the check result whether the specified user
branch destination address is in the storage area for the
downloaded programming/erasing-related programs.
0: Setting of user branch address is normal
1: Setting of user branch address is abnormal
1
FQ
⎯
R/W
Frequency Error Detect
Returns the check result whether the specified operating
frequency of the CPU is in the range of the supported
operating frequency.
0: Setting of operating frequency is normal
1: Setting of operating frequency is abnormal
0
SF
⎯
R/W
Success/Fail
Indicates whether initialization is completed normally.
0: Initialization is ended normally (no error)
1: Initialization is ended abnormally (error occurs)
Rev. 6.00 Sep. 24, 2009 Page 689 of 928
REJ09B0099-0600
Section 20 Flash Memory
(3)
Programming Execution
When flash memory is programmed, the programming destination address on the user MAT and
the program data must be passed to the downloaded programming program.
1. The start address of the programming destination on the user MAT must be stored in a general
register ER1. This parameter is called as FMPAR (flash multipurpose address area parameter).
Since the program data is always in units of 128 bytes, the lower eight bits (A7 to A0) must be
H'00 or H'80 as the boundary of the programming start address on the user MAT.
2. The program data for the user MAT must be prepared in the consecutive area. The program
data must be in the consecutive space which can be accessed by using the MOV.B instruction
of the CPU and in other than the flash memory space.
When data to be programmed does not satisfy 128 bytes, the 128-byte program data must be
prepared by filling with the dummy code H'FF.
The start address of the area in which the prepared program data is stored must be stored in a
general register ER0. This parameter is called as FMPDR (flash multipurpose data destination
area parameter).
For details on the program processing procedure, see section 20.4.2, User Program Mode.
(a)
Flash multipurpose address area parameter (FMPAR: general register ER1 of CPU)
This parameter stores the start address of the programming destination on the user MAT.
When the address in the area other than flash memory space is set, an error occurs.
The start address of the programming destination must be at the 128-byte boundary. If this
boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the WA
bit in FPFR.
Bit
Bit Name
31 to 0 MOA31 to
MOA0
Initial
Value
R/W
Description
⎯
R/W
Store the start address of the programming destination
on the user MAT. The consecutive 128-byte
programming is executed starting from the specified start
address of the user MAT. Therefore, the specified
programming start address becomes a 128-byte
boundary and MOA6 to MOA0 are always 0.
Rev. 6.00 Sep. 24, 2009 Page 690 of 928
REJ09B0099-0600
Section 20 Flash Memory
(b) Flash multipurpose data destination parameter (FMPDR: general register ER0 of CPU):
This parameter stores the start address in the area which stores the data to be programmed in the
user MAT. When the storage destination of the program data is in flash memory, an error occurs.
The error occurrence is indicated by the WD bit in FPFR.
Bit
Bit Name
Initial
Value
31 to 0 MOD31 to ⎯
MOD0
(c)
R/W
Description
R/W
Store the start address of the area which stores the
program data for the user MAT. The consecutive 128byte data is programmed to the user MAT starting from
the specified start address.
Flash pass/fail parameter (FPFR: general register R0L of CPU)
This parameter indicates the return value of the program processing result.
Bit
Bit Name
Initial
Value
R/W
Description
7
⎯
⎯
⎯
Reserved
Return 0.
6
MD
⎯
R/W
Programming Mode Related Setting Error Detect
Returns the check result that the error protection state is
not entered. For conditions to enter the error protection
state, see section 20.5.3, Error Protection.
0: FLER setting is normal (FLER = 0)
1: Programming cannot be performed (FLER = 1)
Rev. 6.00 Sep. 24, 2009 Page 691 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
5
EE
⎯
R/W
Programming Execution Error Detect
1 is returned to this bit when the specified data could not
be written or some flash memory related registers are
rewritten at return from the user brunch processing
because the user MAT was not erased.
If FMATS is set to H'AA and the user boot MAT is
selected, an error occurs when programming is
performed. In this case, both the user MAT and user boot
MAT are not rewritten. Programming of the user boot
MAT should be performed in boot mode or programmer
mode.
0: Programming has ended normally
1: Programming has ended abnormally (programming
result is not guaranteed)
4
FK
⎯
R/W
Flash Key Register Error Detect
Returns the check result of the value of FKEY before the
start of the programming processing.
0: FKEY setting is normal (FKEY = H'5A)
1: FKEY setting is error (FKEY = value other than H'5A)
3
⎯
⎯
⎯
Reserved
Returns 0.
2
WD
⎯
R/W
Write Data Address Detect
When the following address is specified as the start
address of the storage destination of the program data,
an error occurs.
•
The address in the on-chip RAM where
programming/erasing program is downloaded
•
The address in the flash memory area
0: Setting of write data address is normal
1: Setting of write data address is abnormal
Rev. 6.00 Sep. 24, 2009 Page 692 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
1
WA
⎯
R/W
Write Address Error Detect
When the following items are specified as the start
address of the programming destination, an error occurs.
•
When the programming destination address in the
area other than flash memory is specified
•
When the specified address is not 128-byte
boundary (that is, A6 to A0 are not 0)
0: Setting of programming destination address is normal
1: Setting of programming destination address is
abnormal
0
SF
⎯
R/W
Success/Fail
Indicates whether the program processing is ended
normally or not.
0: Programming is ended normally (no error)
1: Programming is ended abnormally (error occurs)
(4)
Erasure Execution
When flash memory is erased, the erase-block number on the user MAT must be passed to the
erasing program which is downloaded. This is set to the FEBS parameter (general register ER0).
One block is specified from the block number 0 to 15.
For details on the erasing processing procedure, see section 20.4.2, User Program Mode.
Rev. 6.00 Sep. 24, 2009 Page 693 of 928
REJ09B0099-0600
Section 20 Flash Memory
(a)
Flash erase block select parameter (FEBS: general register ER0 of CPU)
This parameter specifies the erase-block number. The several block numbers cannot be specified.
Bit
Bit Name
31 to 8 ⎯
Initial
Value
R/W
Description
⎯
⎯
Reserved
These bits should be cleared to 0.
7
EB7
⎯
R/W
Erase Block
6
EB6
⎯
R/W
5
EB5
⎯
R/W
4
EB4
⎯
R/W
3
EB3
⎯
R/W
Set the erase-block number in the range from 0 to 15. 0
corresponds to the EB0 block and 15 corresponds to the
EB15 block. An error occurs when the number other than
0 to 15 is set.
2
EB2
⎯
R/W
1
EB1
⎯
R/W
0
EB0
⎯
R/W
(b) Flash pass/fail parameter (FPFR: general register R0L of CPU)
This parameter returns value of the erasing processing result.
Bit
Bit Name
Initial
Value
R/W
Description
7
⎯
⎯
⎯
Reserved
Return 0.
6
MD
⎯
⎯
Erasure Mode Related Setting Error Detect
Returns the check result of whether the error protection
state is entered. For conditions to enter the error
protection state, see section 20.5.3, Error Protection.
0: FLER setting is normal (FLER = 0)
1: FLER = 1 and erasure cannot be performed
Rev. 6.00 Sep. 24, 2009 Page 694 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
Initial
Value
R/W
Description
5
EE
⎯
R/W
Erasure Execution Error Detect
1 is returned to this bit when the user MAT could not be
erased or when flash-memory related register settings
are partially changed at the return from the user branch
processing. If FMATS is set to H'AA and the user boot
MAT is selected, an error occurs when erasure is
performed. In this case, both the user MAT and user boot
MAT are not erased. Erasing of the user boot MAT
should be performed in boot mode or programming
mode.
0: Erasure has ended normally
1: Erasure has ended abnormally (erasure result is not
guaranteed)
4
FK
⎯
R/W
Flash Key Register Error Detect
Returns the check result of FKEY value before start of
the erasing processing.
0: FKEY setting is normal (FKEY = H'5A)
1: FKEY setting is error (FKEY = value other than H'5A)
3
EB
⎯
R/W
Erase Block Select Error Detect
Returns the check result whether the specified eraseblock number is in the block range of the user MAT.
0: Setting of erase-block number is normal
1: Setting of erase-block number is abnormal
2, 1
⎯
⎯
⎯
Reserved
Return 0.
0
SF
⎯
R/W
Success/Fail
Indicates whether the erasing processing is ended
normally or not.
0: Erasure is ended normally (no error)
1: Erasure is ended abnormally (error occurs)
Rev. 6.00 Sep. 24, 2009 Page 695 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.3.3
RAM Emulation Register (RAMER)
When the real-time programming of the user MAT is emulated, RAMER sets the area of the user
MAT which is overlapped with a part of the on-chip RAM. RAMER is initialized to H'00 at a
power-on reset or in hardware standby mode and is not initialized in software standby mode or in
watch mode. The RAMER setting must be executed in user mode or in user program mode.
For the division method of the user-MAT area, see table 20.6. In order to operate the emulation
function certainly, the target MAT of the RAM emulation must not be accessed immediately after
RAMER is programmed. If it is accessed, the normal access is not guaranteed.
Bit
Bit Name
Initial
Value
R/W
Description
7 to 5
⎯
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
4
⎯
0
R/W
Reserved
The write value should always be 0.
3
RAMS
⎯
R/W
RAM Select
Sets whether the user MAT is emulated or not. When
RAMS = 1, all blocks of the user boot MAT are in the
programming/erasing protection state.
0: RAM emulation function is invalid
All blocks of the user MAT are not in the
programming/erasing protection state
1: RAM emulation function is valid
All blocks of the user MAT are in the
programming/erasing protection state
2
RAM2
0
R/W
User MAT Area Select
1
RAM1
0
R/W
0
RAM0
0
R/W
These bits are used with bit 3 and select the user-MAT
area to be overlapped with the on-chip RAM. (See table
20.6.)
Rev. 6.00 Sep. 24, 2009 Page 696 of 928
REJ09B0099-0600
Section 20 Flash Memory
Table 20.6 Division of User MAT Area
RAM Area
Block Name
RAMS
RAM2
RAM1
RAM0
H'FFD000 to H'FFDFFF RAM area (4 kbytes) 0
*
*
*
H'000000 to H'000FFF
EB0 (4 kbytes)
1
0
0
0
H'001000 to H'001FFF
EB1 (4 kbytes)
1
0
0
1
H'002000 to H'002FFF
EB2 (4 kbytes)
1
0
1
0
H'003000 to H'003FFF
EB3 (4 kbytes)
1
0
1
1
H'004000 to H'004FFF
EB4 (4 kbytes)
1
1
0
0
H'005000 to H'005FFF
EB5 (4 kbytes)
1
1
0
1
H'006000 to H'006FFF
EB6 (4 kbytes)
1
1
1
0
H'007000 to H'007FFF
EB7 (4 kbytes)
1
1
1
1
Legend:
*: Don’t care
20.3.4
Flash Vector Address Control Register (FVACR)
FVACR modifies the space from which the vector table data of the NMI interrupts is read.
Normally the vector table data is read from the address spaces from H'00001C to H'00001F.
However, the vector table can be read from the internal I/O register (FVADRR to FVADRL) by
the FVACR setting. FVACR is initialized to H'00 at a power-on reset or in hardware standby
mode.
All interrupts including NMI must be prohibited in the programming/erasing processing or during
downloading on-chip program. When the NMI interrupt is necessary such as in the system error
processing, FVACR and FVADRR to FVADRL must be set and the interrupt exception
processing routine must be set in the on-chip RAM space or in the external space.
Bit
Bit Name
Initial
Value
R/W
Description
7
FVCHGE
0
R/W
Vector Switch Function Valid
Selects whether the function for modifying the space from
which the vector table data is read is valid or invalid. When
FVCHGE = 1, the vector table data can be read from the
internal I/O register (FVADRR to FVADRL).
0: Function for modifying the space from which the vector
table data is read is invalid (Initial value)
1: Function for modifying the space from which the vector
table data is read is valid
Rev. 6.00 Sep. 24, 2009 Page 697 of 928
REJ09B0099-0600
Section 20 Flash Memory
Bit
Bit Name
6 to 0 ⎯
Initial
Value
R/W
Description
All 0
R
Reserved
These bits are always read as 0. The write value should
always be 0.
20.3.5
Flash Vector Address Data Register (FVADR)
This is a register to store the vector data when the flash vector address control register (FVACR) is
used to enable the function to select the space where the vector table data is read. This register
consists of four 8-bit registers: FVADRR, FVADRE, FVADRH, and FVADRL. This register is
initialized to H'00000000 at a power-on reset or in hardware standby mode.
• FVADRR
Bit
Bit Name Initial Value R/W
31 to 24 ⎯
All 0
R/W
Description
Set the vector address.
• FVADRE
Bit
Bit Name Initial Value R/W
23 to 16 ⎯
All 0
Description
R/W
Set the vector address.
• FVADRH
Bit
Bit Name Initial Value
R/W
Description
15 to 8
⎯
R/W
Set the vector address.
All 0
• FVADRL
Bit
Bit Name Initial Value
R/W
Description
7 to 0
⎯
R/W
Set the vector address.
All 0
Rev. 6.00 Sep. 24, 2009 Page 698 of 928
REJ09B0099-0600
Section 20 Flash Memory
20.4
On-Board Programming Mode
When the pin is set in on-board programming mode and the reset start is executed, the on-board
programming state that can program/erase the on-chip flash memory is entered. On-board
programming mode has three operating modes: user program mode, user boot mode, and boot
mode.
For details of the pin setting for entering each mode, see table 20.1. For details of the state
transition of each mode for flash memory, see figure 20.2.
20.4.1
Boot Mode
Boot mode executes programming/erasing user MAT and user boot MAT by means of the control
command and program data transmitted from the host using the on-chip SCI. The tool for
transmitting the control command and program data must be prepared in the host. The SCI
communication mode is set to asynchronous mode. When reset start is executed after this LSI’s
pin is set in boot mode, the boot program in the microcomputer is initiated. After the SCI bit rate
is automatically adjusted, the communication with the host is executed by means of the control
command method.
The system configuration diagram in boot mode is shown in figure 20.6. For details on the pin
setting in boot mode, see table 20.1. The NMI and other interrupts are ignored in boot mode.
However, the NMI and other interrupts should be disabled in the user system.
This LSI
Control command,
analysis execution
software (on-chip)
Host
Boot
programming
tool and program
data
Control command, program data
RxD0
On-chip SCI_0
Reply response
Flash
memory
On-chip RAM
TxD0
Figure 20.6 System Configuration in Boot Mode
Rev. 6.00 Sep. 24, 2009 Page 699 of 928
REJ09B0099-0600
Section 20 Flash Memory
(1)
SCI Interface Setting by Host
When boot mode is initiated, this LSI measures the low period of asynchronous SCI-communication data (H'00), which is transmitted consecutively by the host. The SCI transmit/receive format
is set to 8-bit data, 1 stop bit, and no parity. This LSI calculates the bit rate of transmission by the
host by means of the measured low period and transmits the bit adjustment end sign (1 byte of
H'00) to the host. The host must confirm that this bit adjustment end sign (H'00) has been received
normally and transmits 1 byte of H'55 to this LSI. When reception is not executed normally, boot
mode is initiated again (reset) and the operation described above must be executed. The bit rate
between the host and this LSI is not matched by the bit rate of transmission by the host and system
clock frequency of this LSI. To operate the SCI normally, the transfer bit rate of the host must be
set to 9,600 bps or 19,200 bps.
The system clock frequency, which can automatically adjust the transfer bit rate of the host and
the bit rate of this LSI, is shown in table 20.7. Boot mode must be initiated in the range of this
system clock.
Start
bit
D0
D1
D2
D3
D4
D5
Measure low period (9 bits) (data is H'00)
D6
D7
Stop bit
High period of
at least 1 bit
Figure 20.7 Automatic-Bit-Rate Adjustment Operation of SCI
Table 20.7 System Clock Frequency for Automatic-Bit-Rate Adjustment by This LSI
Bit Rate of Host
System Clock Frequency
9,600 bps
10 to 26 MHz
19,200 bps
16 to 26 MHz
(2)
State Transition Diagram
The overview of the state transition diagram after boot mode is initiated is shown in figure 20.8.
1. Bit rate adjustment
After boot mode is initiated, the bit rate of the SCI interface is adjusted with that of the host.
2. Waiting for inquiry set command
For inquiries about user-MAT size and configuration, MAT start address, and support state,
the required information is transmitted to the host.
3. Automatic erasure of all user MAT and user boot MAT
Rev. 6.00 Sep. 24, 2009 Page 700 of 928
REJ09B0099-0600
Section 20 Flash Memory
After inquiries have finished, all user MAT and user boot MAT are automatically