ICST ICS9248-64 Amd-k7tm system clock chip Datasheet

Integrated
Circuit
Systems, Inc.
ICS9248-64
AMD-K7TM System Clock Chip
General Description
Features
The ICS9248-64 is a main clock synthesizer chip for AMDK7 based systems. This provides all clocks required for such
a system when used with a Zero Delay Buffer Chip such as
the ICS9179-06.
•
Spread Spectrum may be enabled by driving the SPREAD#
pin active. Spread spectrum typically reduces system EMI by
8dB to 10dB. This simplifies EMI qualification without
resorting to board design iterations or costly shielding. The
ICS9248-64 employs a proprietary closed loop design, which
tightly controls the percentage of spreading over process and
temperature variations.
•
•
•
Block Diagram
•
Generates the following system clocks:
- 3 differential pair open drain CPU clocks
(1.5V external
pull-up; up to 133MHz).
- 8 PCI including 1 free running (3.3V) @33.3MHz.
- 2 AGP(3.3V) up to 66.6MHz.
- 2 REF(3.3V)@14.318MHz
- 1 48MHz(3.3V)
- 24 / 48MHz(3.3V)
Skew characteristics:
- CPU -CPU<250ps
- CPUt - CPUc <200ps (differential pair)
- PCI – PCI: <500ps
- CPU – SDRAM_OUT: < 250ps
- CPU – AGP <500ps
Efficient Power Management through PD#, PCI_STOP#
and CPU_STOP#.
Spread Spectrum option for EMI reduction
(-1.0% down spread).
Uses external 14.318 MHz crystal
*FS0/REF0
*FS1/REF1
GNDREF
X1
X2
GNDPCI
PCICLK_F
PCICLK0
VDDPCI
PCICLK1
PCICLK2
GNDPCI
PCICLK3
PCICLK4
VDDPCI
PCICLK5
PCICLK6
VDDAGP
AGP0
AGP1
GNDAGP
VDD48
48MHz
SEL24_48#/24-48MHz
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
ICS9248-64
Pin Configuration
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
VDDREF
GNDSD
SDRAM_OUT
VDDSD
RESERVED
CPUCLKC2
CPUCLKT2
GNDCPU
CUCLKC1
CPUCLKT1
GND
CPUCLKC0
CPUCLKT0
RESERVED
VDD
GND
PCI_STOP#
CPU_STOP#
PD#
SPREAD#
TEST#
SDATA 2
I C
SCLK
GND48
{
48-Pin SSOP
* Internal 120K pullup resistor on indicated inputs
AMD-K is a trademark of Advanced Micro Devices.
9248-64 Rev C 03/19/01
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.
ICS9248-64
Pin Descriptions
PIN NUMBER
3
PIN NAME
FS(0:1)
REF(0:1)
GNDREF
TYPE
IN
OUT
PWR
4
X1
IN
5
6, 12
X2
GNDPCI
OUT
PWR
7
PCICLK_F
OUT
PCICLK (0:6)
OUT
PCI clock outputs. TTL compatible 3.3V
VDDPCI
VDDAGP
AGP (0:1)
GNDAGP
VDD48
48MHz
PWR
PWR
OUT
PWR
PWR
OUT
SEL24-48#
IN
25
26
27
24-48MHz
GND48
SCLK
SDATA
OUT
PWR
IN
IN
28
TEST#
IN
29
SPREAD#
IN
30
PD#
IN
31
CPU_STOP#
IN
32
PCI_STOP#
IN
33
34
35, 44
GND
VDD
RESERVED
PWR
PWR
N/C
36, 39, 42,
CPUCLKT (0:2)
OUT
37, 40, 43
CPUCLKC(0:2)
OUT
38, 41
45
46
47
48
GNDCPU
VDDSD
SDRAM_OUT
GNDSD
VDDREF
PWR
PWR
OUT
PWR
PWR
Power for PCICLK outputs, nominally 3.3V
Power for AGP outputs, nominally 3.3V
AGP outputs defined as 2X PCI. These may not be stopped.
Ground for AGP clock outputs
Power for USB, FDC outputs nominally 3.3V
48MHz output
Selects 24 or 48MHz output for pin 24
Low = 48MHz High = 24MHz
Fixed clock out selectable through SEL24-48#
Ground for 48MHz outputs
Clock input for I2C
Data input for I2C
Tri State or test mode when low
(please refer to frequency table)
Enables Spread Spectrum feature when LOW. Down Spread
0.5% modulation frequency =50KHz
Powers down chip, active low. Internal PLL & all outputs are
disabled.
Halts CPUCLKs. CPUCLKT(0:2) is driven LOW whereas
CPUCLKC(0:2) is driven HIGH when this pin is asserted
(Active LOW).
Halts PCI Bus at logic "0" level when driven low. PCICLK_F
is not affected by this pin
Isolated ground for core
Isolated power for core, nominally 3.3V
Furture CPU power rail
"True" clocks of differential pair CPU outputs. These open
drain outputs need an external 1.5V pull-up.
"Complementory" clocks of differental pair CPU output. These
open drain outputs need an external 1.5V pull_up.
Ground for CPUCLK outputs.
Power for SDRAM_OUT pin. Norminally 3.3V
Reference clock for SDRAM zero delay buffer
Ground for SDRAM_OUT pins
Power for REF (0:1), X1, X2, nominally 3.3V
1, 2
8, 10, 11, 13,
14,16,17
9, 15
18
19, 20
21
22
23
24
DESCRIPTION
Frequency Select pins, has pull-up to VDD
14.318MHz clock output
Ground for REF outputs
XTAL_IN 14.318MHz Crystal input, has internal 33pF load
cap and feed back resistor from X2
XTAL_OUT Crystal output, has internal load cap 33pF
Ground for PCI outputs
Free Running PCI output. Not affected by the PCI_STOP#
input.
2
ICS9248-64
Frequency Select
TEST#
FS1
FS0
CPU,
SDRAM
PCI
AGP
48MHz
REF
Comments
0
0
0
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Tri-state
0
0
1
50.0
25.0
50.0
48
14.318
0
1
0
66.6
33.3
66.6
48
14.318
0
1
1
TCLK/2
TCLK/6
TCLK/3
TCLK/4
TCLK
1
0
0
90.0
30.0
60.0
48
14.318
1
0
1
133.3
33.3
66.6
48
14.318
1
1
0
120.0
30.0
60.0
48
14.318
1
1
1
100.0
33.3
66.6
48
14.318
Test mode(1)
Notes:
1. TCLK is a test clock driven on the X1 (crystal in pin) input during test mode.
3
ICS9248-64
I2C Command Bitmaps
Byte 1: Reserved for Buffer
Byte 0: Reserved for Buffer
BIT
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PIN#
-
PWD
1
1
1
1
1
1
1
1
BIT
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DESCRIPTION
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
PIN#
-
PWD
1
1
1
1
1
1
1
1
PWD
1
1
1
1
1
1
1
1
DESCRIPTION
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
Byte 3: Reserved for Buffer
Byte 2: Reserved for Buffer
BIT
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PIN#
-
BIT
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
DESCRIPTION
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
4
PIN#
-
PWD
1
1
1
1
1
1
1
1
DESCRIPTION
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
(Reserved for Buffer)
ICS9248-64
Byte 5: PCI Clock Control Register
Byte 4: Clock Control Register
BIT
PIN#
PWD
DESCRIPTION
BIT
PIN#
PWD
2
1
REF1 enable
DESCRIPTION
7
1
1
REF0 enable
7
6
24
1
24MHz/48MHz enable
6
17
1
PCICLK6 enable
16
1
PCICLK5 enable
5
23
1
48MHz enable
5
4
20
1
AGP1 enable
4
14
1
PCICLK4 enable
AGP0 enable
CPUCLK2 enable (both of
differential pair, True" and
"Complimentary"
CPUCLK1 enable (both of
differential pair, True" and
"Complimentary"
CPUCLK0 enable (both of
differential pair, True" and
"Complimentary"
3
13
1
PCICLK3 enable
2
11
1
PCICLK2 enable
1
10
1
PCICLK1 enable
0
8
1
PCICLK0 enable
3
19
1
2
42, 43
1
1
39, 40
1
0
36, 37
1
Notes: A value of '1'b is enable, '0'b is disable
Notes: A value of '1'b is enable, '0'b is disable
Byte 6: SDRAM Clock & Generator Mode Control Register
Bit
7
6:4
2:3
1
0
Description
Spread Spectrum enable down spread
Bit
654
111
110
101
100
011
010
001
000
CPU
100
120
133
90
TCLK/2
66
50
HI-Z
PCI
PWD
1
Spread Percentage
1% Down Spread
33.3
1% Down Spread
30
1% Down Spread
33.3
-0.5%Down Spread
30
TCLK/6 1% Down Spread
-0.5%Down Spread
33
1% Down Spread
25
1% Down Spread
HI-Z
(Reserved)
I2C enable
SDRAM_OUT Enable
1
1
1
1
Notes: A value of '1'b is enable, '0'b is disable
5
ICS9248-64
Absolute Maximum Ratings
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . GND –0.5 V to VDD +0.5 V
Ambient Operating Temperature . . . . . . . . . . . . 0°C to +70°C
Storage Temperature . . . . . . . . . . . . . . . . . . . . . . –65°C to +150°C
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are
stress specifications only and functional operation of the device at these or any other conditions above those listed in the
operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect product reliability.
Electrical Characteristics - Input/Supply/Common Output Parameters
TA = 0 - 70º C; Supply Voltage VDD = 3.3 V +/-5% (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
Input High Voltage
VIH
Input Low Voltage
VIL
Input High Current
VIN = VDD
IIH
Input Low Current
IIL1
VIN = 0 V; Inputs with no pull-up resistors
Input Low Current
VIN = 0 V; Inputs with pull-up resistors
IIL2
IDD3.3OP66 CL = max cap loads; Select @ 66MHz
Operating Supply
IDD3.3OP100 CL = max cap loads; Select @ 100MHz
Current
IDD3.3OP133 CL = max cap loads; Select @ 133MHz
Power Down
Input frequency
Input Capacitance1
1
Clk Stabilization
PD
Fi
CIN
CINX
TSTAB
VDD = 3.3 V;
Logic Inputs
X1 & X2 pins
From VDD = 3.3 V to 1% target Freq.
VT = 50%
VT = 50%
tCPU-SDRAM
tCPU-AGP
1
Guaranteed by design, not 100% tested in production.
Skew1
6
MIN
2
VSS-0.3
-5
-200
TYP
0.1
2.0
-100
100
110
120
12
95
14.318
27
36
190
60
MAX UNITS
VDD+0.3
V
0.8
V
5
µA
µA
µA
180
mA
600
16
5
45
3
µA
MHz
pF
pF
ms
ps
ps
250
500
ICS9248-64
Electrical Characteristics - 24_48M, REF(0:1)
TA = 0 - 70º C; VDD = 3.3 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
Jitter, Cycle-to-cycle1
1
SYMBOL
VOH5
VOL5
IOH5
IOL5
CONDITIONS
MIN
2.4
IOH = -12 mA
IOL = 9 mA
VOH = 2.0 V
VOL = 0.8 V
16
TYP
2.8
0.32
-27
22
MAX UNITS
V
0.4
V
-22
mA
mA
tr5
VOL = 0.4 V, VOH = 2.4 V
2.3
4
ns
tf5
VOH = 2.4 V, VOL = 0.4 V
2.4
4
ns
dt5
VT = 50%
VT = 1.5 Volts, REF
VT = 1.5 Volts, USB, 24_48M
51
400
260
55
1000
500
%
ps
ps
tjcyc-cyc1
45
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - CPUCLK (Open Drain)
TA = 0 - 70º C; VDD = 3.3 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output Impedance
SYMBOL
ZO
Output High Voltage
VOH2B
Output Low Voltage
VOL2B
Output Low Current
IOL2B
CONDITIONS
VO = VX
Termination to
Vpull-up(external)
Termination to
Vpull-up(external)
VOL = 0.3 V
tr2B
VOL = 0.3 V, VOH = 1.2 V
VDIF
Note 2
0.4
VDIF
Note 2
0.2
VX
Note 3
550
750
1100
mV
dt2B
tsk2B
VT = 50%
VT = 50%
45
51
100
55
250
%
ps
tsk2B
VT = 50%
135
200
ps
tjcyc-cyc2B
VT = VX
110
250
ps
Rise Time1
Differential voltageAC1
Differential voltageDC1
Differential Crossover
Voltage1
Duty Cycle1
Skew1, CPU to CPU
Skew1, CPUT to CPUC
Jitter, Cycle-to-cycle1
MIN
TYP
50
1
0.175
18
MAX
Ω
1.2
V
0.4
V
21
0.85
UNITS
mA
0.9
Vpullup(external)
+ 0.6
Vpullup(external)
+ 0.6
ns
V
V
Notes:
1 - Guaranteed by design, not 100% tested in production.
2 - VDIF specifies the minimum input differential voltages (VTR-VCP) required for switching, where VTR is the "true" input
level and VCP is the "complement" input level.
3 - Vpullup(external) = 1.5V, Min = Vpullup(external)/2-150mV; Max=(Vpullup(external)/2)+150mV
7
ICS9248-64
Electrical Characteristics - PCICLK(0:6)
TA = 0 - 70º C; VDD = 3.3 V +/-5%; CL = 30 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
1
Skew (window)
Jitter, Cycle-to-cycle1
1
SYMBOL
VOH1
VOL1
IOH1
IOL1
CONDITIONS
IOH = -11 mA
IOL = 9.4 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2.6
19
TYP
3.1
0.17
-54
44
MAX UNITS
V
0.4
V
-16
mA
mA
tr1
VOL = 0.4 V, VOH = 2.4 V
1.8
2
ns
tf1
VOH = 2.4 V, VOL = 0.4 V
1.65
2
ns
dt1
VT = 50%
51
55
%
Tsk1
VT = 50%
470
500
ps
120
500
ps
tjcyc-cyc1
45
VT = 1.5 Volts
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - PCICLK_F
TA = 0 - 70º C; VDD = 3.3 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
SYMBOL
VOH1
VOL1
IOH1
IOL1
Rise Time1
tr1
VOL = 0.4 V, VOH = 2.4 V
1.75
2
ns
Fall Time1
tf1
VOH = 2.4 V, VOL = 0.4 V
1.65
2
ns
Duty Cycle1
dt1
VT = 50%
51
55
%
120
500
ps
Jitter, Cycle-to-cycle1
1
tjcyc-cyc1
CONDITIONS
IOH = -11 mA
IOL = 9.4 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2.6
12
45
VT = 1.5 Volts
Guaranteed by design, not 100% tested in production.
8
TYP
3.1
0.165
-54
44
MAX UNITS
V
0.4
V
-12
mA
mA
ICS9248-64
Electrical Characteristics - AGP(0:1)
TA = 0 - 70º C; VDD = 3.3 V +/-5%; CL = 20 pF (unless otherwise stated)
PARAMETER
Output High Voltage
Output Low Voltage
Output High Current
Output Low Current
Rise Time
Fall Time
1
1
Duty Cycle
1
Jitter, Cycle-to-cycle1
1
SYMBOL
VOH4B
VOL4B
IOH4B
IOL4B
CONDITIONS
IOH = -18 mA
IOL = 18 mA
VOH = 2.0 V
VOL = 0.8 V
MIN
2
19
TYP
3
0.31
-63
30
MAX UNITS
V
0.4
V
-19
mA
mA
Tr4B
VOL = 0.4 V, VOH = 2.0 V
1.3
2
ns
Tf4B
VOH = 2.0 V, VOL = 0.4 V
1.4
2
ns
Dt4B
VT = 50%
50
55
%
290
500
ps
tjcyc-cyc1
45
VT = 1.5 Volts
Guaranteed by design, not 100% tested in production.
Electrical Characteristics - SDRAM_OUT
TA = 0 - 70º C; VDD = 3.3 V +/-5%, CL = 30 pF (unless otherwise stated)
PARAMETER
SYMBOL
CONDITIONS
IOH = -11 mA
Output High Voltage
VOH3
Output Low Voltage
VOL3
IOL = 11 mA
VOH = 2.0 V
Output High Current
IOH3
VOL = 0.8 V
Output Low Current
IOL3
Rise Time1
Tr31
VOL = 0.4 V, VOH = 2.4 V
1
1
Fall Time
Tf3
VOH = 2.4 V, VOL = 0.4 V
1
Duty Cycle1
Dt3
VT = 50%
Jitter, Cycle-to-cycle1
tjcyc-cyc1
MIN
2
12
45
TYP
3
0.31
-60
30
1.7
1.9
55
130
VT = 1.5 Volts
1
Guarenteed by design, not 100% tested in production.
9
MAX UNITS
V
0.4
V
-12
mA
mA
2.2
ns
2.2
ns
55
%
250
ps
ICS9248-64
General I2C serial interface information
The information in this section assumes familiarity with I2C programming.
For more information, contact ICS for an I2C programming application note.
How to Write:
How to Read:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Controller (host) sends a start bit.
Controller (host) sends the write address D2 (H)
ICS clock will acknowledge
Controller (host) sends a dummy command code
ICS clock will acknowledge
Controller (host) sends a dummy byte count
ICS clock will acknowledge
Controller (host) starts sending first byte (Byte 0)
through byte 5
• ICS clock will acknowledge each byte one at a time.
• Controller (host) sends a Stop bit
Controller (host) will send start bit.
Controller (host) sends the read address D3 (H)
ICS clock will acknowledge
ICS clock will send the byte count
Controller (host) acknowledges
ICS clock sends first byte (Byte 0) through byte 5
Controller (host) will need to acknowledge each byte
Controller (host) will send a stop bit
How to Write:
Controller (Host)
Start Bit
Address
D2(H)
ICS (Slave/Receiver)
How to Read:
Controller (Host)
Start Bit
Address
D3(H)
ACK
Dummy Command Code
ACK
ICS (Slave/Receiver)
ACK
Byte Count
Dummy Byte Count
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
ACK
Stop Bit
Byte 0
Byte 0
Byte 1
Byte 1
Byte 2
Byte 2
Byte 3
Byte 3
Byte 4
Byte 4
Byte 5
Byte 5
Stop Bit
Notes:
1.
2.
3.
4.
5.
6.
The ICS clock generator is a slave/receiver, I2C component. It can read back the data stored in the latches for
verification. Read-Back will support Intel PIIX4 "Block-Read" protocol.
The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
The input is operating at 3.3V logic levels.
The data byte format is 8 bit bytes.
To simplify the clock generator I2C interface, the protocol is set to use only "Block-Writes" from the controller. The
bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte
has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those
two bytes. The data is loaded until a Stop sequence is issued.
At power-on, all registers are set to a default condition, as shown.
10
ICS9248-64
Shared Pin Operation Input/Output Pins
Figure 1 shows a means of implementing this function when
a switch or 2 pin header is used. With no jumper is installed
the pin will be pulled high. With the jumper in place the pin
will be pulled low. If programmability is not necessary, than
only a single resistor is necessary. The programming resistors
should be located close to the series termination resistor to
minimize the current loop area. It is more important to locate
the series termination resistor close to the driver than the
programming resistor.
The I/O pins designated by (input/output) on the ICS924864 serve as dual signal functions to the device. During initial
power-up, they act as input pins. The logic level (voltage)
that is present on these pins at this time is read and stored
into a 5-bit internal data latch. At the end of Power-On reset,
(see AC characteristics for timing values), the device changes
the mode of operations for these pins to an output function.
In this mode the pins produce the specified buffered clocks
to external loads.
To program (load) the internal configuration register for these
pins, a resistor is connected to either the VDD (logic 1) power
supply or the GND (logic 0) voltage potential. A 10 Kilohm
(10K) resistor is used to provide both the solid CMOS
programming voltage needed during the power-up
programming period and to provide an insignificant load on
the output clock during the subsequent operating period.
Via to
VDD
Programming
Header
2K Via to Gnd
Device
Pad
8.2K Clock trace to load
Series Term. Res.
Fig. 1
11
ICS9248-64
PD# Timing Diagram
The power down selection is used to put the part into a very low power state without turning off the power to the part. PD# is
an asynchronous active low input. This signal needs to be synchronized internal to the device prior to powering down the
clock synthesizer.
Internal clocks are not running after the device is put in power down. When PD# is active low all clocks need to be driven to
a low value and held prior to turning off the VCOs and crystal. The power up latency needs to be less than 3 mS. The power
down latency should be as short as possible but conforming to the sequence requirements shown below. PCI_STOP# and
CPU_STOP# are considered to be don't cares during the power down operations. The REF and 48MHz clocks are expected to
be stopped in the LOW state as soon as possible. Due to the state of the internal logic, stopping and holding the REF clock
outputs in the LOW state may require more than one clock cycle to complete.
PD#
CPUCLKT
CPUCLKC
PCICLK
VCO
Crystal
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248-64 device).
2. As shown, the outputs Stop Low on the next falling edge after PD# goes low.
3. PD# is an asynchronous input and metastable conditions may exist. This signal is synchronized inside this part.
4. The shaded sections on the VCO and the Crystal signals indicate an active clock.
5. Diagrams shown with respect to 133MHz. Similar operation when CPU is 100MHz.
12
ICS9248-64
CPU_STOP# Timing Diagram
CPU_STOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the ICS9248-64. All other clocks will continue to run while the CPUCLKs clocks are
disabled. The CPUCLKs will always be stopped in a low state and start in such a manner that guarantees the high pulse width
is a full pulse. CPUCLK on latency is less than 4 CPUCLKs and CPUCLK off latency is less than 4 CPUCLKs.
INTERNAL
CPUCLK
PCICLK
CPU_STOP#
PCI_STOP# (High)
PD# (High)
CPUCLKT
CPUCLKC
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the ICS9248-64.
3. All other clocks continue to run undisturbed including SDRAMR.
4. PD# and PCI_STOP# are shown in a high (true) state.
13
ICS9248-64
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9248-64. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS9248-64 internally. PCICLK clocks are stopped in a low state and started with a full
high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK
clock.
CPUCLK
(Internal)
PCICLK
(Internal)
PCICLK
(Free-running)
CPU_STOP#
PCI_STOP#
PWR_DWN#
PCICLK
(External)
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
14
ICS9248-64
c
N
SYMBOL
L
E1
INDEX
AREA
E
1 2
h x 45°
D
A
A
A1
b
c
D
E
E1
e
h
L
N
α
A1
-Ce
SEATING
PLANE
b
.10 (.004) C
N
48
In Millimeters
COMMON DIMENSIONS
MIN
MAX
2.41
2.80
0.20
0.40
0.20
0.34
0.13
0.25
SEE VARIATIONS
10.03
10.68
7.40
7.60
0.635 BASIC
0.38
0.64
0.50
1.02
SEE VARIATIONS
0°
8°
In Inches
COMMON DIMENSIONS
MIN
MAX
.095
.110
.008
.016
.008
.0135
.005
.010
SEE VARIATIONS
.395
.420
.291
.299
0.025 BASIC
.015
.025
.020
.040
SEE VARIATIONS
0°
8°
VARIATIONS
D mm.
MIN
MAX
15.75
16.00
D (inch)
MIN
.620
MAX
.630
Reference Doc.: JEDEC Publication 95, MO-118
10-0034
300 mil SSOP Package
Ordering Information
ICS9248yF-64
Example:
ICS XXXX y F - PPP
Pattern Number (2 or 3 digit number for parts with ROM code patterns)
Package Type
F=SSOP
Revision Designator (will not correlate with datasheet revision)
Device Type
Prefix
ICS, AV = Standard Device
15
ICS reserves the right to make changes in the device data identified in
this publication without further notice. ICS advises its customers to
obtain the latest version of all device data to verify that any
information being relied upon by the customer is current and accurate.