D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
D
R
R
A
A
FT
FT
FT
FT
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller; 32 kB flash and 8 kB
SRAM
R
R
R
D
D
D
F
FT
FT
A
A
Objective data sheet
A
Rev. 00.04 — 23 June 2010
FT
FT
FT
FT
FT
LPC1102
D
FT
FT
A
A
R
R
D
D
D
R
A
FT
1. General description
D
R
The LPC1102 operates at CPU frequencies of up to 50 MHz.
The peripheral complement of the LPC1102 includes 32 kB of flash memory, 8 kB of data
memory, one RS-485/EIA-485 UART, one SPI interface with SSP features, four general
purpose counter/timers, a 10-bit ADC, and 11 general purpose I/O pins.
2. Features and benefits
System:
ARM Cortex-M0 processor, running at frequencies of up to 50 MHz.
ARM Cortex-M0 built-in Nested Vectored Interrupt Controller (NVIC).
Serial Wire Debug.
System tick timer.
Memory:
32 kB on-chip flash programming memory.
8 kB SRAM.
In-Application Programming (IAP) and In-System Programming (ISP) support via
on-chip bootloader software.
Digital peripherals:
11 General Purpose I/O (GPIO) pins with configurable pull-up/pull-down resistors.
GPIO pins can be used as edge and level sensitive interrupt sources.
Four general purpose counter/timers with a total of one capture input and nine
match outputs.
Programmable WatchDog Timer (WDT).
Analog peripherals:
10-bit ADC with input multiplexing among five pins.
A
The LPC1102 is an ARM Cortex-M0 based, low-cost 32-bit MCU, designed for 8/16-bit
microcontroller applications, offering performance, low power, simple instruction set and
memory addressing together with reduced code size compared to existing 8/16-bit
architectures.
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
FT
LPC1102
FT
FT
D
R
R
FT
FT
FT
FT
32-bit ARM Cortex-M0 microcontroller
A
A
A
A
R
R
D
D
D
NXP Semiconductors
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
Serial interfaces:
UART with fractional baud rate generation, internal FIFO, and RS-485 support.
One SPI controller with SSP features and with FIFO and multi-protocol capabilities
(see Section 7.16).
Clock generation:
12 MHz internal RC oscillator trimmed to 1% accuracy that can optionally be used
as a system clock.
Programmable watchdog oscillator with a frequency range of 7.8 kHz to 1.8 MHz.
PLL allows CPU operation up to the maximum CPU rate without the need for a
high-frequency crystal. May be run from an external clock or the internal RC
oscillator.
Clock output function with divider that can reflect the external clock, IRC clock,
CPU clock, and the Watchdog clock.
Power control:
Integrated PMU (Power Management Unit) to minimize power consumption during
Sleep and Deep-sleep modes.
Two reduced power modes: Sleep and Deep-sleep modes.
Processor wake-up from Deep-sleep mode via a dedicated start logic using up to
six of the functional pins.
Power-On Reset (POR).
Brownout detect with four separate thresholds for interrupt and forced reset.
Unique device serial number for identification.
Single 3.3 V power supply (1.8 V to 3.6 V).
Available as WLCSP16 package.
D
FT
FT
A
A
R
R
D
D
D
R
A
Table 1.
Ordering information
Type number
Package
LPC1102
Name
Description
Version
WLCSP16
wafer level chip-size package; 16 bumps; 2.17 × 2.32 × 0.6 mm
-
4.1 Ordering options
Table 2.
LPC1102
Objective data sheet
Ordering options
Type number
Flash
Total
SRAM
UART
RS-485
SPI
ADC
channels
Package
LPC1102
32 kB
8 kB
1
1
5
WLCSP16
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
2 of 38
A
4. Ordering information
R
8-/16-bit applications
Portable devices
D
Mobile devices
Consumer peripherals
Lighting
FT
3. Applications
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
5. Block diagram
FT
LPC1102
FT
FT
NXP Semiconductors
D
FT
FT
A
A
R
R
D
XTALIN
D
D
R
SWD
A
RESET
FT
D
R
A
LPC1102
IRC
TEST/DEBUG
INTERFACE
CLOCK
GENERATION,
POWER CONTROL,
SYSTEM
FUNCTIONS
POR
ARM
CORTEX-M0
system bus
clocks and
controls
FLASH
32 kB
slave
GPIO port
PIO0/1
SRAM
8 kB
slave
ROM
slave
slave
HIGH-SPEED
GPIO
AHB-LITE BUS
slave
AHB TO APB
BRIDGE
RXD
TXD
UART
AD[4:0]
10-bit ADC
SCK, MISO,
MOSI
SPI
CT32B0_MAT[3,1,0]
CT32B1_MAT[2:0]
CT32B1_CAP0
CT16B0_MAT[2:0]
32-bit COUNTER/TIMER 0
WDT
32-bit COUNTER/TIMER 1
IOCONFIG
16-bit COUNTER/TIMER 0
SYSTEM CONTROL
16-bit COUNTER/TIMER 1
PMU
002aaf524
Fig 1.
LPC1102 block diagram
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
3 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
6.1 Pinning
A
FT
FT
A
A
R
R
D
D
D
6. Pinning information
A
A
A
A
A
NXP Semiconductors
D
D
R
A
FT
D
R
A
D
C
B
A
1
2
3
4
ball A1
index area
Fig 2.
Pin configuration WLCSP16 package
6.2 Pin description
Table 3.
LPC1102 pin description table
Symbol
Pin
Type
Reset Wake-up
state[1] function
Description
[2]
RESET/PIO0_0
C1[3]
PIO0_8/MISO/
CT16B0_MAT0
A2[4]
PIO0_9/MOSI/
CT16B0_MAT1
A3[4]
SWCLK/
PIO0_10/
SCK/CT16B0_MAT2
A4[4]
R/PIO0_11/
AD0/CT32B0_MAT3
B4[5]
LPC1102
Objective data sheet
I
I; PU
DS
RESET — External reset input: A LOW on this pin resets the
device, causing I/O ports and peripherals to take on their
default states, and processor execution to begin at address 0.
I/O
-
DS
PIO0_0 — General purpose digital input/output pin.
I/O
I; PU
DS
PIO0_8 — General purpose digital input/output pin.
I/O
-
DS
MISO0 — Master In Slave Out for SPI.
O
-
DS
CT16B0_MAT0 — Match output 0 for 16-bit timer 0.
I/O
I; PU
DS
PIO0_9 — General purpose digital input/output pin.
I/O
-
DS
MOSI0 — Master Out Slave In for SPI.
O
-
DS
CT16B0_MAT1 — Match output 1 for 16-bit timer 0.
I
I; PU
DS
SWCLK — Serial wire clock.
I/O
-
DS
PIO0_10 — General purpose digital input/output pin.
I/O
-
DS
SCK — Serial clock for SPI.
O
-
DS
CT16B0_MAT2 — Match output 2 for 16-bit timer 0.
-
I; PU
DS
R — Reserved.
I/O
-
DS
PIO0_11 — General purpose digital input/output pin.
I
-
DS
AD0 — A/D converter, input 0.
I
-
DS
CT32B0_MAT3 — Match output 3 for 32-bit timer 0.
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
4 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
R
FT
R
F
D
FT
FT
A
A
R
R
D
[2]
A
FT
FT
A
A
R
R
D
D
D
Description
D
A
FT
FT
A
A
R
R
R
Reset Wake-up
state[1] function
D
D
D
Type
FT
FT
FT
FT
Pin
A
A
A
A
R
R
D
D
D
LPC1102 pin description table …continued
Symbol
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Table 3.
A
A
A
A
A
NXP Semiconductors
I
-
DS
AD1 — A/D converter, input 1.
I
-
DS
CT32B1_CAP0 — Capture input 0 for 32-bit timer 1.
-
I; PU
-
R — Reserved.
I/O
-
-
PIO1_1 — General purpose digital input/output pin.
I
-
-
AD2 — A/D converter, input 2.
O
-
-
CT32B1_MAT0 — Match output 0 for 32-bit timer 1.
-
I; PU
-
R — Reserved.
I/O
-
-
PIO1_2 — General purpose digital input/output pin.
I
-
-
AD3 — A/D converter, input 3.
O
-
-
CT32B1_MAT1 — Match output 1 for 32-bit timer 1.
I/O
I; PU
-
SWDIO — Serial wire debug input/output.
I/O
-
-
PIO1_3 — General purpose digital input/output pin.
I
-
-
AD4 — A/D converter, input 4.
O
-
-
CT32B1_MAT2 — Match output 2 for 32-bit timer 1.
R
A
PIO1_7/TXD/
CT32B0_MAT1
D1[4]
PIO1_0 — General purpose digital input/output pin.
D
PIO1_6/RXD/
CT32B0_MAT0
C2[4]
R — Reserved.
DS
I/O
I; PU
-
PIO1_6 — General purpose digital input/output pin.
I
-
-
RXD — Receiver input for UART.
O
-
-
CT32B0_MAT0 — Match output 0 for 32-bit timer 0.
I/O
I; PU
-
PIO1_7 — General purpose digital input/output pin.
O
-
-
TXD — Transmitter output for UART.
O
-
-
CT32B0_MAT1 — Match output 1 for 32-bit timer 0.
VDD
D2; A1 I
-
-
3.3 V supply voltage to the internal regulator, the external rail,
and the ADC. Also used as the ADC reference voltage.
XTALIN
B2[6]
I
-
-
External clock input and input to internal clock generator
circuits. Input voltage must not exceed 1.8 V.
VSS
D3; B1 I
-
-
Ground.
[1]
D
D4[5]
DS
-
FT
SWDIO/PIO1_3/AD4/
CT32B1_MAT2
C3[5]
I; PU
I/O
A
R/PIO1_2/
AD3/CT32B1_MAT1
C4[5]
-
R
R/PIO1_1/
AD2/CT32B1_MAT0
B3[5]
D
R/PIO1_0/
AD1/CT32B1_CAP0
Pin state at reset for default function: I = Input; PU = internal pull-up enabled.
[2]
Wake-up functionality: DS = Deep-sleep mode wake-up pin (to be configured in the start logic).
[3]
See Figure 20 for the reset pad configuration.
[4]
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 19).
[5]
5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors, configurable hysteresis, and analog input.
When configured as a ADC input, digital section of the pad is disabled and the pin is not 5 V tolerant (see Figure 19).
[6]
When the external clock is not used, connect XTALIN as follows: XTALIN can be left floating or can be grounded (grounding is preferred
to reduce susceptibility to noise).
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
5 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
7.1 ARM Cortex-M0 processor
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
7. Functional description
A
A
A
A
A
NXP Semiconductors
D
D
R
A
FT
The ARM Cortex-M0 is a general purpose, 32-bit microprocessor, which offers high
performance and very low power consumption.
D
R
A
7.2 On-chip flash program memory
The LPC1102 contain 32 kB of on-chip flash memory.
Remark: The LPC1102 supports In-Application Programming (IAP) and In-System
Programming (ISP). For ISP, since there is no dedicated ISP entry pin, user code is
required to invoke ISP functionality. Unprogrammed parts will automatically boot into ISP
mode.
7.3 On-chip SRAM
The LPC1102 contain 8 on-chip static RAM memory.
7.4 Memory map
The LPC1102 incorporates several distinct memory regions, shown in the following
figures. Figure 3 shows the overall map of the entire address space from the user
program viewpoint following reset. The interrupt vector area supports address remapping.
The AHB peripheral area is 2 megabyte in size, and is divided to allow for up to 128
peripherals. The APB peripheral area is 512 kB in size and is divided to allow for up to 32
peripherals. Each peripheral of either type is allocated 16 kilobytes of space. This allows
simplifying the address decoding for each peripheral.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
6 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
R
FT
FT
A
A
R
D
D
R
127 - 16 reserved
A
FT
0xE000 0000
0x5020 0000
11-8
reserved
0x5000 0000
7-4
GPIO PIO1
3-0
GPIO PIO0
reserved
APB peripherals
A
reserved
R
15-12
D
0x5004 0000
reserved
0x5003 0000
0x5002 0000
0x5001 0000
0x5000 0000
0x4008 0000
31 - 23 reserved
0x4005 C000
0x4008 0000
reserved
22
0x4000 0000
0x4005 8000
21 - 19 reserved
0x4004 C000
reserved
0x2000 0000
0.5 GB
18
system control
17
IOCONFIG
16
15
SPI
flash controller
14
PMU
reserved
0x1000 2000
0x1000 0000
reserved
0 GB
0x4004 0000
0x4003 C000
0x4003 8000
9
reserved
8
reserved
0x4002 0000
7
ADC
0x4001 C000
6
32-bit counter/timer 1
0x4001 8000
5
32-bit counter/timer 0
0x4001 4000
4
16-bit counter/timer 1
0x4001 0000
3
16-bit counter/timer 0
0x4000 C000
2
UART
0x4000 8000
1
0
WDT
0x4000 4000
reserved
0x4000 0000
+ 512 byte
0x0000 8000
32 kB on-chip flash
0x4004 4000
0x4002 8000
0x1FFF 0000
reserved
8 kB SRAM
0x4004 8000
13 - 10 reserved
0x1FFF 4000
16 kB boot ROM
active interrupt vectors
0x4002 4000
0x0000 0200
0x0000 0000
0x0000 0000
002aaf526
Fig 3.
LPC1102 memory map
7.5 Nested Vectored Interrupt Controller (NVIC)
The Nested Vectored Interrupt Controller (NVIC) is an integral part of the Cortex-M0. The
tight coupling to the CPU allows for low interrupt latency and efficient processing of late
arriving interrupts.
7.5.1 Features
• Controls system exceptions and peripheral interrupts.
• In the LPC1102, the NVIC supports 19 vectored interrupts including up to 6 inputs to
the start logic from individual GPIO pins.
LPC1102
Objective data sheet
F
D
D
0xE010 0000
private peripheral bus
1 GB
A
FT
FT
A
A
R
R
D
D
D
reserved
APB peripherals
FT
FT
FT
FT
0x5020 0000
0xFFFF FFFF
AHB peripherals
A
A
A
A
R
R
D
D
D
AHB peripherals
LPC1102
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
4 GB
A
A
A
A
A
NXP Semiconductors
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
7 of 38
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
FT
LPC1102
FT
FT
D
R
R
FT
FT
FT
FT
32-bit ARM Cortex-M0 microcontroller
A
A
A
A
R
R
D
D
D
NXP Semiconductors
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
• Four programmable interrupt priority levels, with hardware priority level masking.
• Relocatable vector table.
• Software interrupt generation.
D
FT
FT
A
A
R
R
D
D
D
R
7.5.2 Interrupt sources
A
Peripherals should be connected to the appropriate pins prior to being activated and prior
to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is
not mapped to a related pin should be considered undefined.
7.7 Fast general purpose parallel I/O
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Multiple outputs
can be set or cleared in one write operation.
LPC1102 use accelerated GPIO functions:
• GPIO registers are a dedicated AHB peripheral so that the fastest possible I/O timing
can be achieved.
• Entire port value can be written in one instruction.
Additionally, any GPIO pin (total of 11 pins) providing a digital function can be
programmed to generate an interrupt on a level, a rising or falling edge, or both.
7.7.1 Features
• Bit level port registers allow a single instruction to set or clear any number of bits in
one write operation.
• Direction control of individual bits.
• All I/O default to inputs with pull-ups enabled after reset.
• Pull-up/pull-down resistor configuration can be programmed through the IOCONFIG
block for each GPIO pin.
7.8 UART
The LPC1102 contains one UART.
Support for RS-485/9-bit mode allows both software address detection and automatic
address detection using 9-bit mode.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
8 of 38
A
The IOCONFIG block allows selected pins of the microcontroller to have more than one
function. Configuration registers control the multiplexers to allow connection between the
pin and the on-chip peripherals.
R
7.6 IOCONFIG block
D
Any GPIO pin (total of up to 11 pins) regardless of the selected function, can be
programmed to generate an interrupt on a level, or rising edge or falling edge, or both.
FT
Each peripheral device has one interrupt line connected to the NVIC but may have several
interrupt flags. Individual interrupt flags may also represent more than one interrupt
source.
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
D
D
R
A
Maximum UART data bit rate of 3.125 MBit/s.
FT
D
16 Byte Receive and Transmit FIFOs.
R
A
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
• FIFO control mechanism that enables software flow control implementation.
• Support for RS-485/9-bit mode.
7.9 SPI serial I/O controller
The LPC1102 contains one SPI controller and fully supports SSP features.
The SPI controller is capable of operation on a SSP, 4-wire SSI, or Microwire bus. It can
interact with multiple masters and slaves on the bus. Only a single master and a single
slave can communicate on the bus during a given data transfer. The SPI supports full
duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the
slave and from the slave to the master. In practice, often only one of these data flows
carries meaningful data.
Remark: Care must be taken when using the SPI because the SPI clock SCK and the
serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the
SPI is enabled, the serial wire debugger is no longer available.
7.9.1 Features
• Maximum SPI speed of 25 Mbit/s (master) or 4.17 Mbit/s (slave) (in SSP mode)
• Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National
Semiconductor Microwire buses
Synchronous serial communication
Master or slave operation
8-frame FIFOs for both transmit and receive
4-bit to 16-bit frame
7.10 10-bit ADC
The LPC1102 contains one ADC. It is a single 10-bit successive approximation ADC with
eight channels.
7.10.1 Features
• 10-bit successive approximation ADC.
• Input multiplexing among 5 pins.
• Power-down mode.
Objective data sheet
FT
FT
FT
FT
7.8.1 Features
LPC1102
A
A
A
A
R
R
D
D
D
The UART includes a fractional baud rate generator. Standard baud rates such as
115200 Bd can be achieved with any crystal frequency above 2 MHz.
•
•
•
•
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
•
•
•
•
•
A
A
A
A
A
NXP Semiconductors
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
9 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
Burst conversion mode for single or multiple inputs.
FT
FT
FT
FT
10-bit conversion time ≥ 2.44 μs.
A
A
A
A
R
R
D
D
D
Measurement range 0 V to VDD.
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
D
Optional conversion on transition of input pin or timer match signal.
D
R
A
Individual result registers for each ADC channel to reduce interrupt overhead.
FT
•
•
•
•
•
A
A
A
A
A
NXP Semiconductors
D
R
A
7.11 General purpose external event counter/timers
The LPC1102 includes two 32-bit counter/timers and two 16-bit counter/timers. The
counter/timer is designed to count cycles of the system derived clock. It can optionally
generate interrupts or perform other actions at specified timer values, based on four
match registers. Each counter/timer also includes one capture input to trap the timer value
when an input signal transitions, optionally generating an interrupt.
7.11.1 Features
• A 32-bit/16-bit timer/counter with a programmable 32-bit/16-bit prescaler.
• Counter or timer operation.
• One capture channel that can take a snapshot of the timer value when an input signal
transitions. A capture event may also generate an interrupt.
• Four match registers per timer that allow:
– Continuous operation with optional interrupt generation on match.
– Stop timer on match with optional interrupt generation.
– Reset timer on match with optional interrupt generation.
• Up to four external outputs corresponding to match registers, with the following
capabilities:
– Set LOW on match.
– Set HIGH on match.
– Toggle on match.
– Do nothing on match.
7.12 System tick timer
The ARM Cortex-M0 includes a system tick timer (SYSTICK) that is intended to generate
a dedicated SYSTICK exception at a fixed time interval (typically 10 ms).
7.13 Watchdog timer
The purpose of the watchdog is to reset the microcontroller within a selectable time
period.
7.13.1 Features
• Internally resets chip if not periodically reloaded.
• Debug mode.
• Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be
disabled.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
10 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
R
FT
FT
A
A
R
D
D
R
A
FT
Following reset, the LPC1102 will operate from the Internal RC oscillator until switched by
software. This allows systems to operate without any external crystal and the bootloader
code to operate at a known frequency.
See Figure 4 for an overview of the LPC1102 clock generation.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
11 of 38
A
The LPC1102 include two independent oscillators. These are the Internal RC oscillator
(IRC) and the Watchdog oscillator. Each oscillator can be used for more than one purpose
as required in a particular application.
R
7.14.1 Crystal oscillators
D
7.14 Clocking and power control
All information provided in this document is subject to legal disclaimers.
F
D
D
Selectable time period from (Tcy(WDCLK) × 256 × 4) to (Tcy(WDCLK) × 232 × 4) in
multiples of Tcy(WDCLK) × 4.
(IRC), the Watchdog oscillator, or the main clock. This gives a wide range of potential
timing choices of Watchdog operation under different power reduction conditions. It
also provides the ability to run the WDT from an entirely internal source that is not
dependent on an external crystal and its associated components and wiring for
increased reliability.
Objective data sheet
A
FT
FT
A
A
R
R
D
D
D
Programmable 32-bit timer with internal prescaler.
• The Watchdog Clock (WDCLK) source can be selected from the Internal RC oscillator
LPC1102
FT
FT
FT
FT
Flag to indicate watchdog reset.
A
A
A
A
R
R
D
D
D
Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
•
•
•
•
A
A
A
A
A
NXP Semiconductors
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
D
FT
FT
A
A
R
R
D
D
D
R
A
A
WDT CLOCK
DIVIDER
WDT
WDTUEN
(WDT clock update enable)
SYSPLLCLKSEL
(system PLL clock select)
002aaf527
LPC1102 clock generation block diagram
7.14.1.1
Internal RC oscillator
The IRC may be used as the clock source for the WDT, and/or as the clock that drives the
PLL and subsequently the CPU. The nominal IRC frequency is 12 MHz. The IRC is
trimmed to 1 % accuracy over the entire voltage and temperature range.
Upon power-up or any chip reset, the LPC1102 use the IRC as the clock source. Software
may later switch to one of the other available clock sources.
7.14.1.2
Watchdog oscillator
The watchdog oscillator can be used as a clock source that directly drives the CPU or the
watchdog timer. The watchdog oscillator nominal frequency is programmable between 7.8
kHz and 1.7 MHz. The frequency spread over processing and temperature is ±40%.
7.14.2 System PLL
The PLL accepts an input clock frequency in the range of 10 MHz to 25 MHz. The input
frequency is multiplied up to a high frequency with a Current Controlled Oscillator (CCO).
The multiplier can be an integer value from 1 to 32. The CCO operates in the range of
156 MHz to 320 MHz, so there is an additional divider in the loop to keep the CCO within
its frequency range while the PLL is providing the desired output frequency. The output
divider may be set to divide by 2, 4, 8, or 16 to produce the output clock. Since the
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
R
UART
external clock
Fig 4.
D
UART PERIPHERAL
CLOCK DIVIDER
watchdog oscillator
SYSTEM PLL
FT
SPI0
IRC oscillator
IRC oscillator
F
FT
SPI0 PERIPHERAL
CLOCK DIVIDER
main clock
MAINCLKSEL
(main clock select)
A
FT
A
A
R
R
D
D
D
AHB clocks 1 to 18
(memories
and peripherals)
AHBCLKCTRL[1:18]
(AHB clock enable)
watchdog oscillator
FT
FT
FT
FT
18
IRC oscillator
A
A
A
A
R
R
D
D
D
AHB clock 0
(system)
system clock
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
SYSTEM CLOCK
DIVIDER
A
A
A
A
A
NXP Semiconductors
© NXP B.V. 2010. All rights reserved.
12 of 38
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
FT
LPC1102
FT
FT
D
R
R
FT
FT
FT
FT
32-bit ARM Cortex-M0 microcontroller
A
A
A
A
R
R
D
D
D
NXP Semiconductors
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
minimum output divider value is 2, it is insured that the PLL output has a 50 % duty cycle.
The PLL is turned off and bypassed following a chip reset and may be enabled by
software. The program must configure and activate the PLL, wait for the PLL to lock, and
then connect to the PLL as a clock source. The PLL settling time is 100 μs.
D
FT
FT
A
A
R
R
D
D
D
R
A
7.14.3 Wake-up process
FT
7.14.4.1
Sleep mode
When Sleep mode is entered, the clock to the core is stopped. Resumption from the Sleep
mode does not need any special sequence but re-enabling the clock to the ARM core.
In Sleep mode, execution of instructions is suspended until either a reset or interrupt
occurs. Peripheral functions continue operation during Sleep mode and may generate
interrupts to cause the processor to resume execution. Sleep mode eliminates dynamic
power used by the processor itself, memory systems and related controllers, and internal
buses.
7.14.4.2
Deep-sleep mode
In Deep-sleep mode, the chip is in Sleep mode, and in addition all analog blocks are shut
down except for the watchdog oscillator and the BOD circuit, which can be configured to
remain running in Deep-sleep mode to allow a reset initiated by a timer or BOD event.
Deep-sleep mode allows for additional power savings.
The GPIO pins (6 pins total, see Table 3) serve as external wake-up pins to a dedicated
start logic to wake up the chip from Deep-sleep mode.
The clock source should be switched to IRC before entering Deep-sleep mode unless the
watchdog oscillator remains running in Deep-sleep mode. The IRC can be switched on
and off glitch-free and provides a clean clock signal after start-up.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
13 of 38
A
The LPC1102 support a variety of power control features. There are two special modes of
processor power reduction: Sleep mode and Deep-sleep mode. The CPU clock rate may
also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or
altering the CPU clock divider value. This allows a trade-off of power versus processing
speed based on application requirements. In addition, a register is provided for shutting
down the clocks to individual on-chip peripherals, allowing fine tuning of power
consumption by eliminating all dynamic power use in any peripherals that are not required
for the application. Selected peripherals have their own clock divider which provides even
better power control.
R
7.14.4 Power control
D
The LPC1102 begin operation at power-up by using the 12 MHz IRC oscillator as the
clock source. This allows chip operation to resume quickly. If an external clock or the PLL
is needed by the application, software will need to enable these features and wait for them
to stabilize before they are used as a clock source.
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
7.15.1 Reset
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
7.15 System control
A
A
A
A
A
NXP Semiconductors
D
D
Reset has four sources on the LPC1102: the RESET pin, the Watchdog reset, power-on
reset (POR), and the BrownOut Detection (BOD) circuit. The RESET pin is a Schmitt
trigger input pin. Assertion of chip reset by any source, once the operating voltage attains
a usable level, starts the IRC and initializes the flash controller.
R
A
This feature of the LPC1102 allows user to enable different levels of security in the system
so that access to the on-chip flash and use of the Serial Wire Debugger (SWD) can be
restricted. When needed, CRP is invoked by programming a specific pattern into a
dedicated flash location. IAP commands are not affected by the CRP.
There are three levels of Code Read Protection:
1. CRP1 disables access to the chip via the SWD and allows partial flash update
(excluding flash sector 0). This mode is useful when CRP is required and flash field
updates are needed but all sectors can not be erased.
2. CRP2 disables access to the chip via the SWD and only allows full flash erase and
update.
3. Running an application with level CRP3 selected fully disables any access to the chip
via the SWD pins.
Remark: The LPC1102 does not provide an ISP entry pin to be monitored at reset. For all
three CRP levels, the user’s application code must provide a flash update mechanism
which reinvokes ISP by defining a user-selected PIO pin for ISP entry.
CAUTION
If Code Read Protection (CRP1/2/3) is selected, no future factory testing can be performed
on the device.
7.15.4 APB interface
The APB peripherals are located on one APB bus.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
14 of 38
A
7.15.3 Code security (Code Read Protection - CRP)
R
The LPC1102 includes four levels for monitoring the voltage on the VDD pin. If this voltage
falls below one of the four selected levels, the BOD asserts an interrupt signal to the
NVIC. This signal can be enabled for interrupt in the Interrupt Enable Register in the NVIC
in order to cause a CPU interrupt; if not, software can monitor the signal by reading a
dedicated status register. Four additional threshold levels can be selected to cause a
forced reset of the chip.
D
7.15.2 Brownout detection
FT
When the internal Reset is removed, the processor begins executing at address 0, which
is initially the Reset vector mapped from the boot block. At that point, all of the processor
and peripheral registers have been initialized to predetermined values.
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
FT
FT
A
A
R
R
D
D
The AHBLite connects the CPU bus of the ARM Cortex-M0 to the flash memory, the main
static RAM, and the Boot ROM.
F
FT
FT
A
A
R
R
D
D
D
7.15.5 AHBLite
A
A
A
A
A
NXP Semiconductors
D
D
R
7.15.6 External interrupt inputs
A
FT
D
All GPIO pins can be level or edge sensitive interrupt inputs.
R
A
7.15.7 Memory mapping control
The Cortex-M0 incorporates a mechanism that allows remapping the interrupt vector table
to alternate locations in the memory map. This is controlled via the Vector Table Offset
Register contained in the NVIC.
The vector table may be located anywhere within the bottom 1 GB of Cortex-M0 address
space. The vector table must be located on a 128 word (512 byte) boundary.
7.16 Emulation and debugging
Debug functions are integrated into the ARM Cortex-M0. Serial wire debug with four
breakpoints and two watchpoints is supported.
Remark: Care must be taken when using the SPI because the SPI clock SCK and the
serial wire debug clock SWCLK share the same pin on the WLCSP16 package. Once the
SPI is enabled, the serial wire debugger is no longer available.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
15 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
R
FT
FT
A
A
R
D
D
R
A
FT
V
[2]
−0.5
+5.5
V
IDD
supply current
per supply pin
[3]
-
100
mA
[3]
-
100
mA
-
100
mA
D
3.6
5 V tolerant I/O
pins; only valid
when the VDD
supply voltage is
present
R
A
−(0.5VDD) < VI <
(1.5VDD);
Tj < 125 °C
[4]
Tstg
storage temperature
Tj(max)
maximum junction temperature
Ptot(pack)
total power dissipation (per package)
based on package
heat transfer, not
device power
consumption
VESD
electrostatic discharge voltage
human body
model; all pins
[1]
[5]
−65
+150
°C
-
150
°C
-
1.5
W
−6500
+6500
V
The following applies to the limiting values:
a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive
static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated
maximum.
b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to VSS unless
otherwise noted.
[2]
Including voltage on outputs in 3-state mode.
[3]
The peak current is limited to 25 times the corresponding maximum current.
[4]
Dependent on package type.
[5]
Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
F
D
D
1.8
input voltage
I/O latch-up current
A
FT
FT
Unit
supply voltage (core and external rail)
Ilatch
R
A
A
Max
VDD
per ground pin
D
R
R
Min
VI
ground current
R
A
D
D
Conditions
ISS
D
R
FT
FT
A
A
R
R
D
D
D
Parameter
FT
FT
FT
FT
Table 4.
Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]
A
A
A
A
R
R
D
D
D
8. Limiting values
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Symbol
A
A
A
A
A
NXP Semiconductors
© NXP B.V. 2010. All rights reserved.
16 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
D
D
FT
FT
A
A
R
R
D
D
D
Typ[1]
Max
Unit
1.8
3.3
3.6
V
-
2
-
mA
-
7
-
mA
-
1
-
mA
-
2
-
μA
R
Min
A
R
A
[2][3][4]
[5][6]
VDD = 3.3 V
system clock = 50 MHz
[2][3][5]
[6][7]
VDD = 3.3 V
Sleep mode;
[2][3][4]
[5][6]
system clock = 12 MHz
VDD = 3.3 V
Deep-sleep mode;
VDD = 3.3 V
[2][3][8]
Standard port pins, RESET
IIL
LOW-level input current VI = 0 V; on-chip pull-up
resistor disabled
-
0.5
10
nA
IIH
HIGH-level input
current
VI = VDD; on-chip
pull-down resistor
disabled
-
0.5
10
nA
IOZ
OFF-state output
current
VO = 0 V; VO = VDD;
on-chip pull-up/down
resistors disabled
-
0.5
10
nA
VI
input voltage
pin configured to provide
a digital function
0
-
5.0
V
VO
output voltage
output active
0
-
VDD
V
VIH
HIGH-level input
voltage
0.7VDD
-
-
V
VIL
LOW-level input voltage
-
-
0.3VDD
V
Vhys
hysteresis voltage
-
0.4
-
V
VOH
HIGH-level output
voltage
2.0 V ≤ VDD ≤ 3.6 V;
IOH = −4 mA
VDD − 0.4
-
-
V
1.8 V ≤ VDD < 2.0 V;
IOH = −3 mA
VDD − 0.4
-
-
V
2.0 V ≤ VDD ≤ 3.6 V;
IOL = 4 mA
-
-
0.4
V
1.8 V ≤ VDD < 2.0 V;
IOL = 3 mA
-
-
0.4
V
VOH = VDD − 0.4 V;
−4
-
-
mA
−3
-
-
mA
HIGH-level output
current
[9][10]
2.0 V ≤ VDD ≤ 3.6 V
1.8 V ≤ VDD < 2.0 V
LPC1102
Objective data sheet
D
system clock = 12 MHz
IOH
FT
Active mode; code
while(1){}
LOW-level output
voltage
F
FT
FT
Conditions
executed from flash
VOL
A
A
A
supply current
R
R
R
IDD
R
A
D
D
supply voltage (core
and external rail)
D
R
FT
FT
A
A
R
R
D
D
D
VDD
FT
FT
FT
FT
Table 5.
Static characteristics
Tamb = −40 °C to +85 °C, unless otherwise specified.
Parameter
A
A
A
A
R
R
D
D
D
9. Static characteristics
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Symbol
A
A
A
A
A
NXP Semiconductors
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
17 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
D
R
A
mA
FT
D
2.0 V ≤ VDD ≤ 3.6 V
D
-
D
-
FT
4
A
VOL = 0.4 V
R
LOW-level output
current
D
IOL
Unit
R
A
-
-
mA
-
-
−45
mA
-
-
50
mA
D
3
IOLS
LOW-level short-circuit
output current
VOL = VDD
[11]
Ipd
pull-down current
VI = 5 V
10
50
150
μA
Ipu
pull-up current
VI = 0 V;
−15
−50
−85
μA
−10
−50
−85
μA
0
0
0
μA
−0.5
1.8
1.95
V
2.0 V ≤ VDD ≤ 3.6 V
VDD < VI < 5 V
External clock input
crystal input voltage
[1]
Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.
[2]
Tamb = 25 °C.
[3]
IDD measurements were performed with all pins configured as GPIO outputs driven LOW and pull-up resistors disabled.
[4]
IRC enabled; external clock disabled; system PLL disabled.
[5]
BOD disabled.
[6]
All peripherals disabled in the SYSAHBCLKCTRL register. Peripheral clocks to UART and SPI0/1 disabled in system configuration
block.
[7]
<tbd>; system PLL enabled.
[8]
All oscillators and analog blocks turned off in the PDSLEEPCFG register; PDSLEEPCFG = 0x0000 18FF.
[9]
Including voltage on outputs in 3-state mode.
[10] VDD supply voltage must be present.
[11] Allowed as long as the current limit does not exceed the maximum current allowed by the device.
[12] To VSS.
Table 6.
ADC static characteristics
Tamb = −40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz, VDD = 2.5 V to 3.6 V.
Symbol
Parameter
VIA
analog input voltage
0
-
VDD
V
Cia
analog input capacitance
-
-
1
pF
ED
differential linearity error
[1][2]
-
-
±1
LSB
integral non-linearity
[3]
-
-
± 1.5
LSB
EO
offset error
[4]
-
-
± 3.5
LSB
EG
gain error
[5]
-
-
0.6
%
ET
absolute error
[6]
-
-
±4
LSB
Rvsi
voltage source interface
resistance
-
-
40
kΩ
Ri
input resistance
-
-
2.5
MΩ
[1]
Conditions
Min
[7][8]
Typ
Max
Unit
The ADC is monotonic, there are no missing codes.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
18 of 38
A
HIGH-level short-circuit VOH = 0 V
output current
R
IOHS
[11]
1.8 V ≤ VDD < 2.0 V
FT
1.8 V ≤ VDD < 2.0 V
EL(adj)
F
FT
FT
Max
A
A
A
Typ[1]
R
R
R
Min
R
A
D
D
Conditions
D
R
FT
FT
A
A
R
R
D
D
D
Parameter
FT
FT
FT
FT
Symbol
A
A
A
A
R
R
D
D
D
Table 5.
Static characteristics …continued
Tamb = −40 °C to +85 °C, unless otherwise specified.
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Vi(xtal)
A
A
A
A
A
NXP Semiconductors
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
FT
LPC1102
FT
FT
D
R
R
FT
FT
FT
FT
32-bit ARM Cortex-M0 microcontroller
A
A
A
A
R
R
D
D
D
NXP Semiconductors
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
The differential linearity error (ED) is the difference between the actual step width and the ideal step width. See Figure 5.
[3]
The integral non-linearity (EL(adj)) is the peak difference between the center of the steps of the actual and the ideal transfer curve after
appropriate adjustment of gain and offset errors. See Figure 5.
[4]
The offset error (EO) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the
ideal curve. See Figure 5.
[5]
The gain error (EG) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset
error, and the straight line which fits the ideal transfer curve. See Figure 5.
[6]
The absolute error (ET) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated
ADC and the ideal transfer curve. See Figure 5.
[7]
Tamb = 25 °C; maximum sampling frequency fs = 4.5 MHz and analog input capacitance Cia = 1 pF.
[8]
Input resistance Ri depends on the sampling frequency fs: Ri = 1 / (fs × Cia).
D
R
A
F
FT
FT
A
A
R
R
D
D
[2]
D
FT
FT
A
A
R
R
D
D
D
A
19 of 38
R
© NXP B.V. 2010. All rights reserved.
D
Rev. 00 — 23 June 2010
FT
All information provided in this document is subject to legal disclaimers.
A
Objective data sheet
R
LPC1102
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
gain
error
EG
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
offset
error
EO
FT
LPC1102
FT
FT
NXP Semiconductors
D
D
R
1023
A
FT
D
R
1022
A
1021
1020
1019
1018
(2)
7
code
out
(1)
6
5
(5)
4
(4)
3
(3)
2
1 LSB
(ideal)
1
0
1
2
3
4
5
6
7
1018
1019
1020
1021
1022
1023
1024
VIA (LSBideal)
offset error
EO
1 LSB =
VDD − VSS
1024
002aaf426
(1) Example of an actual transfer curve.
(2) The ideal transfer curve.
(3) Differential linearity error (ED).
(4) Integral non-linearity (EL(adj)).
(5) Center of a step of the actual transfer curve.
Fig 5.
ADC characteristics
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
20 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
R
F
FT
FT
A
A
A
D
FT
FT
A
A
R
R
D
Max
Unit
assertion
-
1.65
-
V
de-assertion
-
1.80
-
V
D
Typ
R
Min
D
interrupt level 0
D
R
R
threshold voltage
R
A
D
D
Vth
D
R
FT
FT
A
A
R
R
D
D
D
Conditions
FT
FT
FT
FT
Table 7.
BOD static characteristics[1]
Tamb = 25 °C.
Parameter
A
A
A
A
R
R
D
D
D
9.1 BOD static characteristics
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Symbol
A
A
A
A
A
NXP Semiconductors
A
FT
D
R
A
interrupt level 1
assertion
-
2.22
-
V
de-assertion
-
2.35
-
V
assertion
-
2.52
-
V
de-assertion
-
2.66
-
V
assertion
-
2.80
-
V
de-assertion
-
2.90
-
V
assertion
-
1.46
-
V
de-assertion
-
1.63
-
V
interrupt level 2
interrupt level 3
reset level 0
reset level 1
assertion
-
2.06
-
V
de-assertion
-
2.15
-
V
assertion
-
2.35
-
V
de-assertion
-
2.43
-
V
assertion
-
2.63
-
V
de-assertion
-
2.71
-
V
reset level 2
reset level 3
[1]
Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC111x
user manual.
9.2 Power consumption
Power measurements in Active, Sleep, and Deep-sleep modes were performed under the
following conditions (see LPC111x user manual):
• Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.
• Configure GPIO pins as outputs using the GPIOnDIR registers.
• Write 0 to all GPIOnDATA registers to drive the outputs LOW.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
21 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
X
(X)
A
FT
FT
A
A
R
R
D
D
D
001aac984
X
A
A
A
A
A
NXP Semiconductors
D
D
X
R
A
FT
D
R
X
A
<tbd>
X
X
X
X
X
X
X
X
X (X)
Conditions: Tamb = 25 °C; active mode entered executing code while(1){} from flash; all
peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL= 0x1F); all peripheral
clocks disabled; internal pull-up resistors disabled; BOD disabled.
(1) System PLL disabled; IRC enabled.
(2) System PLL enabled; IRC disabled.
Fig 6.
Active mode: Typical supply current IDD versus supply voltage VDD for different
system clock frequencies
001aac984
X
X
(X)
X
X
<tbd>
X
X
X
X
X
X
X
X
X (X)
Conditions: VDD = 3.3 V; active mode entered executing code while(1){} from flash; all
peripherals disabled in the SYSAHBCLKCTRL register (SYSAHBCLKCTRL= 0x1F); all peripheral
clocks disabled; internal pull-up resistors disabled; BOD disabled.
(1) System PLL disabled; IRC enabled.
(2) System PLL enabled; IRC disabled.
Fig 7.
LPC1102
Objective data sheet
Active mode: Typical supply current IDD versus temperature for different system
clock frequencies
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
22 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
X
(X)
A
FT
FT
A
A
R
R
D
D
D
001aac984
X
A
A
A
A
A
NXP Semiconductors
D
D
X
R
A
FT
D
R
X
A
<tbd>
X
X
X
X
X
X
X
X
X (X)
Conditions: VDD = 3.3 V; sleep mode entered from flash; all peripherals disabled in the
SYSAHBCLKCTRL register (SYSAHBCLKCTRL= 0x1F); all peripheral clocks disabled; internal
pull-up resistors disabled; BOD disabled.
(1) System PLL disabled; IRC enabled.
(2) System PLL enabled; IRC disabled.
Fig 8.
Sleep mode: Typical supply current IDDversus temperature for different system
clock frequencies
001aac984
X
X
(X)
X
X
<tbd>
X
X
X
X
X
X
X
X
X (X)
Conditions: BOD disabled; all oscillators and analog blocks disabled in the PDSLEEPCFG register
(PDSLEEPCFG = 0x0000 18FF).
Fig 9.
LPC1102
Objective data sheet
Deep-sleep mode: Typical supply current IDD versus temperature for different
supply voltages VDD
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
23 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
002aae991
15
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
9.3 Electrical pin characteristics
A
A
A
A
A
NXP Semiconductors
D
D
R
A
IOL
(mA)
FT
T = 85 °C
25 °C
−40 °C
D
R
A
10
5
0
0
0.2
0.4
0.6
VOL (V)
Conditions: VDD = 3.3 V; standard port pins.
Fig 10. Typical LOW-level output current IOL versus LOW-level output voltage VOL
002aae992
3.6
VOH
(V)
T = 85 °C
25 °C
−40 °C
3.2
2.8
2.4
2
0
8
16
24
IOH (mA)
Conditions: VDD = 3.3 V; standard port pins.
Fig 11. Typical HIGH-level output voltage VOH versus HIGH-level output source current
IOH
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
24 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
Ipu
(μA)
A
FT
FT
A
A
R
R
D
D
D
002aae988
10
A
A
A
A
A
NXP Semiconductors
D
D
R
A
−10
FT
D
R
A
−30
T = 85 °C
25 °C
−40 °C
−50
−70
0
1
2
3
4
5
VI (V)
Conditions: VDD = 3.3 V; standard port pins.
Fig 12. Typical pull-up current Ipu versus input voltage VI
002aae989
80
T = 85 °C
25 °C
−40 °C
Ipd
(μA)
60
40
20
0
0
1
2
3
4
5
VI (V)
Conditions: VDD = 3.3 V; standard port pins.
Fig 13. Typical pull-down current Ipd versus input voltage VI
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
25 of 38
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
10.1 Flash memory
A
FT
FT
A
A
R
R
D
D
D
10. Dynamic characteristics
FT
LPC1102
FT
FT
NXP Semiconductors
D
D
R
A
Table 8.
Flash characteristics
Tamb = −40 °C to +85 °C, unless otherwise specified.
FT
D
endurance
Conditions
tret
retention time
Min
Typ
Max
Unit
10000
-
-
cycles
powered
10
-
-
years
unpowered
20
-
-
years
sector or multiple
consecutive
sectors
95
100
105
ms
0.95
1
1.05
ms
[1]
ter
erase time
tprog
programming
time
[2]
[1]
Number of program/erase cycles.
[2]
Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash
in blocks of 256 bytes.
10.2 External clock
Table 9.
Dynamic characteristic: external clock
Tamb = −40 °C to +85 °C; VDD over specified ranges.[1]
Conditions
Typ[2]
Symbol
Parameter
Min
Max
Unit
fosc
oscillator frequency
1
Tcy(clk)
clock cycle time
40
-
25
MHz
-
1000
ns
tCHCX
clock HIGH time
Tcy(clk) × 0.4
-
-
ns
tCLCX
clock LOW time
Tcy(clk) × 0.4
-
-
ns
tCLCH
tCHCL
clock rise time
-
-
5
ns
clock fall time
-
-
5
ns
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply
voltages.
tCHCL
tCHCX
tCLCH
tCLCX
Tcy(clk)
002aaa907
Fig 14. External clock timing (with an amplitude of at least Vi(RMS) = 200 mV)
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
26 of 38
A
Parameter
R
Symbol
Nendu
D
D
R
R
R
R
R
D
D
D
D
R
R
R
A
FT
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
Max
Unit
11.88
12
12.12
MHz
D
Typ[2]
D
Min
Conditions
FT
A
A
R
R
D
R
internal RC oscillator frequency -
D
R
FT
FT
A
A
R
R
D
D
D
fosc(RC)
FT
FT
FT
FT
Table 10. Dynamic characteristic: internal oscillators
Tamb = −40 °C to +85 °C; 2.7 V ≤ VDD ≤ 3.6 V.[1]
Parameter
A
A
A
A
R
R
D
D
D
10.3 Internal oscillators
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Symbol
A
A
A
A
A
NXP Semiconductors
A
D
[2]
Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply
voltages.
R
Parameters are valid over operating temperature range unless otherwise specified.
A
001aac984
X
X
(X)
X
X
<tbd>
X
X
X
X
X
X
X
X
X (X)
Conditions: Frequency values are typical values. 12 MHz ± 1% accuracy is guaranteed for
2.7 V ≤ VDD ≤ 3.6 V and Tamb = −40 °C to +85 °C. Variations between parts may cause the IRC to
fall outside the 12 MHz ± 1% accuracy specification for voltages below 2.7 V.
Fig 15. Internal RC oscillator frequency vs. temperature
Table 11.
Dynamic characteristics: Watchdog oscillator
Min
Typ[1]
Max
Unit
internal oscillator DIVSEL = 0x1F, FREQSEL = 0x1
frequency
in the WDTOSCCTRL register;
[2][3]
-
7.8
-
kHz
DIVSEL = 0x00, FREQSEL = 0xF
in the WDTOSCCTRL register
[2][3]
-
1700
-
kHz
Symbol Parameter
fosc
LPC1102
Objective data sheet
Conditions
[1]
Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply
voltages.
[2]
The typical frequency spread over processing and temperature (Tamb = −40 °C to +85 °C) is ±40%.
[3]
See the LPC111x user manual.
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
FT
[1]
© NXP B.V. 2010. All rights reserved.
27 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
A
F
FT
FT
A
A
R
R
R
D
FT
FT
A
A
R
R
D
Table 12. Dynamic characteristic: I/O pins[1]
Tamb = −40 °C to +85 °C; 3.0 V ≤ VDD ≤ 3.6 V.
D
D
D
10.4 I/O pins
A
A
A
A
A
NXP Semiconductors
Conditions
Min
Typ
Max
Unit
tr
rise time
pin
configured as
output
3.0
-
5.0
ns
tf
fall time
pin
configured as
output
2.5
-
5.0
ns
D
Parameter
D
Symbol
R
A
D
R
A
Applies to standard port pins and RESET pin.
10.5 SPI interfaces
Table 13.
Dynamic characteristics of SPI pins in SPI mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
-
-
ns
SPI master (in SPI mode)
Tcy(clk)
clock cycle time
data set-up time
tDS
when only receiving
[1]
40
when only transmitting
[1]
27.8
in SPI mode
[2]
15
2.0 V ≤ VDD < 2.4 V
[2]
20
1.8 V ≤ VDD < 2.0 V
[2]
24
-
-
ns
ns
-
-
ns
2.4 V ≤ VDD ≤ 3.6 V
ns
tDH
data hold time
in SPI mode
[2]
0
-
-
ns
tv(Q)
data output valid time in SPI mode
[2]
-
-
10
ns
data output hold time in SPI mode
[2]
0
-
-
ns
th(Q)
SPI slave (in SPI mode)
Tcy(PCLK)
PCLK cycle time
20
-
-
ns
tDS
data set-up time
in SPI mode
[3][4]
0
-
-
ns
tDH
data hold time
in SPI mode
[3][4]
3 × Tcy(PCLK) + 4
-
-
ns
data output valid time in SPI mode
[3][4]
-
-
3 × Tcy(PCLK) + 11
ns
data output hold time in SPI mode
[3][4]
-
-
2 × Tcy(PCLK) + 5
ns
tv(Q)
th(Q)
[1]
Tcy(clk) = (SSPCLKDIV × (1 + SCR) × CPSDVSR) / fmain. The clock cycle time derived from the SPI bit rate Tcy(clk) is a function of the
main clock frequency fmain, the SPI peripheral clock divider (SSPCLKDIV), the SPI SCR parameter (specified in the SSP0CR0 register),
and the SPI CPSDVSR parameter (specified in the SPI clock prescale register).
[2]
Tamb = −40 °C to 85 °C.
[3]
Tcy(clk) = 12 × Tcy(PCLK).
[4]
Tamb = 25 °C; for normal voltage supply range: VDD = 3.3 V.
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
FT
[1]
© NXP B.V. 2010. All rights reserved.
28 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
tclk(L)
A
A
A
A
R
R
D
D
D
tclk(H)
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Tcy(clk)
A
A
A
A
A
NXP Semiconductors
D
FT
FT
A
A
R
R
D
SCK (CPOL = 0)
D
D
R
A
FT
D
SCK (CPOL = 1)
R
th(Q)
DATA VALID
MOSI
DATA VALID
tDS
DATA VALID
MISO
tDH
DATA VALID
th(Q)
DATA VALID
tDH
tDS
MISO
DATA VALID
CPHA = 1
DATA VALID
tv(Q)
MOSI
A
tv(Q)
CPHA = 0
DATA VALID
002aae829
Fig 16. SPI master timing in SPI mode
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
29 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
R
A
FT
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
SCK (CPOL = 0)
FT
A
A
R
R
D
tDH
D
R
FT
FT
A
A
R
R
D
D
D
tDS
FT
FT
FT
FT
tclk(L)
A
A
A
A
R
R
D
D
D
tclk(H)
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Tcy(clk)
A
A
A
A
A
NXP Semiconductors
D
D
R
A
FT
D
SCK (CPOL = 1)
R
DATA VALID
DATA VALID
tv(Q)
MISO
th(Q)
DATA VALID
DATA VALID
tDH
DATA VALID
tv(Q)
MISO
DATA VALID
CPHA = 1
DATA VALID
tDS
MOSI
A
MOSI
th(Q)
CPHA = 0
DATA VALID
002aae830
Fig 17. SPI slave timing in SPI mode
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
30 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
D
FT
FT
A
A
R
R
D
11.1 ADC usage notes
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
11. Application information
A
A
A
A
A
NXP Semiconductors
D
D
R
A
FT
The following guidelines show how to increase the performance of the ADC in a noisy
environment beyond the ADC specifications listed in Table 6:
D
• Because the ADC and the digital core share the same power supply, the power supply
line must be adequately filtered.
• To improve the ADC performance in a very noisy environment, put the device in Sleep
mode during the ADC conversion.
11.2 XTAL input
The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a
clock in slave mode, it is recommended that the input be coupled through a capacitor with
Ci = 100 pF. To limit the input voltage to the specified range, choose an additional
capacitor to ground Cg which attenuates the input voltage by a factor Ci/(Ci + Cg). In slave
mode, a minimum of 200 mV(RMS) is needed.
LPC1xxx
XTALIN
Ci
100 pF
Cg
002aae788
Fig 18. Slave mode operation of the on-chip oscillator
In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF
(Figure 18), with an amplitude between 200 mV(RMS) and 1000 mV(RMS). This
corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V.
11.3 Standard I/O pad configuration
Figure 19 shows the possible pin modes for standard I/O pins with analog input function:
•
•
•
•
•
LPC1102
Objective data sheet
Digital output driver
Digital input: Pull-up enabled/disabled
Digital input: Pull-down enabled/disabled
Digital input: Repeater mode enabled/disabled
Analog input
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
31 of 38
A
power supply lines.
R
• The ADC input trace must be short and as close as possible to the LPC1102 chip.
• The ADC input traces must be shielded from fast switching digital signals and noisy
D
D
R
R
R
R
R
D
D
D
A
A
A
A
A
FT
FT
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
VDD
FT
LPC1102
FT
FT
NXP Semiconductors
D
FT
FT
A
A
R
R
D
ESD
output enable
D
D
R
PIN
FT
output
A
pin configured
as digital output
driver
D
R
VDD
A
ESD
VSS
weak
pull-up
pull-up enable
pin configured
as digital input
weak
pull-down
repeater mode
enable
pull-down enable
data input
select analog input
pin configured
as analog input
analog input
002aaf304
Fig 19. Standard I/O pad configuration
11.4 Reset pad configuration
VDD
VDD
VDD
Rpu
reset
ESD
20 ns RC
GLITCH FILTER
PIN
ESD
VSS
002aaf274
Fig 20. Reset pad configuration
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
32 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
F
FT
FT
A
A
R
R
D
D
D
12. Package outline
A
A
A
A
A
NXP Semiconductors
D
FT
FT
A
A
R
R
D
D
D
R
A
FT
D
R
A
Fig 21. Package outline <tbd> (WLCSP16)
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
33 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
Transistor-Transistor Logic
UART
Universal Asynchronous Receiver/Transmitter
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
A
TTL
R
Synchronous Serial Port
D
Serial Synchronous Interface
SSP
D
SSI
F
Serial Peripheral Interface
FT
SPI
FT
Resistor-Capacitor
A
RC
A
Phase-Locked Loop
R
General Purpose Input/Output
PLL
R
GPIO
D
BrownOut Detection
D
BOD
FT
Advanced Peripheral Bus
A
APB
R
Advanced Microcontroller Bus Architecture
D
Advanced High-performance Bus
AMBA
A
FT
FT
AHB
R
A
A
Analog-to-Digital Converter
D
R
R
ADC
R
A
D
D
Description
D
R
FT
FT
A
A
R
R
D
D
D
Objective data sheet
Acronym
FT
FT
FT
FT
LPC1102
Abbreviations
A
A
A
A
R
R
D
D
D
Table 14.
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
13. Abbreviations
A
A
A
A
A
NXP Semiconductors
© NXP B.V. 2010. All rights reserved.
34 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
LPC1102 v. 0.03
D
Objective data sheet
FT
<tbd>
Supersedes
A
LPC1102 v. 0.04
Change notice
R
Data sheet status
D
Release date
FT
Document ID
FT
A
A
R
R
D
Revision history
A
FT
FT
A
A
R
R
D
D
D
14. Revision history
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
Table 15.
A
A
A
A
A
NXP Semiconductors
D
R
A
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
35 of 38
D
D
R
R
R
R
R
D
D
D
FT
FT
FT
FT
FT
LPC1102
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
32-bit ARM Cortex-M0 microcontroller
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
R
D
15.1 Data sheet status
A
FT
FT
A
A
R
R
D
D
D
15. Legal information
A
A
A
A
A
NXP Semiconductors
D
D
R
Document status[1][2]
Product status[3]
Objective [short] data sheet
Development
This document contains data from the objective specification for product development.
Preliminary [short] data sheet
Qualification
This document contains data from the preliminary specification.
Product [short] data sheet
Production
This document contains the product specification.
A
Definition
FT
D
R
A
[1]
Please consult the most recently issued document before initiating or completing a design.
[2]
The term ‘short data sheet’ is explained in section “Definitions”.
[3]
The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
15.2 Definitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modifications or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
office. In case of any inconsistency or conflict with the short data sheet, the
full data sheet shall prevail.
Product specification — The information and data provided in a Product
data sheet shall define the specification of the product as agreed between
NXP Semiconductors and its customer, unless NXP Semiconductors and
customer have explicitly agreed otherwise in writing. In no event however,
shall an agreement be valid in which the NXP Semiconductors product is
deemed to offer functions and qualities beyond those described in the
Product data sheet.
15.3 Disclaimers
Limited warranty and liability — Information in this document is believed to
be accurate and reliable. However, NXP Semiconductors does not give any
representations or warranties, expressed or implied, as to the accuracy or
completeness of such information and shall have no liability for the
consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental,
punitive, special or consequential damages (including - without limitation - lost
profits, lost savings, business interruption, costs related to the removal or
replacement of any products or rework charges) whether or not such
damages are based on tort (including negligence), warranty, breach of
contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards
customer for the products described herein shall be limited in accordance
with the Terms and conditions of commercial sale of NXP Semiconductors.
malfunction of an NXP Semiconductors product can reasonably be expected
to result in personal injury, death or severe property or environmental
damage. NXP Semiconductors accepts no liability for inclusion and/or use of
NXP Semiconductors products in such equipment or applications and
therefore such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
specified use without further testing or modification.
NXP Semiconductors does not accept any liability related to any default,
damage, costs or problem which is based on a weakness or default in the
customer application/use or the application/use of customer’s third party
customer(s) (hereinafter both referred to as “Application”). It is customer’s
sole responsibility to check whether the NXP Semiconductors product is
suitable and fit for the Application planned. Customer has to do all necessary
testing for the Application in order to avoid a default of the Application and the
product. NXP Semiconductors does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in
the Absolute Maximum Ratings System of IEC 60134) will cause permanent
damage to the device. Limiting values are stress ratings only and (proper)
operation of the device at these or any other conditions above those given in
the Recommended operating conditions section (if present) or the
Characteristics sections of this document is not warranted. Constant or
repeated exposure to limiting values will permanently and irreversibly affect
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors
products are sold subject to the general terms and conditions of commercial
sale, as published at http://www.nxp.com/profile/terms, unless otherwise
agreed in a valid written individual agreement. In case an individual
agreement is concluded only the terms and conditions of the respective
agreement shall apply. NXP Semiconductors hereby expressly objects to
applying the customer’s general terms and conditions with regard to the
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or
construed as an offer to sell products that is open for acceptance or the grant,
conveyance or implication of any license under any copyrights, patents or
other industrial or intellectual property rights.
Export control — This document as well as the item(s) described herein
may be subject to export control regulations. Export might require a prior
authorization from national authorities.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Non-automotive qualified products — Unless this data sheet expressly
states that this specific NXP Semiconductors product is automotive qualified,
the product is not suitable for automotive use. It is neither qualified nor tested
in accordance with automotive testing or application requirements. NXP
Semiconductors accepts no liability for inclusion and/or use of
non-automotive qualified products in automotive equipment or applications.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
In the event that customer uses the product for design-in and use in
automotive applications to automotive specifications and standards, customer
(a) shall use the product without NXP Semiconductors’ warranty of the
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
36 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
FT
FT
FT
FT
A
A
A
A
R
R
D
D
D
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
A
FT
FT
A
A
R
R
D
D
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
F
FT
FT
A
A
R
R
D
D
D
15.4 Trademarks
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
D
D
R
product for such automotive applications, use and specifications, and (b)
whenever customer uses the product for automotive applications beyond
NXP Semiconductors’ specifications such use shall be solely at customer’s
own risk, and (c) customer fully indemnifies NXP Semiconductors for any
liability, damages or failed product claims resulting from customer design and
use of the product for automotive applications beyond NXP Semiconductors’
standard warranty and NXP Semiconductors’ product specifications.
A
A
A
A
A
NXP Semiconductors
A
FT
D
R
A
16. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
LPC1102
Objective data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 00 — 23 June 2010
© NXP B.V. 2010. All rights reserved.
37 of 38
D
D
R
R
R
R
R
D
D
D
D
R
R
D
R
R
A
FT
FT
FT
A
A
R
R
D
D
D
R
F
D
FT
FT
A
A
R
D
D
15
15
15
16
17
21
21
24
26
26
26
27
28
28
31
31
31
31
32
33
34
35
36
36
36
36
37
37
38
R
D
R
A
R
A
All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: [email protected]
Date of release: 23 June 2010
Document identifier: LPC1102
D
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
FT
External interrupt inputs . . . . . . . . . . . . . . . . .
Memory mapping control . . . . . . . . . . . . . . . .
Emulation and debugging . . . . . . . . . . . . . . .
Limiting values . . . . . . . . . . . . . . . . . . . . . . . .
Static characteristics . . . . . . . . . . . . . . . . . . .
BOD static characteristics . . . . . . . . . . . . . . .
Power consumption . . . . . . . . . . . . . . . . . . .
Electrical pin characteristics. . . . . . . . . . . . . .
Dynamic characteristics. . . . . . . . . . . . . . . . .
Flash memory . . . . . . . . . . . . . . . . . . . . . . . .
External clock. . . . . . . . . . . . . . . . . . . . . . . . .
Internal oscillators . . . . . . . . . . . . . . . . . . . . .
I/O pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SPI interfaces. . . . . . . . . . . . . . . . . . . . . . . . .
Application information . . . . . . . . . . . . . . . . .
ADC usage notes. . . . . . . . . . . . . . . . . . . . . .
XTAL input . . . . . . . . . . . . . . . . . . . . . . . . . . .
Standard I/O pad configuration . . . . . . . . . . .
Reset pad configuration . . . . . . . . . . . . . . . . .
Package outline. . . . . . . . . . . . . . . . . . . . . . . .
Abbreviations . . . . . . . . . . . . . . . . . . . . . . . . .
Revision history . . . . . . . . . . . . . . . . . . . . . . .
Legal information . . . . . . . . . . . . . . . . . . . . . .
Data sheet status . . . . . . . . . . . . . . . . . . . . . .
Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . .
Disclaimers . . . . . . . . . . . . . . . . . . . . . . . . . .
Trademarks . . . . . . . . . . . . . . . . . . . . . . . . . .
Contact information . . . . . . . . . . . . . . . . . . . .
Contents. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
© NXP B.V. 2010.
A
FT
FT
A
A
R
R
D
D
D
7.15.6
7.15.7
7.16
8
9
9.1
9.2
9.3
10
10.1
10.2
10.3
10.4
10.5
11
11.1
11.2
11.3
11.4
12
13
14
15
15.1
15.2
15.3
15.4
16
17
FT
FT
FT
FT
General description . . . . . . . . . . . . . . . . . . . . . . 1
Features and benefits . . . . . . . . . . . . . . . . . . . . 1
Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Ordering information . . . . . . . . . . . . . . . . . . . . . 2
Ordering options . . . . . . . . . . . . . . . . . . . . . . . . 2
Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . 3
Pinning information . . . . . . . . . . . . . . . . . . . . . . 4
Pinning . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Pin description . . . . . . . . . . . . . . . . . . . . . . . . . 4
Functional description . . . . . . . . . . . . . . . . . . . 6
ARM Cortex-M0 processor . . . . . . . . . . . . . . . . 6
On-chip flash program memory . . . . . . . . . . . . 6
On-chip SRAM . . . . . . . . . . . . . . . . . . . . . . . . . 6
Memory map. . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Nested Vectored Interrupt Controller (NVIC) . . 7
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Interrupt sources. . . . . . . . . . . . . . . . . . . . . . . . 8
IOCONFIG block . . . . . . . . . . . . . . . . . . . . . . . 8
Fast general purpose parallel I/O . . . . . . . . . . . 8
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
UART . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
SPI serial I/O controller. . . . . . . . . . . . . . . . . . . 9
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
10-bit ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
General purpose external event counter/timers . .
10
7.11.1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
7.12
System tick timer . . . . . . . . . . . . . . . . . . . . . . 10
7.13
Watchdog timer. . . . . . . . . . . . . . . . . . . . . . . . 10
7.13.1
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
7.14
Clocking and power control . . . . . . . . . . . . . . 11
7.14.1
Crystal oscillators . . . . . . . . . . . . . . . . . . . . . . 11
7.14.1.1 Internal RC oscillator . . . . . . . . . . . . . . . . . . . 12
7.14.1.2 Watchdog oscillator . . . . . . . . . . . . . . . . . . . . 12
7.14.2
System PLL . . . . . . . . . . . . . . . . . . . . . . . . . . 12
7.14.3
Wake-up process . . . . . . . . . . . . . . . . . . . . . . 13
7.14.4
Power control . . . . . . . . . . . . . . . . . . . . . . . . . 13
7.14.4.1 Sleep mode . . . . . . . . . . . . . . . . . . . . . . . . . . 13
7.14.4.2 Deep-sleep mode . . . . . . . . . . . . . . . . . . . . . . 13
7.15
System control . . . . . . . . . . . . . . . . . . . . . . . . 14
7.15.1
Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
7.15.2
Brownout detection . . . . . . . . . . . . . . . . . . . . . 14
7.15.3
Code security (Code Read Protection - CRP) 14
7.15.4
APB interface . . . . . . . . . . . . . . . . . . . . . . . . . 14
7.15.5
AHBLite . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
A
A
A
A
R
R
D
D
D
1
2
3
4
4.1
5
6
6.1
6.2
7
7.1
7.2
7.3
7.4
7.5
7.5.1
7.5.2
7.6
7.7
7.7.1
7.8
7.8.1
7.9
7.9.1
7.10
7.10.1
7.11
FT
FT
FT
FT
FT
LPC1102
32-bit ARM Cortex-M0 microcontroller
17. Contents
A
A
A
A
A
NXP Semiconductors