AD ADV601JS Low cost multiformat video codec Datasheet

a
Low Cost
Multiformat Video Codec
ADV601
GENERAL DESCRIPTION
FEATURES
Precise Compressed Bit Rate Control
Field Independent Compression
Flexible Video Interface Supports All Common
Formats, Including CCIR-656
General Purpose 8-, 16- or 32-Bit Host Interface With
512 Deep 32-Bit FIFO
PERFORMANCE
Real-Time Compression Or Decompression of CCIR-601
And Square Pixel Video:
720 3 288 @ 50 Fields/Sec — PAL
768 3 288 @ 50 Fields/Sec — PAL
720 3 243 @ 60 Fields/Sec — NTSC
640 3 243 @ 60 Fields/Sec — NTSC
Compression Ratios from Visually Loss-Less To 350:1
Visually Loss-Less Compression At 4:1 on Natural
Images (Typical)
APPLICATIONS
Nonlinear Video Editing
Video Capture Systems
Remote CCTV Surveillance
Digital Camcorders
Broadcast Quality Video Distribution Systems
Video Insertion Equipment
Image And Video Archival Systems
Digital Video Tape
High Quality Video Teleconferencing
The ADV601 is a very low cost, single chip, dedicated function,
all digital CMOS VLSI device capable of supporting visually
loss-less to 350:1 real-time compression and decompression of
CCIR-601 digital video at very high image quality levels. The
chip integrates glueless video and host interfaces with on-chip
SRAM to permit low part count, system level implementations
suitable for a broad range of applications.
The ADV601 is a video encoder/decoder optimized for real-time
compression and decompression of interlaced digital video. All
features of the ADV601 are designed to yield high performance
at a breakthrough systems-level cost. Additionally, the unique
sub-band coding architecture of the ADV601 offers you many
application-specific advantages. A review of the General Theory
of Operation and Applying the ADV601 sections will help you
get the most use out of the ADV601 in any given application.
The ADV601 accepts component digital video through the
Video Interface and outputs a compressed bit stream though the
Host Interface in Encode Mode. While in Decode Mode, the
ADV601 accepts a compressed bit stream through the Host
Interface and outputs component digital video through the
Video Interface. The host accesses all of the ADV601’s control
and status registers using the Host Interface. An optional Digital
Signal Processor (DSP) may be used for calculating quantization Bin Widths (BW) (instead of the host); the ADV601 sends
current field statistics and receives Bin Width results as a packet
I/O over the DSP serial port interface. A generic fixed-point DSP
(for instance the ADSP-2105) is more than adequate for these
calculations. Figure 1 summarizes the basic function of the part.
(continued on page 2)
FUNCTIONAL BLOCK DIAGRAM
DIGITAL
COMPONENT
VIDEO I/O
DIGITAL
VIDEO I/O
PORT
256K X 16-BIT DRAM
(FIELD STORE)
DSP
(OPTIONAL)
DRAM
MANAGER
SERIAL
PORT
WAVELET
FILTERS,
DECIMATOR, &
INTERPOLATOR
ADAPTIVE
QUANTIZER
ADV601
LOW COST, MULTIFORMAT
VIDEO CODEC
RUN
LENGTH
CODER
HUFFMAN
CODER
HOST
I/O PORT
& FIFO
HOST
ON-CHIP
TRANSFORM
BUFFER
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
World Wide Web Site: http://www.analog.com
Fax: 617/326-8703
© Analog Devices, Inc., 1997
ADV601
TABLE OF CONTENTS
GENERAL DESCRIPTION (Continued from page 1)
This data sheet gives an overview of the ADV601 functionality
and provides details on designing the part into a system. The
text of the data sheet is written for an audience with a general
knowledge of designing digital video systems. Where appropriate, additional sources of reference material are noted throughout the data sheet.
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . 1
INTERNAL ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . 3
GENERAL THEORY OF OPERATION . . . . . . . . . . . . . . . 3
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3
THE WAVELET KERNEL . . . . . . . . . . . . . . . . . . . . . . . . . 4
THE PROGRAMMABLE QUANTIZER . . . . . . . . . . . . . . . 7
THE RUN LENGTH CODER AND HUFFMAN CODER . . 8
Encoding vs. Decoding . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
PROGRAMMER’S MODEL . . . . . . . . . . . . . . . . . . . . . . . . 8
ADV601 REGISTER DESCRIPTIONS . . . . . . . . . . . . . . . 10
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . 16
Video Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Host Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
DSP Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25
DRAM Manager . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Compressed Data-Stream Definition . . . . . . . . . . . . . . . . 26
APPLYING THE ADV601 . . . . . . . . . . . . . . . . . . . . . . . . . 32
Using the ADV601 in Computer Applications . . . . . . . . 32
Using the ADV601 in Stand-Alone Applications . . . . . . . 32
Connecting the ADV601 to Popular Video Decoders
and Encoders . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
GETTING THE MOST OUT OF ADV601 . . . . . . . . . . . 35
ADV601 SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . 36
TEST CONDITIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
TIMING PARAMETERS . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Clock Signal Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
CCIR-656 Video Format Timing . . . . . . . . . . . . . . . . . . . 38
Gray Scale/Philips Video Timing . . . . . . . . . . . . . . . . . . . 40
Multiplexed Philips Video Timing . . . . . . . . . . . . . . . . . . 43
Host Interface (Indirect Address, Indirect Register Data,
and Interrupt Mask/Status) Register Timing . . . . . . . . 45
Host Interface (Compressed Data) Register Timing . . . . 47
DSP Interface Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
VIDEO INTERFACE
DIGITAL VIDEO IN
(ENCODE)
DIGITAL VIDEO OUT
(DECODE)
HOST INTERFACE
ADV601
LOW COST,
MULTIFORMAT
VIDEO CODEC
COMPRESSED
VIDEO OUT
(ENCODE)
STATUS & CONTROL
COMPRESSED VIDEO IN
(DECODE)
Figure 1. Functional Block Diagram
The ADV601 adheres to international standard CCIR-601 for
studio quality digital video. The codec also supports a range of
field sizes and rates providing high performance in computer,
PAL, NTSC, or still image environments. The ADV601 is
designed only for real-time interlaced video, full frames of video
are formed and processed as two independent fields of data.
The ADV601 supports the field rates and sizes in Table I. Note
that the maximum active field size is 768 by 288. The maximum
pixel rate is 14.75 MHz.
The ADV601 has a generic 8-/16-/32-bit host interface, which
includes a 512 position, 32-bit wide FIFO for compressed video.
With additional external hardware, the ADV601’s host interface
is suitable (when interfaced to other devices) for moving compressed video over PCI, ISA, SCSI, SONET, 10 Base T, ARCnet,
HDSL, ADSL, and a broad range of digital interfaces. For a full
description of the Host Interface, see the Host Interface section.
The compressed data rate is determined by the input data rate
and the selected compression ratio. The ADV601 can achieve a
near constant compressed bit rate by using the current field
statistics in the off-chip bin width calculator on the external
DSP or Host. The process of calculating bin widths on a DSP
or Host can be “adaptive,” optimizing the compressed bit rate
in real time. This feature provides a near constant bit rate out of
the host interface in spite of scene changes or other types of
source material changes that would otherwise create bit rate
burst conditions. For more information on the quantizer, see
the Programmable Quantizer section.
The ADV601 typically yields visually loss-less compression on
natural images at a 4:1 compression ratio. Desired image quality
levels can vary widely in different applications, so it is advisable
to evaluate image quality of known source material at different
compression ratios to find the best compression range for the
Table I. ADV601 Field Rates and Sizes
Standard
Name
Active
Region
Horizontal
Active
Region
Vertical1
Total
Region
Horizontal
Total
Region
Vertical
Field Rate
(Hz)
Pixel Rate
(MHz)2
CCIR-601/525
CCIR-601/625
Sq. Pixel/525
Sq. Pixel/625
720
720
640
768
243
288
243
288
858
864
780
944
262.5
312.5
262.5
312.5
59.94
50.00
59.94
50.00
13.50
13.50
12.27
14.75
NOTES
1
The maximum active field size is 768 by 288.
2
The maximum pixel rate is 14.75 MHz.
–2–
REV. 0
ADV601
application. The sub-band coding architecture of the ADV601
provides a number of options to stretch compression performance. These options are outlined on in the Applying the
ADV601 section.
The DSP serial port interface (SPORT) enables performance of
Bin Width calculations on a DSP instead of the host. The ADV601
transfers current video field statistics to the DSP and receives Bin
Width data from the DSP as packet I/O through the DSP Interface. A generic fixed-point DSP (i.e., the ADSP-2105 low cost,
fixed-point DSP) is more than adequate for these calculations.
INTERNAL ARCHITECTURE
The ADV601 is composed of nine blocks. Four of these blocks
are interface blocks and five are processing blocks. The interface
blocks are the Digital Video I/O Port, the Host I/O Port, external DRAM manager, and the DSP serial I/O Port. The processing blocks are the Wavelet Kernel, the On-Chip Transform
Buffer, the Programmable Quantizer, the Run Length Coder,
and the Huffman Coder.
Digital Video I/O Port
Provides a real-time uncompressed video interface to support a
broad range of component digital video formats, including “D1.”
Host I/O Port and FIFO
Carries control, status, and compressed video to and from the
host processor. A 512 position by 32-bit FIFO buffers the compressed video stream between the host and the Huffman Coder.
DRAM Manager
Performs all tasks related to writing, reading, and refreshing the
external DRAM. The external host buffer DRAM is used for
reordering and buffering quantizer input and output values.
Serial Port (to Optional DSP)
Supports, during encode only, communication of wavelet statistics between the Wavelet Kernel and the DSP and quantizer
control information between the DSP and the Quantizer block.
The user programmed compression ratio is also sent from the
ADV601 host interface to the DSP automatically. Note that a
host processor can be used to replace the DSP functionality in
computer applications.
Wavelet Kernel (Filters, Decimator, and Interpolator)
Gathers statistics on a per field basis and includes a block of
filters, interpolators, and decimators. The kernel calculates
forward and backward bi-orthogonal, two-dimensional, separable wavelet transforms on horizontal scanned video data. This
block uses the internal transform buffer when performing wavelet transforms calculated on an entire image’s data and so
eliminates any need for extremely fast external memories in
an ADV601-based design.
On-Chip Transform Buffer
Provides an internal set of SRAM for use by the wavelet transform kernel. Its function is to provide enough delay line storage
to support calculation of separable two dimensional wavelet
transforms for horizontally scanned images.
Programmable Quantizer
Quantizes wavelet coefficients. Quantize controls are calculated
by the external DSP or host processor during encode operations
REV. 0
and de-quantize controls are extracted from the compressed bit
stream during decode. Each quantizer Bin Width is computed
by the BW calculator software to maintain a constant compressed bit rate or constant quality bit rate. A Bin Width is a per
block parameter the quantizer uses when determining the number of bits to allocate to each block (sub-band).
Run Length Coder
Performs run length coding on zero data and models nonzero
data, encoding or decoding for more efficient Huffman coding.
This data coding is optimized across the sub-bands and varies
depending on the block being coded.
Huffman Coder
Performs Huffman coder and decoder functions on quantized
run-length coded coefficient values. The Huffman coder/decoder uses three ROM-coded Huffman tables that provide excellent performance for wavelet transformed video.
GENERAL THEORY OF OPERATION
The ADV601 processor’s compression algorithm is based on the
bi-orthogonal (7, 9) wavelet transform, and implements field
independent sub-band coding. Sub-band coders transform twodimensional spatial video data into spatial frequency filtered
sub-bands. The quantization and entropy encoding processes
provide the ADV601’s data compression.
The wavelet theory, on which the ADV601 is based, is a new
mathematical apparatus first explicitly introduced by Morlet and
Grossman in their works on geophysics during the mid 80s.
This theory became very popular in theoretical physics and
applied math. The late 80s and 90s have seen a dramatic growth
in wavelet applications such as signal and image processing. For
more on wavelet theory by Morlet and Grossman, see Decomposition of Hardy Functions into Square Integrable Wavelets of Constant Shape (journal citation listed in References section).
ENCODE
PATH
DECODE
PATH
WAVELET
KERNEL
FILTER BANK
ADAPTIVE
QUANTIZER
RUN LENGTH
CODER &
HUFFMAN
CODER
COMPRESSED
DATA
Figure 2. Encode and Decode Paths
References
For more information on the terms, techniques and underlying
principles referred to in this data sheet, you may find the following reference texts useful. A reference text for general digital
video principles is:
Jack, K., Video Demystified: A Handbook for the Digital Engineer
(High Text Publications, 1993) ISBN 1-878707-09-4
Three reference texts for wavelet transform background information are:
Vetterli, M., Kovacevic, J., Wavelets And Sub-band Coding
(Prentice Hall, 1995) ISBN 0-13-097080-8
Benedetto, J., Frazier, M., Wavelets: Mathematics And Applications (CRC Press, 1994) ISBN 0-8493-8271-8
Grossman, A., Morlet, J., Decomposition of Hardy Functions into
Square Integrable Wavelets of Constant Shape, Siam. J. Math.
Anal., Vol. 15, No. 4, pp 723-736, 1984
–3–
ADV601
THE WAVELET KERNEL
Understanding the structure and function of the wavelet filters
and resultant product is the key to obtaining the highest performance from the ADV601. Consider the following points:
This block contains a set of filters and decimators that work on
the image in both horizontal and vertical directions. Figure 6
illustrates the filter tree structure. The filters apply carefully
chosen wavelet basis functions that better correlate to the broadband nature of images than the sinusoidal waves used in Discrete Cosine Transform (DCT) compression schemes (JPEG,
MPEG, and H261).
• The data in all blocks (except N) for all components are high
pass filtered. Therefore, the mean pixel value in those blocks
is typically zero and a histogram of the pixel values in these
blocks will contain a single “hump” (Laplacian distribution).
• The data in most blocks is more likely to contain zeros or
strings of zeros than unfiltered image data.
An advantage of wavelet-based compression is that the entire
image can be filtered without being broken into sub-blocks as
required in DCT compression schemes. This full image filtering
eliminates the block artifacts seen in DCT compression and
offers more graceful image degradation at high compression
ratios. The availability of full image sub-band data also makes
image processing, scaling, and a number of other system features possible with little or no computational overhead.
• The human visual system is less sensitive to higher frequency
blocks than low ones.
• Attenuation of the selected blocks in luminance or color components results in control over sharpness, brightness, contrast
and saturation.
• High quality filtered/decimated images can be extracted/created
without computational overhead.
The resultant filtered image is made up of components of the
original image as is shown in Figure 3 (a modified Mallat Tree).
Note that Figure 3 shows how a component of video would be
filtered, but in multiple component video luminance and color
components are filtered separately. In Figure 4 and Figure 5 an
actual image and the Mallat Tree (luminance only) equivalent is
shown. It is important to note that while the image has been
filtered or transformed into the frequency domain, no compression has occurred. With the image in its filtered state, it is now
ready for processing in the second block, the quantizer.
N
M
L
K
Through leverage of these key points, the ADV601 not only
compresses video, but offers a host of application features. Please
see the Applying the ADV601 section for details on getting the
most out of the ADV601’s sub-band coding architecture in
different applications.
I
F
H
J
C
E
G
A
D
B
BLOCK A IS HIGH PASS IN X AND DECIMATED BY TWO.
BLOCK B IS HIGH PASS IN X, HIGH PASS IN Y, AND DECIMATED BY EIGHT.
BLOCK C IS HIGH PASS IN X, LOW PASS IN Y, AND DECIMATED BY EIGHT.
BLOCK D IS LOW PASS IN X, HIGH PASS IN Y, AND DECIMATED BY EIGHT.
BLOCK E IS HIGH PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 32.
BLOCK F IS HIGH PASS IN X, LOW PASS IN Y, AND DECIMATED BY 32.
BLOCK G IS LOW PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 32.
BLOCK H IS HIGH PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 128.
BLOCK I IS HIGH PASS IN X, LOW PASS IN Y, AND DECIMATED BY 128.
BLOCK J IS LOW PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 128.
BLOCK K IS HIGH PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 512.
BLOCK L IS HIGH PASS IN X, LOW PASS IN Y, AND DECIMATED BY 512.
BLOCK M IS LOW PASS IN X, HIGH PASS IN Y, AND DECIMATED BY 512.
BLOCK N IS LOW PASS IN X, LOW PASS IN Y, AND DECIMATED BY 512.
Figure 3. Modified Mallat Diagram (Block Letters Correspond to Those in Filter Tree)
–4–
REV. 0
ADV601
Figure 4. Unfiltered Original Image (Analog Devices Corporate Offices, Norwood, Massachusetts)
Figure 5. Modified Mallat Diagram of Image
REV. 0
–5–
ADV601
LUMINANCE AND
COLOR COMPONENTS
(EACH SEPARATELY)
BLOCK
#
HIGH
PASS IN
X
LOW
PASS IN
X
X 2
X 2
BLOCK
A
HIGH
PASS IN
X
LOW
PASS IN
X
X 2
X 2
HIGH
PASS IN
Y
LOW
PASS IN
Y
HIGH
PASS IN
Y
LOW
PASS IN
Y
Y 2
Y 2
Y 2
Y 2
BLOCK
B
BLOCK
C
BLOCK
D
X 2 INDICATES DECIMATE BY TWO IN X
INDICATES
CORRESPONDING BLOCK
LETTER ON MALLAT
DIAGRAM
Y 2 INDICATES DECIMATE BY TWO IN Y
STAGE 1
STAGE 2
HIGH
PASS IN
X
LOW
PASS IN
X
X 2
X 2
HIGH
PASS IN
Y
LOW
PASS IN
Y
HIGH
PASS IN
Y
LOW
PASS IN
Y
Y 2
Y 2
Y 2
Y 2
BLOCK
E
BLOCK
F
BLOCK
G
STAGE 3
HIGH
PASS IN
X
LOW
PASS IN
X
X 2
X 2
HIGH
PASS IN
Y
LOW
PASS IN
Y
HIGH
PASS IN
Y
LOW
PASS IN
Y
Y 2
Y 2
Y 2
Y 2
BLOCK
H
BLOCK
I
BLOCK
J
STAGE 4
HIGH
PASS IN
X
LOW
PASS IN
X
X 2
X 2
HIGH
PASS IN
Y
LOW
PASS IN
Y
HIGH
PASS IN
Y
LOW
PASS IN
Y
Y 2
Y 2
Y 2
Y 2
BLOCK
K
BLOCK
L
BLOCK
M
BLOCK
N
STAGE 5
Figure 6. Wavelet Filter Tree Structure
–6–
REV. 0
ADV601
THE PROGRAMMABLE QUANTIZER
QUANTIZER - ENCODE MODE
This block quantizes the filtered image based on the response
profile of the human visual system. In general, the human eye
cannot resolve high frequencies in images to the same level of
accuracy as lower frequencies. Through intelligent “quantization” of information contained within the filtered image, the
ADV601 achieves compression without compromising the visual
quality of the image. Figure 7 shows the encode and decode
data formats used by the quantizer.
9.7
WAVELET
DATA
SIGNED
SIGNED
15.17 DATA
TRNC
0.5
6.10 1/BW
1/BW
QUANTIZER - DECODE MODE
Figure 8 shows how a typical quantization pattern applies over
Mallat block data. The high frequency blocks receive much larger
quantization (appear darker) than the low frequency blocks (appear
lighter). Looking at this figure, one sees some key point concerning
quantization: (1) quantization relates directly to frequency in
Mallat block data and (2) levels of quantization range widely from
high to low frequency block. (Note that the fill is based on a log
formula.) The relation between actual ADV601 bin width factors
and the Mallat block fill pattern in Figure 8 appears in Table II.
15.0 BIN
NUMBER
SIGNED
SIGNED
23.8 DE-QUANTIZED
WAVELET DATA
SAT
UNSIGNED
33
30
BW
Figure 7. Programmable Quantizer Data Flow
24
15
21
27
6
12
18
0
9
40 34
37 31
3
Cb COMPONENT
25
16
22
28
7
13
19
1
10
4
41 35
38 32
Cr COMPONENT
26
17
23
29
8
14
20
2
11
5
QUANTIZATION OF MALLAT BLOCKS
LOW
Figure 8. Typical Quantization of Mallat Data Blocks (Graphed)
REV. 0
9.7
WAVELET
DATA
8.8 BW
Y COMPONENT
39
36
15.0 BIN
NUMBER
UNSIGNED
–7–
HIGH
ADV601
Table II. ADV601 Typical Quantization of Mallat Data Block
Data1
Mallat
Blocks
Bin Width
Factors
Reciprocal Bin
Width Factors
39
40
41
36
33
30
34
35
37
38
31
32
27
24
21
25
26
28
29
22
23
5
18
12
20
19
17
16
14
13
6
9
3
11
10
8
7
5
4
0
2
1
0x007F
0x009A
0x009A
0x00BE
0x00BE
0x00E4
0x00E6
0x00E6
0x00E6
0x00E6
0x0114
0x0114
0x0281
0x0281
0x0301
0x0306
0x0306
0x0306
0x0306
0x03A1
0x03A1
0x0A16
0x0A16
0x0C1A
0x0C2E
0x0C2E
0x0C2E
0x0C2E
0x0E9D
0x0E9D
0x1DDC
0x1DDC
0x23D5
0x2410
0x2410
0x2410
0x2410
0x2B46
0x2B46
0xA417
0xC62B
0xC62B
0x0810
0x06a6
0x06a6
0x0564
0x0564
0x047e
0x0474
0x0474
0x0474
0x0474
0x03b6
0x03b6
0x0199
0x0199
0x0155
0x0153
0x0153
0x0153
0x0153
0x011a
0x011a
0x0066
0x0066
0x0055
0x0054
0x0054
0x0054
0x0054
0x0046
0x0046
0x0022
0x0022
0x001d
0x001c
0x001c
0x001c
0x001c
0x0018
0x0018
0x0006
0x0005
0x0005
THE RUN LENGTH CODER AND HUFFMAN CODER
This block contains two types of entropy coders that achieve
mathematically loss-less compression: run-length and Huffman.
The run-length coder looks for long strings of zeros and replaces
it with short hand symbols. Table III illustrates an example of
how compression is possible.
The Huffman coder is a digital compressor/decompressor that
can be used for compressing any type of digital data. Essentially,
an ideal Huffman coder creates a table of the most commonly
occurring code sequences (typically zero and small values near
zero) and then replaces those codes with some shorthand. The
ADV601 employs three fixed Huffman tables; it does not create
tables.
The filters and the quantizer increase the number of zeros and
strings of zeros, which improves the performance of the entropy
coders. The higher the selected compression ratio, the more
zeros and small value sequences the quantizer needs to generate.
The transformed image in Figure 5 shows that the filter bank
concentrates zeros and small values in the higher frequency
blocks.
Encoding vs. Decoding
The decoding of compressed video follows the exact path as
encoding but in reverse order. There is no need to calculate Bin
Widths during decode because the Bin Width is stored in the
compressed image during encode.
PROGRAMMER’S MODEL
A host device configures the ADV601 using the Host I/O Port.
The host reads from status registers and writes to control registers through the Host I/O Port.
An optional DSP can perform Bin Width calculations for the
ADV601. The ADV601 can transfer data from component
video statistics registers and receive data for Bin Width registers
as a packet I/O using the DSP I/O Port. Table IV illustrates the
format used to describe the ADV601’s read and write registers.
Table IV. Register Description Conventions
Register Name
Register Type (Indirect or Direct, Read or Write) and Address
Register Functional Description Text
Bit [#] or
Bit or Bit Field Name and Usage Description
Bit Range
[High:Low]
0 Action or Indication When Bit Is Cleared (Equals 0)
1 Action or Indication When Bit Is Set (Equals 1)
NOTE
1
The Mallat block numbers, Bin Width factors, and Reciprocal Bin Width
factors in Table II correspond to the shading per-cent fill) of Mallat blocks in
Figure 8.
Table III. Uncompressed Versus Compressed Data Using Run-Length Coding
0000000000000000000000000000000000000000000000000000000000000000000(uncompressed)
57 Zeros (Compressed)
–8–
REV. 0
ADV601
DIRECT (EXTERNALLY ACCESSIBLE) REGISTERS
REGISTER
ADDRESS
BYTE 3
BYTE 2
BYTE 1
BYTE 0
RESET
VALUE
0x0
RESERVED
INDIRECT REGISTER ADDRESS
0x00
0x4
RESERVED
INDIRECT REGISTER DATA
0x00
0x8
0xC
COMPRESSED DATA
RESERVED
UNDEF
INTERRUPT MASK / STATUS
0x0
MODE CONTROL
0x1
RESERVED
FIFO CONTROL
0x00
0x0983
0x88
INDIRECT (INTERNALLY INDEXED) REGISTERS
{ACCESS THESE REGISTERS THROUGH THE
INDIRECT REGISTER ADDRESS AND
INDIRECT REGISTER DATA REGISTERS}
0x2
HSTART
0x000
0x3
HEND
0x3FF
0x4
VSTART
0x000
0x5
VEND
0x3FF
0x6
COMPRESS RATIO
RESERVED
0x7 – 0x7F
RESERVED
UNDEF
SUM OF SQUARES [0 – 41]
UNDEF
0xAA
SUM OF LUMA
UNDEF
0xAB
SUM OF Cb
UNDEF
0xAC
SUM OF Cr
UNDEF
0xAD
MIN LUMA
UNDEF
0xAE
MAX LUMA
UNDEF
0xAF
MIN Cb
UNDEF
0xB0
MAX Cb
UNDEF
0xB1
MIN Cr
UNDEF
0xB2
MAX Cr
UNDEF
RESERVED
UNDEF
0x100
RBW0
UNDEF
0x101
BW0
UNDEF
0x152
RBW41
UNDEF
0x153
BW41
UNDEF
0x80 – 0xA9
0xB3 – 0xFF
Figure 9. Map of ADV601 Direct and Indirect Registers
REV. 0
UNDEF
–9–
ADV601
ADV601 REGISTER DESCRIPTIONS
Indirect Address Register
Direct (Write) Register Byte Offset 0x00.
This register holds a 16-bit value (index) that selects the indirect register accessible to the host through the indirect data register. All
indirect write registers are 16-bits wide. The address in this register is auto-incremented on each subsequent access of the indirect
data register. This capability enhances I/O performance during modes of operation where the host is calculating Bin Width controls.
In 8-bit mode, auto-increment occurs after writing to Byte 1 (BE1 pin asserted) of the Indirect Data Register; always read or write
Byte 0 then Byte 1 when in 8-bit mode.
[15:0]
Indirect Address Register, IAR[15:0]. Holds a 16-bit value (index) that selects the indirect register to read or write through
the indirect data register (undefined at reset)
[31:16] Reserved (undefined read/write zero)
Indirect Register Data
Direct (Read/Write) Register Byte Offset 0x04
This register holds a 16-bit value read or written from or to the indirect register indexed by the Indirect Address Register. In 8-bit
mode, Byte 0 is read or written first followed by Byte 1. This ensures correct operation of auto-increment.
[15:0]
Indirect Register Data, IRD[15:0]. A 16-bit value read or written to the indexed indirect register. Undefined at reset.
[31:16] Reserved (undefined read/write zero)
Compressed Data Register
Direct (Read/Write) Register Byte Offset 0x08
This register holds a 32-bit sequence from the compressed video bit stream. This register is buffered by a 512 position, 32-bit FIFO.
Access bytes in the following order for correct auto-increment: Byte 0, Byte 1, Byte 2, then Byte 3. For Word (16-bit) accesses, access Word0 (Byte 0 and Byte 1) then Word1 (Byte 2 and Byte 3). For a description of the data sequence, see the Compressed
Data Stream Definition section.
[31:0]
Compressed Data Register, CDR[31:0]. 32-bit value containing compressed video stream data. At reset, contents undefined.
Interrupt Mask / Status Register
Direct (Read/Write) Register Byte Offset 0x0C
This 16-bit register contains interrupt mask and status bits that control the state of the ADV601’s HIRQ pin. With the seven mask
bits (IE_LCODE, IE_STATSR, IE_FIFOSTP, IE_FIFOSRQ, IE_FIFOERR, IE_CCIRER, IE_MERR); select the conditions that
are ORed together to determine the output of the HIRQ pin.
Six of the status bits (LCODE, STATSR, FIFOSTP, MERR, FIFOERR, CCIRER) indicate active interrupt conditions and are
sticky bits that stay set until read. Because sticky status bits are cleared when read, and these bits are set on the positive edge of the
condition coming true, they cannot be read or tested for stable level true conditions multiple times.
The FIFOSRQ bit is not sticky. This bit can be polled to monitor for a FIFOSRQ true condition. Note: Enable this monitoring by
using the FIFOSRQ bit and correctly programming DSL and ESL fields within the FIFO control registers.
[0]
CCIR-656 Error in CCIR-656 data stream, CCIRER. This read only status bit indicates the following:
0
1
[1]
Statistics Ready, STATSR. This read only status bit indicates the following:
0
1
[2]
No Statistics Ready condition, reset value (STATS_R pin LO)
Statistics Ready for BW calculator (STATS_R pin HI)
Last Code Read, LCODE. This read only status bit indicates the last compressed data word for field will be
retrieved from the FIFO on the next read from the host bus.
0
1
[3]
No CCIR-656 Error condition, reset value
Unrecoverable error in CCIR-656 data stream (missing sync codes)
No Last Code condition, reset value (LCODE pin LO)
Next read retrieves last word for field in FIFO (LCODE pin HI)
FIFO Service Request, FIFOSRQ. This read only status bit indicates the following:
0
1
No FIFO Service Request condition, reset value (FIFO_SRQ pin LO)
FIFO is nearly full (encode) or nearly empty (decode) (FIFO_SRQ pin HI)
–10–
REV. 0
ADV601
[4]
[5]
[6]
[7]
[8]
[9]
[10]
[11]
[12]
[13]
[14]
[15]
FIFO Error, FIFOERR. This condition indicates that the host has been unable to keep up with the ADV601’s compressed
data supply or demand requirements. If this condition occurs during encode, the data stream will not be corrupted until
MERR indicates that the DRAM is also overflowed. If this condition occurs during decode, the video output will be
corrupted. If the system overflows the FIFO (disregarding a FIFOSTP condition) with too many writes in decode mode,
FIFOERR is asserted. This read only status bit indicates the following:
0
No FIFO Error condition, reset value (FIFO_ERR pin LO)
1
FIFO overflow (encode) or underflow (decode) (FIFO_ERR pin HI)
FIFO Stop, FIFOSTP. This condition indicates that the FIFO is full in decode mode and empty in encode mode.
In decode mode only, FIFOSTP status actually behaves more conservatively than this. In decode mode, even when
FIFOSTP is indicated, there are still 32 empty Dwords available in the FIFO and 32 more Dword writes can safely
be performed. This status bit indicates the following:
0
No FIFO Stop condition, reset value (FIFO_STP pin LO)
1
FIFO empty (encode) or full (decode) (FIFO_STP pin HI)
Memory Error, MERR. This condition indicates that an error has occurred at the DRAM memory interface. This condition can
be caused by a defective DRAM, the inability of the Host to keep up with the ADV601 compressed data stream, or bit errors in
the data stream. Note that the ADV601 recovers from this condition without host intervention.
0
No memory error condition, reset value
1
Memory error
Reserved (always read/write zero)
Interrupt Enable on CCIRER, IE_CCIRER. This mask bit selects the following:
0
Disable CCIR-656 data error interrupt, reset value
1
Enable interrupt on error in CCIR-656 data
Interrupt Enable on STATR, IE_STATR. This mask bit selects the following:
0
Disable Statistics Ready interrupt, reset value
1
Enable interrupt on Statistics Ready
Interrupt Enable on LCODE, IE_LCODE. This mask bit selects the following:
0
Disable Last Code Read interrupt, reset value
1
Enable interrupt on Last Code Read from FIFO
Interrupt Enable on FIFOSRQ, IE_FIFOSRQ. This mask bit selects the following:
0
Disable FIFO Service Request interrupt, reset value
1
Enable interrupt on FIFO Service Request
Interrupt Enable on FIFOERR, IE_FIFOERR. This mask bit selects the following:
0
Disable FIFO Stop interrupt, reset value
1
Enable interrupt on FIFO Stop
Interrupt Enable on FIFOSTP, IE_FIFOSTP. This mask bit selects the following:
0 Disable FIFO Error interrupt, reset value
1 Enable interrupt on FIFO Error
Interrupt Enable on MERR, IE_MERR. This mask bit selects the following:
0
Disable memory error interrupt, reset value
1
Enable interrupt on memory error
Reserved (always read/write zero)
Mode Control Register
Indirect (Write Only) Register Index 0x00
This register holds configuration data for the ADV601’s video interface format and controls several other video interface features.
For more information on formats and modes, see the Video Interface section. Bits in this register have the following functions:
[3:0]
Video Interface Format, VIF[3:0]. These bits select the interface format. Valid settings include the following (all
other values are reserved):
0x0 CCIR-656
0x2 MLTPX (Philips)
0x3 Philips, reset value
0x8 Gray Scale
[4]
VCLK Output Divided by two, VCLK2. This bit controls the following:
0
Do not divide VCLK output (VCLKO = VCLK), reset value
1
Divide VCLK output by two (VCLKO = VCLK/2)
REV. 0
–11–
ADV601
[5]
Video Interface Master/Slave Mode Select, M/S. This bit selects the following:
0
Slave mode video interface (External control of video timing, HSYNC-VSYNC-FIELD are inputs), reset value
1
Master mode video interface (ADV601 controls video timing, HSYNC-VSYNC are outputs)
[6]
Video Interface 525/625 (NTSC/PAL) Mode Select, P/N. This bit selects the following:
0
525 mode video interface, reset value
1
625 mode video interface
[7]
Video Interface Encode/Decode Mode Select, E/D. This bit selects the following:
0
Decode mode video interface (compressed-to-raw)
1
Encode mode video interface (raw-to-compressed), reset value
[8]
Video Interface Square Pixel Mode Enable, SPE. This bit selects the following:
0
Disable Square Pixel mode video interface
1
Enable Square Pixel mode video interface, reset value
[9]
Video Interface Bipolar/Unipolar Color Component Select, BUC. This bit selects the following:
0
Bipolar color component mode video interface, reset value
1
Unipolar color component mode video interface
[10]
External DSP Select for bin width calculations, DSP. This bit selects the following:
0
Host provides bin width calculation, reset value
1
External DSP provides bin width calculation
[11]
Video Interface Software Reset, SWR. This bit has the following effects on ADV601 operations:
0
Normal operation
1
Software Reset. This bit is set on hardware reset and must be cleared before the ADV601 can begin processing. (reset value)
When this bit is set during encode, the ADV601 completes processing the current field then suspends operation until the
SWR bit is cleared. When this bit is set during decode, the ADV601 suspends operation immediately and does not resume
operation until the SWR bit is cleared. Note that this bit must be set whenever any other bit in the Mode register is changed.
[12]
HSYNC pin Polarity, PHSYNC. This bit has the following effects on ADV601 operations:
0
HSYNC is HI during blanking, reset value
1
HSYNC is LO during blanking (HI during active)
[13]
HIRQ pin Polarity, PHIRQ. This bit has the following effects on ADV601 operations:
0
HIRQ is active LO, reset value
1
HIRQ is active HI
[15:14] Reserved (always write zero)
FIFO Control Register
Indirect (Read/Write) Register Index 0x01
This register holds the service-request settings for the ADV601’s host interface FIFO, causing interrupts for the “nearly full” and
“nearly empty” levels. Because each register is four bits in size, and the FIFO is 512 positions, the 4-bit value must be multiplied by
32 (decimal) to determine the exact value for encode service level (nearly full) and decode service level (nearly empty). The ADV601
uses these setting to determine when to generate a FIFO Service Request related host interrupt (FIFOSRQ bit and FIFO_SRQ pin).
[3:0]
Encode Service Level, ESL[3:0]. The value in this field determines when the FIFO is considered nearly full on encode; a condition that generates a FIFO service request condition in encode mode. Since this register is four bits (16 states), and the FIFO is
512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
ESL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI during encode)
0001 FIFO has only 32 positions filled (FIFO_SRQ when >= 32 positions are filled)
1000 FIFO is 1/2 full, reset value
1111 FIFO has only 32 positions empty (480 positions filled)
[7:4] Decode Service Level, DSL[7:4]. The value in this field determines when the FIFO is considered nearly empty in decode; a
condition that generates a FIFO service request in decode mode. Because this register is four bits (16 states), and the FIFO
is 512 positions, the step size for each bit in this register is 32 positions. The following table summarizes sample states of the
register and their meaning.
DSL Interrupt When . . .
0000 Disables service requests (FIFO_SRQ never goes HI)
0001 FIFO has only 32 positions filled (480 positions empty)
1000 FIFO is 1/2 empty, reset value
1111 FIFO has only 32 positions empty (FIFO_SRQ when >= 32 positions are empty)
[15:8] Reserved (always write zero)
–12–
REV. 0
ADV601
VIDEO AREA REGISTERS
The area defined by the HSTART, HEND, VSTART and VEND registers is the active area that the wavelet kernel processes. Video
data outside the active video area is set to minimum luminance and zero chrominance (black) by the ADV601. These registers allow
cropping of the input video during compression (encode only), but do not change the image size. Figure 10 shows how the video area
registers work together.
HSTART
HEND
0, 0
ZERO
ZERO
ZERO
ZERO
ACTIVE VIDEO AREA
ZERO
ZERO
ZERO
ZERO
VSTART
VEND
X, Y
MAX FOR SELECTED VIDEO MODE
Figure 10. Video Area and Video Area Registers
HSTART Register
Indirect (Write Only) Register Index 0x02
This register holds the setting for the horizontal start of the ADV601’s active video area. The value in this register is usually set to
zero, but in cases where you wish to crop incoming video it is possible to do so by changing HST.
[9:0]
Horizontal Start, HST[9:0]. 10-bit value defining the start of the active video region. (0 at reset)
[15:10] Reserved (always write zero)
HEND Register
Indirect (Write Only) Register Index 0x03
This register holds the setting for the horizontal end of the ADV601’s active video area. If the value is larger than the max size of the
selected video mode, the ADV601 uses the max size of the selected mode for HEND.
[9:0]
Horizontal End, HEN[9:0].10-bit value defining the end of the active video region. (0x3FF at reset this value is larger than
the max size of the largest video mode)
[15:10] Reserved (always write zero)
VSTART Register
Indirect (Write Only) Register Index 0x04
This register holds the setting for the vertical start of the ADV601’s active video area. The value in this register is usually set to zero
unless you want to crop the active video.
To vertically crop video while encoding, program the VSTART and VEND registers with actual video line numbers, which differ for
each field. The VSTART and VEND contents must be updated on each field. Perform this updating as part of the field-by-field BW register update process. To perform this dynamic update correctly, the update software must keep track of which field is being processed next.
[9:0]
Vertical Start, VST[9:0]. 10-bit value defining the starting line of the active video region, with line numbers from 1-to-625
in PAL and 1-to-525 in NTSC. (0 at reset)
[15:10] Reserved (always write zero)
VEND Register
Indirect (Write Only) Register Index 0x05
This register holds the setting for the vertical end of the ADV601’s active video area. If the value is larger than the max size of the
selected video mode, the ADV601 uses the max size of the selected mode for VEND.
To vertically crop video while encoding, program the VSTART and VEND registers with actual video line numbers, which differ for
each field. The VSTART and VEND contents must be updated on each field. Perform this updating as part of the field-by-field BW
register update process. To perform this dynamic update correctly, the update software must keep track of which field is being processed next.
[9:0]
Vertical End, VEN[9:0]. 10-bit value defining the ending line of the active video region, with line numbers from 1-to-625
in PAL and 1-to-525 in NTSC. (0x3FF at reset—this value is larger than the max size of the largest video mode)
[15:10] Reserved (always write zero)
REV. 0
–13–
ADV601
Compression Ratio Register
Indirect (Write Only) Register Index 0x06
This register holds the value that is used by the DSP to control compression during encode mode. Note that this register should only
be used when a DSP is calculating Bin Widths.
[7:0]
Compression Ratio, CRA[7:0]. Value passed to the DSP during encode operation. The 8-bit value in this field is sent to the
DSP through the serial interface during DSP-assisted encode operations. CRA values are zero-filled from the MSB and one
each is sent to the DSP as part of the packet of data on which the ratio is applied. The DSP software uses the CRA value
and other statistics to calculate BW controls for the ADV601’s quantizer. Note that the relationship between CRA and the
actual compression ratio is dependent on the BW control algorithm used in the DSP (undefined at reset).
[15:8] Reserved (always write zero)
Sum of Squares [0–41] Registers
Indirect (Read Only) Register Index 0x080 through 0x0A9
The Sum of Squares [0–41] registers hold values that correspond to the summation of values (squared) in corresponding Mallat
blocks [0–41]. These registers let the Host or DSP read sum of squares statistics from the ADV601; using these values (with the Sum
of Value, MIN Value, and MAX Value) the host or DSP can then calculate the BW and RBW values. The ADV601 indicates that
the sum of squares statistics have been updated by setting (1) the STATR bit and asserting the STAT_R pin. Read the statistics at
any time. The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0] Sum of Squares, STS[15:0]. 16-bit values [0-41] for corresponding Mallat blocks [0-41] (undefined at reset). Sum of Square
values are 16-bit codes that represent the Most Significant Bits of values ranging from 40 bits for small blocks to 48 bits for
large blocks. The 16-bit codes have the following precision:
Blocks Precision Sum of Squares Precision Description
0–2
48.–32
48.-bits wide, left shift code by 32-bits, and zero fill
3–11
46.–30
46.-bits wide, left shift code by 30-bits, and zero fill
12–20 44.–28
44.-bits wide, left shift code by 28-bits, and zero fill
21–29 42.–26
42.-bits wide, left shift code by 26-bits, and zero fill
30–41 40.–24
40.-bits wide, left shift code by 24-bits, and zero fill
If the Sum of Squares code were 0x0025 for block 10, the actual value would be 0x000940000000; if using that same
code, 0x0025, for block 30, the actual value would be 0x0025000000.
[31:0] Reserved (always read zero)
Sum of Luma Value Register
Indirect (Read Only) Register Index 0x0AA
The Sum of Luma Value register lets the host or DSP read the sum of pixel values for the Luma component in block 39. The Host
reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0] Sum of Luma, SL[15:0]. 16-bit component pixel values (undefined at reset)
[31:0] Reserved (always read zero)
Sum of Cb Value Register
Indirect (Read Only) Register Index 0x0AB
The Sum of Cb Value register lets the host or DSP read the sum of pixel values for the Cb component in block 40. The Host reads
these values through the Host Interface or the DSP receives these values through the serial port.
[15:0] Sum of Cb, SCB[15:0]. 16-bit component pixel values (undefined at reset)
[31:0] Reserved (always read zero)
Sum of Cr Value Register
Indirect (Read Only) Register Index 0x0AC
The Sum of Cr Value register lets the host or DSP read the sum of pixel values for the Cr component in block 41. The Host reads
these values through the Host Interface or the DSP receives these values through the serial port.
[15:0] Sum of Cr, SCR[15:0]. 16-bit component pixel values (undefined at reset)
[31:0] Reserved (always read zero)
–14–
REV. 0
ADV601
MIN Luma Value Register
Indirect (Read Only) Register Index 0x0AD
The MIN Luma Value register lets the host or DSP read the minimum pixel value for the Luma component in the unprocessed
data. The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0] Minimum Luma, MNL[15:0]. 16-bit component pixel value (undefined at reset)
[31:0] Reserved (always read zero)
MAX Luma Value Register
Indirect (Read Only) Register Index 0x0AE
The MAX Luma Value register lets the host or DSP read the maximum pixel value for the Luma component in the unprocessed
data. The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0]
Maximum Luma, MXL[15:0]. 16-bit component pixel value (undefined at reset)
[31:0]
Reserved (always read zero)
MIN Cb Value Register
Indirect (Read Only) Register Index 0x0AF
The MIN Cb Value register lets the host or DSP read the minimum pixel value for the Cb component in the unprocessed data.
The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0]
Minimum Cb, MNCB[15:0], 16-bit component pixel value (undefined at reset)
[31:0]
Reserved (always read zero)
MAX Cb Value Register
Indirect (Read Only) Register Index 0x0B0
The MAX Cb Value register lets the host or DSP read the maximum pixel value for the Cb component in the unprocessed data.
The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0]
Maximum Cb, MXCB[15:0].16-bit component pixel value (undefined at reset)
[31:0]
Reserved (always read zero)
MIN Cr Value Register
Indirect (Read Only) Register Index 0x0B1
The MIN Cr Value register lets the host or DSP read the minimum pixel value for the Cr component in the unprocessed data.
The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0]
Minimum Cr, MNCR[15:0]. 16-bit component pixel value (undefined at reset)
[31:0]
Reserved (always read zero)
MAX Cr Value Register
Indirect (Read Only) Register Index 0x0B2
The MAX Cr Value register lets the host or DSP read the maximum pixel value for the Cr component in the unprocessed data.
The Host reads these values through the Host Interface or the DSP receives these values through the serial port.
[15:0]
Maximum Cr, MXCR[15:0]. 16-bit component pixel value (undefined at reset)
[31:0]
Reserved (always read zero)
Bin Width and Reciprocal Bin Width Registers
Indirect (Read/Write) Register Index 0x0100-0x0153
The RBW and BW values are calculated by the host or DSP from data in the Sum of Squares [0-41], Sum of Value, MIN Value, and
MAX Value registers; then are written to RBW and BW registers during encode mode to control the quantizer. The Host writes
these values through the Host Interface or the DSP transmits these values through the serial port.
These registers contain a 16-bit interleaved table of alternating RBW/BW (RBW-even addresses and BW-odd addresses) values
as indexed on writes by address register. Bin Widths are 8.8, unsigned, 16-bit, fixed-point values. Reciprocal Bin Widths are
6.10, unsigned, 16-bit, fixed-point values. Operation of this register is controlled by the host driver or the DSP (84 total entries)
(undefined at reset).
[15:0]
Bin Width Values, BW[15:0]
[15:0]
Reciprocal Bin Width Values, RBW[15:0]
REV. 0
–15–
ADV601
PIN FUNCTION DESCRIPTIONS
Clock Pins
Name
Pins
I/O
Description
VCLK/XTAL
2
I
VCLKO
1
O
A single clock (VCLK) or crystal input (across VCLK and XTAL). Acceptable 50%
duty cycle clock signals are as follows:
• 24.54 MHz (Square Pixel NTSC)
• 27 MHz (CCIR601 NTSC/PAL)
• 29.5 MHz (Square Pixel PAL)
If using a clock crystal, use a parallel resonant, microprocessor grade clock crystal. If
using a clock input, use a TTL level input, 50% duty cycle clock with 1 ns (or less)
jitter (measured rising edge to rising edge). Slowly varying, low jitter clocks are
acceptable; up to 5% frequency variation in 0.5 sec.
VCLK Output or VCLK Output divided by two. Select function using Mode
Control register.
Name
Pins
I/O
Description
VSYNC
1
I or O
Vertical Sync or Vertical Blank. This pin can be either an output (Master Mode) or
an input (Slave Mode). The pin operates as follows:
Video Interface Pins
HSYNC
1
I or O
FIELD
1
I or O
ENC
1
O
VDATA[19:0]
20
I/O
CREF
1
I/O
• Output (Master) HI during inactive lines of video and LO otherwise
• Input (Slave) a HI on this input indicates inactive lines of video
Horizontal Sync or Horizontal Blank. This pin can be either an output (Master
Mode) or an input (Slave Mode). The pin operates as follows:
• Output (Master) HI during inactive portion of video line and LO otherwise
• Input (Slave) a HI on this input indicates inactive portion of video line
Note that the polarity of this signal is modified using the Mode Control register. For
detailed timing information, see the Video Interface section.
Field # or Frame Sync. This pin can be either an output (Master Mode) or an input
(Slave Mode). The pin operates as follows:
• Output (Master) HI during Field1 lines of video and LO otherwise
• Input (Slave) a HI on this input indicates Field1 lines of video
Encode or Decode. This output pin indicates the coding mode of the ADV601 and
operates as follows:
• LO Decode Mode (Video Interface is output)
• HI Encode Mode (Video Interface is input)
Note that this pin can be used to control bus enable pins for devices connected to
the ADV601 Video Interface.
4:2:2 Video Data (8-, 10-, or 12-bit digital component video data). These pins are
inputs during encode mode and outputs during decode mode. When outputs (decode) these pins are compatible with 50 pF loads (rather than 30 pF as all other
busses) to meet the high performance and large number of typical loads on this bus.
The performance of these pins varies with the Video Interface Mode set in the
Mode Control register, see the Video Interface section of this data sheet for pin
assignments in each mode.
Note that the Mode Control register also sets whether the color component is
treated as either signed or unsigned.
Clock Reference pin for Philips Interface (VCLK qualifier)—This pin can be either
an output (Master Mode) or an input (Slave Mode). The pin operates as follows:
• Output (Master) HI to qualify VCLK during VCLK phases containing valid demultiplexed digital video and LO otherwise
• Input (Slave) a HI on this input qualifies VCLK during VCLK phases containing
valid de-multiplexed digital video.
–16–
REV. 0
ADV601
DRAM Interface Pins
Name
Pins
I/O
Description
DDAT[15:0]
16
I/O
DADR[8:0]
9
O
RAS
CAS
WE
1
1
1
O
O
O
DRAM Data Bus. The ADV601 uses these pins for 16-bit data read/write
operations to the external 256K × 16-bit DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601.) These pins are compatible with 30 pF loads.
DRAM Address Bus. The ADV601 uses these pins to form the multiplexed
row/column address lines to the external DRAM. (The operation of the DRAM
interface is fully automatic and controlled by internal functionality of the
ADV601.) These pins are compatible with 30 pF loads.
DRAM Row Address Strobe. This pin is compatible with 30 pF loads.
DRAM Column Address Strobe. This pin is compatible with 30 pF loads.
DRAM Write Enable. This pin is compatible with 30 pF loads.
Note that the ADV601 does not have a DRAM OE pin. Tie the DRAM’s OE
pin to ground.
Serial Port Pins and Timing
DSP Interface Pins
Name
Pins
I/O
Description
TXD
1
O
RXD
1
I
TCLK
1
O
Serial Transmit Data. Connect this pin to an optional, external DSP’s serial
interface RXData pin. If no DSP is present, this pin may be left unconnected.
This pin is compatible with 30 pF loads.
The TXD pin is for serial data output from the ADV601. Serial data consists of
16-bit words that are transferred most-significant-bit first.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Serial Receive Data. Connect this pin to an optional, external DSP’s serial
interface TXData pin. If no DSP is present, tie this pin to ground. This pin is
compatible with 30 pF loads.
The RXD pin is for serial data input to the ADV601. Serial data consists of 16bit words that are transferred most-significant-bit first.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Serial Data Clock (VCLK/4). Connect this pin to an optional, external DSP’s
serial interface SCLK pin. If no DSP is present, this pin may be left unconnected. This pin is compatible with 30 pF loads.
The TCLK pin is the serial interface clock. Communication in and out of the
ADV601 requires bits of data to be transmitted after a rising edge of TCLK, and
sampled on a falling edge of TCLK. The DSP must be in external bit clock mode
to use TCLK correctly. The codec drives the TCLK frequency at 1/4 VCLK.
Some typical VCLK and TCLK frequencies are as follows:
• VCLK
TCLK (= 1/4 VCLK)
• 27 MHz
6.75 MHz
• 29.5 MHz
7.375 MHz
• 24.54 MHz
6.135 MHz
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
REV. 0
–17–
ADV601
DSP Interface Pins (Continued)
Name
Pins
I/O
Description
TF
1
O
RF
1
I
DIRQ
1
O
Serial Transmit Frame Sync. Connect this pin to an optional, external DSP’s serial
interface RF Sync pin. If no DSP is present, leave this pin unconnected. This pin is
compatible with 30 pF loads.
The TF pin is the transmit frame synch. When transmitting, the ADV601 marks
new frames with a HI pulse driven out on TF one serial clock period before the
frame begins. Whether transmitting or receiving, the synch signals may transition
back from HI to LO at any time, provided the HI and LO times of TF or RF are at
least one TCLK period in duration. Note that the DSP must be set for external
framing on receive data. Frame size for ADV601 serial data transmission is 52 slots
of 16 bits.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Receive Frame Sync. Connect this pin to an optional, external DSP’s serial interface TF Sync pin. If no DSP is present, tie this pin to ground. This pin is compatible with 30 pF loads.
The RF pin is the receive frame synch. When receiving, the ADV601 requires that
the DSP marks new frames with a LO to HI transition driven in on RF one serial
clock period before the frame begins. Whether transmitting or receiving, the synch
signals may transition back from HI to LO at any time provided the HI and LO
times of TF or RF are at least one TCLK period in duration. Note that the DSP
must be set for internal framing on transmit data. When receiving, the frame size
for ADV601 serial data is 84 slots of 16 bits.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
DSP Interrupt. Connect this pin to an optional, external DSP’s hardware interrupt
pin (IRQ2). If no DSP is present, this pin may be left unconnected. This pin is
compatible with 30 pF loads.
The DIRQ pin on the ADV601 provides an optional method for signalling the DSP
that a new packet of field statistics is being transmitted and can be used systemwide for signalling that a new video field has begun. Because the ADV601 asserts
DIRQ throughout statistics transmission and bin width reception, the DSP’s interrupts should be set for edge-sensitivity.
Note that the Mode Control register must be set to indicate whether or not the
external DSP is present.
Name
Pins
I/O
Description
DATA[31:0]
32
I/O
ADR[1:0]
2
I
BE0–BE3
4
I
Host Data Bus. These pins make up a 32-bit wide host data bus. The host controls
this asynchronous bus with the WR, RD, BE, and CS pins to communicate with
the ADV601. These pins are compatible with 30 pF loads.
Host DWord Address Bus. These two address pins let you address the ADV601’s
four directly addressable host interface registers. For an illustration of how this
addressing works, see the Control and Write Register Map figure and Status and
Read Register Map figure. The ADR bits permit register addressing as follows:
ADR1 ADR0
DWord
Address Byte Address
0
0
0
0x00
0
1
1
0x04
1
0
2
0x08
1
1
3
0x0C
Host Byte Enable pins. These four input pins allow selection of which bytes in
ADV601 direct and indirect registers will be accessed through the Host Interface;
BE0—least significant byte BE3—most significant byte. For a 32-bit interface only,
tie these pins to ground, making all bytes available.
Host Interface Pins
–18–
REV. 0
ADV601
Host Interface Pins (Continued)
Name
Pins
I/O
Description
BE0–BE3 (Cont.)
4
I
CS
1
I
WR
RD
ACK
1
1
1
I
I
O
FIFO_ERR
1
O
FIFO_SRQ
1
O
Some important notes for 8- and 16-bit interfaces are as follows:
• When using these byte enable pins, the byte order is always the lowest byte
• to the higher bytes.
• The ADV601 advances to the next 32-bit compressed data FIFO location
• after the BE3 pin is asserted then de-asserted (when accessing the Com• pressed Data register); so the FIFO location only advances when and if the
• host reads or writes the MSB of a FIFO location.
• The ADV601 advances to the next 16-bit indirect register after the BE1 pin
• is asserted then de-asserted; so the register selection only advances when
• and if the host reads or writes the MSB of a 16-bit indirect register.
Host Chip Select. This pin operates as follows:
• LO Qualifies Host Interface control signals
• HI Three-states DATA[31:0] pins
Host Write. Host register writes occur on the rising edge of this signal.
Host Read. Host register reads occur on the low true level of this signal.
Host Acknowledge. The ADV601 acknowledges completion of a Host Interface access by asserting this pin. Most Host Interface accesses (other than the
compressed data register access) result in ACK being held high for at least one
wait cycle, but some exceptions to that rule are as follows:
• A full FIFO during decode operations causes the ADV601 to de-assert
• (drive HI) the ACK pin, holding off further writes of compressed data until
• the FIFO has one available location.
• An empty FIFO during encode operations causes the ADV601 to de-assert
(drive HI) the ACK pin, holding off further reads until one location is filled.
FIFO Error. This condition indicates that the host has been unable to keep up
with the ADV601’s compressed data supply or demand requirements. If this
condition occurs for a long time during encode, the data stream may be corrupted. If this condition occurs for a long time during decode, the video output may be corrupted. The state of this pin also appears in the Interrupt Mask/
Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin)
based on the state of the FIFO_ERR pin. This pin operates as follows:
• LO No FIFO Error condition (FIFOERR bit LO)
• HI FIFO overflow (encode) or underflow (decode) (FIFOERR bit HI)
FIFO Service Request. This pin is an active high signal indicating that the
FIFO needs to be serviced by the host. (see FIFO Control register). The state
of this pin also appears in the Interrupt Mask/Status register. Use the interrupt
mask to assert a Host interrupt (HIRQ pin) based on the state of the FIFO_SRQ
pin. This pin operates as follows:
• LO No FIFO Service Request condition (FIFOSRQ bit LO)
• HI FIFO needs service is nearly full (encode) or nearly empty (decode)
During encode, FIFO_SRQ is LO when the SWR bit is cleared (0) and goes
HI when the FIFO is nearly full (see FIFO Control register).
During decode, FIFO_SRQ is HI when the SWR bit is cleared (0), because
FIFO is empty, and goes LO when the FIFO is filled beyond the nearly empty
condition (see FIFO Control register).
REV. 0
–19–
ADV601
Host Interface Pins (Continued)
Name
Pins
I/O
Description
FIFO_STP
1
O
STATS_R
1
O
LCODE
1
O
HIRQ
1
O
RESET
1
I
FIFO Stop. This condition indicates that the host is far ahead of the ADV601’s
compressed data supply or demand requirements. The state of this pin also appears
in the Interrupt Mask/Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin) based on the state of the FIFO_STP pin. This pin operates as
follows:
• LO No FIFO Stop condition (FIFOSTP bit LO)
• HI FIFO empty (encode) or full (decode) (FIFOSTP bit HI)
Statistics Ready. This pin indicates the Wavelet Statistics (contents of Sum of
Squares, Sum of Value, MIN Value, MAX Value registers) have been updated and
are ready for the Bin Width calculator to read them from the host or DSP interface.
The frequency of this interrupt will be equal to the field rate. The state of this pin
also appears in the Interrupt Mask/Status register. Use the interrupt mask to assert
a Host interrupt (HIRQ pin) based on the state of the STATS_R pin. This pin
operates as follows:
• LO No Statistics Ready condition (STATSR bit LO)
• HI Statistics Ready for BW calculator (STATSR bit HI)
Last Compressed Data (for field). This bit indicates the last compressed data word
for field will be retrieved from the FIFO on the next read from the host bus. The
frequency of this interrupt is similar to the field rate, but varies depending on
compression and host response. The state of this pin also appears in the Interrupt
Mask/Status register. Use the interrupt mask to assert a Host interrupt (HIRQ pin)
based on the state of the LCODE pin. This pin operates as follows:
• LO No Last Code condition (LCODE bit LO)
• HI Last data word for field has been read from FIFO (LCODE bit HI)
Host Interrupt Request. This pin indicates an interrupt request to the Host. The
Interrupt Mask/Status register can select conditions for this interrupt based on any
or all of the following: FIFOSTP, FIFOSRQ, FIFOERR, LCODE, STATR or
CCIR656 unrecoverable error. Note that the polarity of the HIRQ pin can be
modified using the Mode Control register.
ADV601 Chip Reset. Asserting this pin returns all registers to reset state. Note that
the ADV601 must be reset at least once after power-up with this active low signal
input. For more information on reset, see the SWR bit description.
Name
Pins
I/O
Description
GND
VDD
28
21
I
I
Ground
+5 V DC Digital Power
Power Supply Pins
–20–
REV. 0
ADV601
Video Interface
• Encode-Decode Control
In addition to determining what functions the internal processing elements must perform, this control determines the
direction of the video interface. In decode mode, the video
interface outputs data. In encode mode, the interface receives
data. The state of the control is reflected on the ENC pin.
This pin can be used as an enable input by external line drivers. This control is maintained by the host processor.
The ADV601 video interface supports a wide range of component digital video (D1) interfaces in both compression (input)
and decompression (output) modes. These digital video interfaces include support for the following:
•
•
•
•
Philips 4:2:2
Multiplexed Philips 4:2:2
CCIR-656/SMPTE125M - international standard
Closed Captioning and VITC decode and encode
• Master-Slave Control
This control determines whether the ADV601 generates or
receives the VSYNC, HSYNC, CREF, and FIELD signals. In
master mode, the ADV601 generates these signals for external
hardware synchronization. In slave mode, the ADV601 receives these signals. Note that some video formats require the
ADV601 to operate in slave mode only. This control is maintained by the host processor.
Video interface master and slave modes allow for the generation
or receiving of synchronization and blanking signals. Definitions
for the different formats can be found later in this section. For
recommended connections to popular video decoders and
encoders, see the Connecting The ADV601 To Popular Video
Decoders and Encoders section. A complete list of supported
video interfaces and sampling rates is included in Table V.
• 525-625 (NTSC-PAL) Control
This control determines whether the ADV601 is operating on
525/NTSC video or 625/PAL video. This information is used
when the ADV601 is in master and decode modes so that the
ADV601 knows where and when to generate the HSYNC,
VSYNC, and FIELD Pulses as well as when to insert the SAV
and EAV time codes (for CCIR-656 only) in the data stream.
This control is maintained by the host processor. Table VI
shows how the 525-625 Control and Square Pixel Control in
the Mode Control register work together.
Table V. Component Digital Video Interfaces
Name
CCIR-656
Multiplex
Philips
Philips
Gray Scale
Bits/
Color
Component Space
Nominal
Date
Sampling Rate (MHz) I/F Width
8 or 10
YCrCb
4:2:2
27
8 or 10
8 or 10
8 or 10
8, 10, or 12
YUV
YUV
Luma
4:2:2
4:2:2
4:0:0
<= 29.5
12.27-14.79
12.27-14.79
8 or 10
16 or 20
8, 10 or 12
Internally, the video interface translates all video formats to one
consistent format to be passed to the wavelet kernel. This consistent internal video standard is 4:2:2 at 16 bits accuracy.
Table VI. Square Pixel Control, 525-625 Control, and
Video Formats
VITC and Closed Captioning Support
The video interface also supports the direct loss-less extraction
of 90-bit VITC codes during encode and the insertion of VITC
codes during decode. Closed Captioning data (found on active
Video Line 21) is handled just as normal active video on an
active scan line. As a result, no special dedicated support is
necessary for Closed Captioning. The data rates for Closed
Captioning data are low enough to ensure robust operation of
this mechanism at compression ratios of 50:1 and higher. Note
that you must include Video Line 21 in the ADV601’s defined
active video area for Closed Caption support.
27 MHz Nominal Sampling
There is one clock input (VCLK) to support all internal processing elements. This is a 50% duty cycle signal and must be synchronous to the video data. Internally this clock is doubled using
a phase locked loop to provide for a 54 MHz internal processing
clock. The clock interface is a two pin interface that allows a
crystal oscillator to be tied across the pins or a clock oscillator to
drive one pin. The nominal clock rate for the video interface is
27 MHz. Note that the ADV601 also supports pixel rates ranging
from 12.27 MHz to 14.75 MHz (VCLK rates from 24.54 MHz to
29.5 MHz).
Video Interface and Modes
In all, there are seven programmable features that configure the
video interface. These are:
REV. 0
Square
Pixel
Control
525-625
Control
Max
Horizontal
Size
Max
Field
Size
NTSC-PAL
0
0
1
1
0
1
0
1
720
720
640
768
243
288
243
288
CCIR-601 NTSC
CCIR-601 PAL
Square Pixel NTSC
Square Pixel PAL
• Square Pixel Control
This control determines whether the ADV601 is operating on
square pixel video. For square pixel NTSC, the 525-625
Control is set to 525 and the Square Pixel Control is asserted.
For square pixel PAL, the 525-625 Control is set to 625 and
the Square Pixel Control is asserted. Also note that the VCLK
input differs for NTSC and PAL video.
• Bipolar/Unipolar Color Component
This mode determines whether offsets are used on color components. In Philips mode, this control is usually set to Bipolar, since the color components are normal twos-compliment
signed values. In CCIR-656 mode, this control is set to Unipolar, since the color components are offset by 128. Note that
it is likely the ADV601 will function if this control is in the
wrong state, but compression performance will be degraded.
It is important to set this bit correctly.
–21–
ADV601
• Active Area Control
Four registers HSTART (horizontal start), HEND (horizontal end), VSTART (vertical start) and VEND (vertical end)
determine the active video area. The maximum active video
area is 768 by 288 pixels for a single field.
Clocks and Strobes
• Video Format
This control determines the video format that is supported. In
general, the goal of the various video formats is to support
glueless interfaces to the wide variety of video formats peripheral components expect. This control is maintained by the
host processor. Table VII shows a synopsis of the supported
video formats. Definitions of each format can be found later
in this section. For Video Interface pins descriptions, see the
Pin Function Descriptions.
Three signals, which can be configured as inputs or outputs, are
used for video frame and field horizontal synchronization and
blanking. These signals are VSYNC, HSYNC, and FIELD.
All video data, whether 1 or 2 “lanes” of video are used, are
synchronous to the video clock (VCLK). The rising edge of
VCLK is used to clock all data into the ADV601.
Synchronization and Blanking Pins
VDATA Pins Functions With Differing Video Interface Formats
The functionality of the Video Interface pins depends on the
current video format. Table VIII defines how Video data pins
are used for the various formats.
Table VII. Component Digital Video Formats
Name
Bit/
Component
Color
Space
CCIR-656
Multiplex Philips
Philips
Gray Scale
8 or 10
8 or 10
8 or 10
8, 10 or 12
YCrCb
YUV
YUV
Luma
Sampling
Nominal
Data Rate
(MHz)
Master/
Slave
I/F Width
Format
Number
4:2:2
4:2:2
4:2:2
4:0:0
27
<=29.5
29.5
13.5
Master
Either
Either
Either
8 or 10
8 or 10
8 or 10
8, 10, or 12
0x0
0x2
0x3
0x8
Table VIII. VDATA[0:19] Pin Functions Under CCIR-656, Multiplex Philips, Philips, and Gray Scale Video Interfaces 1
VDATA[19:0] Pins
CCIR-656
Multiplex Philips
Philips
Gray Scale
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
Data9
Data8
Data7
Data6
Data5
Data4
Data3
Data2
Data1
Data0
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
Data9
Data8
Data7
Data6
Data5
Data4
Data3
Data2
Data1
Data0
Chrominance Data9
Chrominance Data8
Chrominance Data7
Chrominance Data6
Chrominance Data5
Chrominance Data4
Chrominance Data3
Chrominance Data2
Chrominance Data1
Chrominance Data0
Luminance Data9
Luminance Data8
Luminance Data7
Luminance Data6
Luminance Data5
Luminance Data4
Luminance Data3
Luminance Data2
Luminance Data1
Luminance Data0
N/C
N/C
N/C
N/C
N/C
N/C
N/C
N/C
Data11
Data10
Data9
Data8
Data7
Data6
Data5
Data4
Data3
Data2
Data1
Data0
NOTE
1
Italic font for an entry in this table indicates that the use of the pin is optional (i.e., bits per component greater than 8 ). Note that unused optional pins should be tied
through a resistor to ground. Also, N/C for an entry in this table indicates that the pin is never used for a particular video format. This nomenclature is consistent
with the Video Format Descriptions found later in this section. Note that Data0 is always the LSB for all formats.
–22–
REV. 0
ADV601
Video Formats—CCIR-656
The ADV601 supports a glueless video interface to CCIR-656
devices when the Video Format is programmed to CCIR-656
mode. CCIR-656 requires that 4:2:2 data (8 or 10 bits per component) be multiplexed and transmitted over a single 8- or 10-bit
physical interface. A 27 MHz clock is transmitted along with the
data. This clock is synchronous with the data. The color space of
CCIR-656 is YCrCb.
When in master mode, the CCIR-656 mode does not require
any external synchronization or blanking signals to accompany
digital video. Instead, CCIR-656 includes special time codes in
the stream syntax that define horizontal blanking periods, vertical blanking periods, and field synchronization (horizontal and
vertical synchronization information can be derived). These
time codes are called End-of-Active-Video (EAV) and Start-ofActive-Video (SAV). Each line of video has one EAV and one
SAV time code. EAV and SAV have three bits of embedded
information to define HSYNC, VSYNC and Field information
as well as error detection and correction bits.
VCLK is driven with a 27 MHz, 50% duty cycle clock which is
synchronous with the video data. Video data is clocked on the
rising edge of the VCLK signal. When decoding, the VCLK
signal is typically transmitted along with video data in the
CCIR-656 physical interface.
Electrically, CCIR-656 specifies differential ECL levels to be
used for all interfaces. The ADV601, however, only supports
unipolar, TTL logic thresholds. Systems designs that interface
to strictly conforming CCIR-656 devices (especially when interfacing over long cable distances) must include ECL level shifters
and line drivers.
The functionality of HSYNC, VSYNC and FIELD Pins is
dependent on three programmable modes of the ADV601:
Master-Slave Control, Encode-Decode Control and 525-625
Control. Table IX summarizes the functionality of these pins in
various modes.
Table IX. CCIR-656 Master and Slave Modes HSYNC, VSYNC, and FIELD Functionality
HSYNC, VSYNC and FIELD
Functionality for CCIR-656
Master Mode (HSYNC, VSYNC
and FIELD Are Outputs)
Slave Mode (HSYNC, VSYNC
and FIELD Are Inputs)
Encode Mode (video data is input
to the chip)
Pins are driven to reflect the states of the
received time codes: EAV and SAV. This
functionality is independent of the state of
the 525-625 mode control. An encoder is
most likely to be in master mode.
Undefined—Use Master Mode
Decode Mode (video data is output
from the chip)
Pins are output to the precise timing definitions
for CCIR-656 interfaces. The state of the pins
reflect the state of the EAV and SAV timing
codes that are generated in the output video data.
These definitions are different for 525 and 625 line
systems. The ADV601 completely manages the
generation and timing of these pins.
Undefined—Use Master Mode
Video Formats—Philips Video
Philips video format requires 4:2:2 data (8 bits per component)
be transmitted over a two “lane” 16-bit physical interface. A
27 MHz clock is transmitted along with the data. This clock is
synchronous with the data and is running at twice the transfer
rate of the interface. The color space is YUV. VCLK is driven
with a 27 MHz 50% duty cycle clock, which is synchronous with
the video data. Philips video format requires external synchronization and blanking signals to accompany digital video. These
signals are VSYNC, HSYNC, CREF and FIELD. In general,
when the ADV601 is configured as an encoder, these signals will
all be inputs. When the ADV601 is configured as a decoder,
these signals will be outputs. There are special cases for this
described in Table X.
The functionality of HSYNC, VSYNC, and FIELD pins is dependent on three programmable modes of the ADV601: Master-Slave
Control, Encode-Decode Control, and 525-625 Control. Table X
summarizes the functionality of these pins in various modes.
Table X. Philips Video Master and Slave Modes HSYNC, VSYNC and FIELD Functionality
HSYNC, VSYNC and FIELD
Functionality for Philips Video
Master Mode (HSYNC, VSYNC,
CREF and FIELD Are Outputs)
Slave Mode (HSYNC, VSYNC,
CREF and FIELD Are Inputs)
Encode Mode (video data is input
to the chip)
The ADV601 completely manages the generation
and timing of these pins. The device driving the
ADV601 video interface must use these outputs to
remain in sync with the ADV601. It is expected that
this combination of modes would not be used frequently.
These pins are used to control the
blanking of video and sequencing
of the YSC, CSC, and LC counters.
Decode Mode (video data is output
from the chip)
The ADV601 completely manages the
generation and timing of these pins.
These pins are used to control the
blanking of video and sequencing
of the YSC, CSC, and LC counters.
REV. 0
–23–
ADV601
Video Formats — Multiplexed Philips Video
The ADV601 supports a hybrid mode of operation that is a cross
between standard dual lane Philips and single lane CCIR-656. In
this mode, video data is multiplexed in the same fashion in CCIR-656,
but the values 0 and 255 are not reserved as signaling values. Instead, external HSYNC and VSYNC pins are used for signaling
and video synchronization. VCLK may range up to 29.5 MHz.
VCLK is driven with up to a 29.5 MHz 50% duty cycle clock
synchronous with the video data. Video data is clocked on the
rising edge of the VCLK signal. The functionality of HSYNC,
VSYNC, and FIELD pins is dependent on three programmable
modes of the ADV601: Master-Slave Control, Encode-Decode
Control, and 525-625 Control. Table XI summarizes the functionality of these pins in various modes.
Table XI. Philips Multiplexed Video Master and Slave Modes HSYNC, VSYNC, and FIELD Functionality
HSYNC, VSYNC and FIELD
Functionality for Multiplexed
Philips
Master Mode (HSYNC, VSYNC
and FIELD Are Outputs)
Slave Mode (HSYNC, VSYNC
and FIELD Are Inputs)
Encode Mode (video data is input
to the chip)
The ADV601 completely manages the generation and
timing of these pins. The device driving the ADV601
video interface must use these outputs to remain in
sync with the ADV601. It is expected that this combination of modes would not be used frequently.
These pins are used to control the
blanking of video and sequencing.
Decode Mode (video data is output
from the chip)
The ADV601 completely manages the generation
and timing of these pins.
These pins are used to control the
blanking of video and sequencing.
Video Formats — Gray Scale Video
Video Formats—References
The Gray Scale video format requires 4:0:0 data (up to 12 bits)
be transmitted over a one “lane” 8- to 12-bit physical interface.
A video clock (typically 27 MHz) is transmitted along with the
data. This clock is synchronous with the data and runs at twice
the transfer rate of the interface. The color space is Gray Scale.
Because the ADV601 internal processing is not dependent on
color space, Gray Scale data is processed in the same manner as
data in other color spaces.
For more information on video interface standards, see the
following reference texts.
VCLK is driven with a 24.54 MHz–29.5 MHz, 50% duty cycle
clock which is synchronous with the video data. Video data is
clocked on the second rising edge of the VCLK signal.
• For the definition of CCIR-601:
1992 – CCIR Recommendations RBT series Broadcasting Service
(Television) Rec. 601-3 Encoding Parameters of digital television
for studios, page 35, September 15, 1992.
• For the definition of CCIR-656:
1992 – CCIR Recommendations RBT series Broadcasting Service
(Television) Rec. 656-1 Interfaces for digital component video
signals in 525 and 626 line television systems operating at the
4:2:2 level of Rec. 601, page 46, September 15, 1992.
These video formats require external synchronization and
blanking signals to accompany digital video. These signals are
VSYNC, HSYNC, and FIELD. In general, when the ADV601
is configured as an encoder, these signals will all be inputs.
When the ADV601 is configured as a decoder, these signals will
be outputs. There are special cases for this format described in
Table XII.
Table XII. Gray Scale Video Master and Slave Modes HSYNC, VSYNC and FIELD Functionality
HSYNC, VSYNC, and FIELD
Functionality for Gray Scale
Format
Master Mode (HSYNC, VSYNC,
CREF and FIELD Are Outputs)
Slave Mode (HSYNC, VSYNC,
CREF and FIELD Are Inputs)
Encode Mode (video data is input
to the chip)
The ADV601 completely manages the generation and
timing of these pins. The device driving the ADV601
video interface must use these outputs to remain in
sync with the ADV601. It is expected that this combination of modes would not be used frequently.
These pins are used to control the
blanking of video and sequencing.
Decode Mode (video data is output
from the chip)
The ADV601 completely manages the generation
and timing of these pins.
These pins are used to control the
blanking of video and sequencing.
–24–
REV. 0
ADV601
Host Interface
ADV601 Serial Transfer Process
The ADV601 host interface is a high performance interface that
passes all command and real-time compressed video data between the host and codec. A 512 position by 32-bit wide, bidirectional FIFO buffer passes compressed video data to and from
the host. The host interface is capable of burst transfer rates of
up to 132 million bytes per second (4 × 33 MHz). For host interface pins descriptions, see the Pin Function Descriptions section.
For host interface timing information, see the Host Interface Timing
section.
On a field by field basis, the ADV601 transfers video statistics to
the DSP and then receives bin widths from the DSP. The timing of the data flow appears in Figure 41. The steps for the data
flow are as follows:
1. The ADV601 asserts DIRQ to alert the DSP that video statistics are ready for the first field.
2. The ADV601 transfers the statistics packet of fifty-two 16-bit
words on the TXD pin using a pulse on TF to indicate the
beginning, most-significant-bit first, of each word.
DSP Interface
The video statistics transfer for the first field occurs during
the first part of the next field. The address order of register
transfer is as follows: 0x06 (Compression Ratio), 0x80-0xA9
(Sum of Squares [0-41]), 0xAA (Sum of Luma), 0xAB (Sum
of Cb), 0xAC (Sum of Cr), 0xAD (Min Luma), 0xAE (Max
Luma), 0xAF (Min Cb), 0xB0 (Max Cb), 0xB1 (Min Cr),
and 0xB2 (Max Cr).
The DSP Interface is used to interface with an external DSP.
During encode, the DSP provides the ADV601 with Bin Width
calculation support (in applications where the host processor is
not providing Bin Width support). When the host provides Bin
Width calculation support, the DSP is not required. During
decode, the DSP is not needed. This interface is capable of
glueless connection with all of Analog Devices DSP serial ports.
The DSP interface passes the following information (in encode
only):
3. The DSP calculates bin width and reciprocal bin width values for each Mallat block, using the video statistics.
• Wavelet statistics calculated by the ADV601 output to the DSP
• Compression ratio output to the DSP
• Quantizer control information (i.e., Bin Width and Reciprocal
Bin Width factors) input from the DSP
4. The DSP transfers the bin width and reciprocal bin width
packet of eighty-four 16-bit words on the ADV601’s RXD
pin using a pulse on the ADV601’s RF to indicate the beginning, most-significant-bit first, of each word.
Figure 11 shows how to connect and ADV601 with a DSP.
Other figures that describe ADV601-to-DSP connections include Figures 15 and 16.
TFS0
ADSP-21xx
(SERIAL PORT)
The bin width and reciprocal bin width transfer for the first
field occurs before the end of the next field. The address
order of register transfer is as follows: 0x100 (Reciprocal Bin
Width 0), 0x101 (Bin Width 0), . . . , 0x152 (Reciprocal Bin
Width 41), 0x153 (Bin Width 41).
RF
SCLK0
TCLK
5. The ADV601 de-asserts DIRQ after receiving the DSP’s bin
width and reciprocal bin width packet and keeps DIRQ deasserted until the video statistics packet for the next field is
ready for transfer.
IRQ2
DIRQ
ADV601 Serial Transfer Implications
TD0
RFS0
RD0
RXDATA
TF
ADV601
(SERIAL INTERFACE)
TXDATA
This serial I/O process between the ADV601 and the DSP continues for all fields of video. Some important implications that
stem from this process are as follows:
Figure 11. ADV601-to-ADSP-2105 (DSP) Serial Interface
Connections
• Because the ADV601 asserts DIRQ near the beginning of
each video field, the signal can be useful for synchronizing
system wide operations that need to key on the beginning of
each video field.
ADV601 Serial Transfer Overview
The video statistics that the ADV601 calculates and sends to the
DSP for quantizer control calculations are as follows:
•
•
•
•
•
Minimum pixel value per field per component
Maximum pixel value per field per component
Sum of pixel values per field per component
Sum of squares of pixel values per Mallat block per component
Compression Ratio (programmed by the host) per field
• Because failures in serial I/O to the DSP are possible, the
DSP software times out if the video statistics packet does not
arrive within a specific time window and returns a default set
of bin width values to the ADV601.
The ADV601 video codec can transmit video field statistics and
receive bin width values through its serial port when connected
to a DSP (an ADSP-21xx family DSP whose SPORT is set for
continuous Rx/Tx normal framing mode). This DSP-compatible
serial port has six pins: RXD, TXD, TCLK, TF, RF and DIRQ.
For DSP Interface pins descriptions, see Pin Function Descriptions.
REV. 0
• Because failures in serial I/O from the DSP are possible, the
ADV601 uses the bin width values from the previous field if
the DSP does not return new bin with values within a specific
time window.
–25–
ADV601
Table XIII. ADV601 Compatible DRAMs
DRAM Manager
The DRAM Manager provides a sorting and reordering function on the sub-band coded data between the Wavelet Kernel
and the Programmable Quantizer. The DRAM manager provides a pipeline delay stage to the ADV601. This pipeline lets
the ADV601 extract current field image statistics (min/max
pixel values, sum of pixel values, and sum of squares) used in
the calculation of Bin Widths and re-order wavelet transform
data. The use of current field statistics in the Bin Width calculation results in precise control over the compressed bit rate. The
DRAM manager manages the entire operation and refresh of the
DRAM.
Manufacturer Part Number
Notes
Toshiba
NEC
NEC
TC514265DJ/DZ/DFT-60
µPD424210ALE-60
µPD42S4210ALE-60
Hitachi
HM514265CJ-60
None
None
CBR Self Refresh
feature of this product is not needed by
the ADV601.
None
Compressed Data-Stream Definition
Through its Host Interface the ADV601 outputs (during encode) and receives (during decode) compressed digital video
data. This stream of data passing between the ADV601 and the
host is hierarchically structured and broken up into blocks of
data as shown in Figure 12. Table IV shows pseudo code for a
video data transfer that matches the transfer order shown in
Figure 12 and uses the code names shown in Table XVI. The
blocks of data listed in Figure 12 correspond to wavelet compressed sections of each field illustrated in Figure 13 as a modified
Mallat diagram.
The interface between the ADV601 DRAM manager and
DRAM is designed to be transparent to the user. The ADV601
DRAM pins should be connected to the DRAM as called out in
the Pin Function Descriptions section. The ADV601 requires
one 256K word by 16-bit, 60 ns DRAM. The following is a
selected list of manufacturers and part numbers. All parts can
be used with the ADV601 at all VCLK rates except where
noted. Any DRAM used with the ADV601 must meet the minimum specifications outlined for the Hyper Mode DRAMs listed
in Table XIII. For DRAM Interface pins descriptions, see the
Pin Function Descriptions.
TIME
FRAME (N)
FRAME (N + 1)
FIELD 1 SEQUENCE
FIELD 2 SEQUENCE
(CONTINUOUS STREAM OF FRAMES)
FRAME (N + 2)
FRAME (N + M)
FIELD SEQUENCE STRUCTURE
START OF FIELD 1 OR 2 CODE
VERTICAL INTERFACE TIME CODE
FIRST BLOCK SEQUENCE
COMPLETE BLOCK SEQUENCE
FIRST BLOCK SEQUENCE STRUCTURE
SUB-BAND TYPE CODE
BIN WIDTH QUANTIZER CODE
DATA FOR MALLAT BLOCK 6
COMPLETE BLOCK SEQUENCE ORDER
SEQUENCE FOR MALLAT BLOCK 9
SEQUENCE FOR MALLAT BLOCK 20
(STREAM OF MALLAT
BLOCK SEQUENCES)
SEQUENCE FOR MALLAT BLOCK 3
COMPLETE BLOCK (INDIVIDUAL) SEQUENCE STRUCTURE
START OF BLOCK CODE
BIN WIDTH QUANTIZER CODE
DATA FOR MALLAT BLOCK
Figure 12. Hierarchical Structure of Wavelet Compressed Frame Data (Data Block Order)
–26–
REV. 0
ADV601
Table XIV. Pseudo-Code Describing a Sequence of Video Fields
Complete Sequence:
<Field 1 Sequence>
<Field 2 Sequence>
<Field 1 Sequence>
<Field 2 Sequence>
(Field Sequences)
<Field 1 Sequence>
<Field 2 Sequence>
#EOS
“Frame N; Field 1”
“Frame N; Field 2”
“Frame N+1; Field 1”
“Frame N+1; Field 2”
“Frame N+M; Field 1”
“Frame N+M; Field 2”
“Required in decode to let the ADV601 know the sequence of
fields is complete.”
Field 1 Sequence:
#SOF1
<VITC>
<First Block Sequence>
<Complete Block Sequence>
Field 2 Sequence:
#SOF2
<VITC>
<First Block Sequence>
<Complete Block Sequence>
First Block Sequence:
<TYPE3>
<BW>
<Huff_Data>
Complete Block Sequence:
<Block Sequence>
...
(Block Sequences)
...
<Block Sequence>
Block Sequence:
#SOB1, #SOB2, #SOB3, #SOB4 or #SOB5
<BW>
<Huff_Data>
REV. 0
–27–
ADV601
In general, a Frame of data is made up of odd and even Fields as
shown in Figure 12. Each Field Sequence is made up of a First
Block Sequence and a Complete Block Sequence. The First
Block Sequence is separate from the Complete Block Sequence.
The Complete Block Sequence contains the remaining 41 Block
Sequences (see block numbering in Figure 13). Each Block
Sequence contains a start of block delimiter, Bin Width for the
block and actual encoder data for the block. A pseudo code bit
stream example for one complete field of video is shown in
Table XV. A pseudo code bit stream example for one sequence
of fields is shown in Table XVI. An example listing of a field of
video in ADV601 bitstream format appears in Table XVIII.
Y COMPONENT
39
36
33
30
24
15
27
21
6
18
12
0
3
9
40 34
37 31
Cb COMPONENT
25
16
28
22
7
13
19
1
10
4
41 35
38 32
Cr COMPONENT
26
17
29
23
8
20
14
2
11
5
Figure 13. Block Order of Wavelet Compressed Field Data (Modified Mallat Diagram)
–28–
REV. 0
ADV601
Table XV. Pseudo-Code of Compressed Video Data Bitstream for One Field of Video
Block Sequence Data
For Mallat Block Number . . .
#SOFn<VITC><TYPE3><BW><Huff_Data>
n indicates field 1 or 2 Huff_Data indicates Mallat block 6 data
A typical Bin Width (BW) factor for this block is 0x1DDC
Mallat block 9 data—Typical BW = 0x1DDC
Mallat block 20 data—Typical BW = 0x0C2E
Mallat block 22 data—Typical BW = 0x03A1
Mallat block 19 data—Typical BW = 0x0C2E
Mallat block 23 data—Typical BW = 0x03A1
Mallat block 17 data—Typical BW = 0x0C2E
Mallat block 25 data— Typical BW = 0x0306
Mallat block 16 data—Typical BW = 0x0C2E
Mallat block 26 data —Typical BW = 0x0306
Mallat block 14 data—Typical BW = 0x0E9D
Mallat block 28 data—Typical BW = 0x0306
Mallat block 13 data—Typical BW = 0x0E9D
Mallat block 29 data—Typical BW = 0x0306
Mallat block 11 data—Typical BW = 0x2410
Mallat block 31 data—Typical BW = 0x0114
Mallat block 10 data—Typical BW = 0x2410
Mallat block 32 data—Typical BW = 0x0114
Mallat block 8 data—Typical BW = 0x2410
Mallat block 34 data—Typical BW = 0x00E5
Mallat block 7 data—Typical BW = 0x2410
Mallat block 35 data—Typical BW = 0x00E6
Mallat block 5 data—Typical BW = 0x2B46
Mallat block 37 data—Typical BW = 0x00E6
Mallat block 4 data—Typical BW = 0x2B46
Mallat block 38 data—Typical BW = 0x00E6
Mallat block 2 data—Typical BW = 0xC62B
Mallat block 40 data—Typical BW = 0x009A
Mallat block 1 data—Typical BW = 0xC62B
Mallat block 41 data—Typical BW = 0x009A
Mallat block 0 data—Typical BW = 0xA417
Mallat block 39 data—Typical BW = 0x007F
Mallat block 12 data—Typical BW = 0x0C1A
Mallat block 36 data—Typical BW = 0x00BE
Mallat block 15 data—Typical BW = 0x0A16
Mallat block 33 data—Typical BW = 0x00BE
Mallat block 18 data— Typical BW = 0x0A16
Mallat block 30 data— Typical BW = 0x00E4
Mallat block 21 data—Typical BW = 0x0301
Mallat block 27 data—Typical BW = 0x0281
Mallat block 24 data—Typical BW = 0x0281
Mallat block 3 data—Typical BW = 0x23D5
#SOB4<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB3<BW><Huff_Data>
#SOB1<BW><Huff_Data>
#SOB4<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB4<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB4<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB4<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB2<BW><Huff_Data>
#SOB4<BW><Huff_Data>
Table XVI specifies the Mallat block transfer order and associated Start of Block (SOB) codes. Any of these SOB codes can be
replaced with an SOB#5 code for a zero data block.
Table XVI. Pseudo-Code of Compressed Video Data Bitstream for One Sequence of Video Fields
Block Sequence Data
For Mallat Block Number
#SOF1<VITC><TYPE3><BW><Huff_Data>
... (41 #SOBn blocks)
/* Mallat block 6 data */
#SOF2<VITC><TYPE3><BW><Huff_Data>
... (41 #SOBn blocks)
. (any number of Fields in sequence)
#EOS
/* Mallat block 6 data */
REV. 0
/* Required in decode to end field sequence*/
–29–
ADV601
Table XVII. ADV601 Field and Block Delimiters (Codes)
Code Name
Code
Description (Align all #Delimiter Codes to 32-Bit Boundaries)
#SOF1
0xffffffff40000000
Start of Field delimiter identifies Field1 data. #SOF1 resets the Huffman decoder and
is sufficient on its own to reset the processing of the chip during decode. Please note
that this code or #SOF2 are the only delimiters necessary between adjacent fields.
#SOF1 operates identically to #SOF2 except that during decode it can be used to
differentiate between Field1 and Field2 in the generation of the Field signal (master
mode) and/or SAV/EAV codes for CCIR-656 modes.
#SOF2
0xffffffff41000000
Start of Field delimiter identifies Field2 data. #SOF resets the Huffman decoder and
is sufficient on its own to reset the processing of the chip during decode. Please note
that this code or #SOF1 are the only delimiters necessary between adjacent fields.
#SOF2 operates identically to #SOF1 except that during decode it can be used to
differentiate between Field2 and Field1 in the generation of the Field signal (master
mode) and/or SAV/EAV codes for CCIR-656 modes.
<VITC>
(96 bits)
This is a 12-byte string of data extracted by the video interface during encode operations and inserted by the video interface into the video data during decode operations.
The data content is 90 bits in length. For a complete description of VITC format, see
pages 175-178 of Video Demystified: A Handbook For The Digital Engineer (listed in
References section).
<TYPE1>
0x81
This is an 8-bit delimiter-less type code for the first sub-band block of wavelet data.
(Model 1 Chroma)
<TYPE2>
0x82
This is an 8-bit delimiter-less type code for the first sub-band block of wavelet data.
(Model 1 Luma)
<TYPE3>
0x83
This is an 8-bit delimiter-less type code for the first sub-band block of wavelet data.
(Model 2 Chroma)
<TYPE4>
0x84
This is an 8-bit delimiter-less type code for the first sub-band block of wavelet data.
(Model 2 Luma)
#SOB1
#SOB2
#SOB3
#SOB4
#SOB5
0xffffffff81
0xffffffff82
0xffffffff83
0xffffffff84
0xffffffff8f
Start of Block delimiter identifies the start of Huffman coded sub-band data. This
delimiter will reset the Huffman decoder if a system ever experiences bit errors or gets
out of sync. The order of blocks in the frame is fixed and therefore implied in the bit
stream and no unique #SOB delimiters are needed per block. There are 41 #SOB
delimiters and associated BW and Huffman data within a field. #SOB1 is differentiated from #SOB2, #SOB3 and #SOB4 in that they indicate which model and
Huffman table was used in the Run Length Coder for the particular block:
#SOB1 Model 1 Chroma
#SOB2 Model 1 Luma
#SOB3 Model 2 Chroma
#SOB4 Model 2 Luma
#SOB5 Zero data block. All data after this delimiter and before the next start of block
delimiter is ignored (if present at all) and assumed zero including the BW value.
–30–
REV. 0
ADV601
Table XVIII. ADV601 Field and Block Delimiters (Codes)
Code Name
Code
Description (Align all #Delimiter Codes to 32-Bit Boundaries) (Continued)
<BW>
(16 bits, 8.8)
This data code is not entropy coded, is always 16 bits in length and defines the Bin
Width Quantizer control used on all data in the block sub-band. During decode, this
value is used by the Quantizer. If this value is set to zero during decode, all Huffman
data is presumed to be zero and is ignored, but must be included. During encode, this
value is calculated by the external DSP and is inserted into the bit stream by the
ADV601 (this value is not used by the quantizer). Another value calculated by the
DSP, 1/BW is actually used by the Quantizer during encode.
This data is the quantized and entropy coded block sub-band data. The data’s length is
dependent on block size and entropy coding so it is therefore variable in length. This
field is filled with 1s making it Modulo 32 bits in length. Any Huffman decode process
can be interrupted and reset by any unexpectedly received # delimiter following a bit
error or synchronization problem.
The host sends the #EOS (End of Sequence) to the ADV601 during decode after the
last field in a sequence to indicate that the field sequence is complete. The ADV601
does not append this code to the end of encoded field sequences; it must be added by
the host.
<HUFF_DATA> (Modulo 32)
#EOS
0xffffffffc0ffffff
Table XIX. Video Data Bitstream for One Field In a Video Sequence 1
ffff
8400
ffff
609f
8300
ffff
6894
811d
ffff
6894
8116
5d75
f1f8
0f87
6b5a
fbfb
fdff
fe62
7431
57ed
eb17
dff5
ef97
f87e
ffff
e9e9
b76e
ef7b
df69
c8fa
ffff
c9a7
8213
ffff
ffff
00ff
ffff
ffff
00fe
ffff
3fff
40f0
ffff
3fff
80f0
d75a
fc7e
c3e1
d6b5
fbfb
7fdf
a2ff
e9f4
fd7f
eff3
7eef
58bf
ffaf
ffff
e9e9
ddb7
def7
a647
7b77
ffff
1fff
80ff
ffff
4000
df0c
8300
ffff
c70f
8300
ffff
90ff
8300
ffff
9fff
f8f9
3f1f
f0f8
a2b0
fbfb
f7fd
ffff
fbff
bbe3
fc3f
d9fb
7f9f
f77e
8400
e9e9
fbbe
bdef
d3db
da69
8400
ffff
7703
8200
0000
daff
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ffff
ffff
74eb
8fc7
fd9f
d249
fbfb
feff
ffff
77eb
d2d3
7fd5
be5d
e1fb
cfab
00ff
e9e9
df9f
75f4
bed3
647c
00ff
ffff
5fff
00ff
0000
ffff
609f
8300
ffff
609f
811d
ffff
68aa
8116
ffff
d7af
e5fa
1f1f
24a5
fcfd
3fbb
8103
fd3f
dfe7
fbbf
62fd
feaf
e5d6
dfb7
e9e9
af6d
f7f4
4c8f
fd7b
c9a7
820f
ffff
7745
0000
ffff
ffff
00fe
ffff
ffff
40f0
ffff
bfff
80f0
ffff
5ebd
ff6f
2f2f
ce36
bdfe
effb
e6fd
b3ec
f87e
67ee
fe7f
ddfb
2fe9
c5ff
e9e9
b6db
dee9
a7b7
6100
1fff
00ff
ffff
efff
0000
8300
ffff
c70f
8300
ffff
90ff
8300
ffff
9fff
8300
7af5
d5f6
2f2f
db6d
dfb7
feff
bfab
f2d5
5f57
f975
87ef
3f77
f3fc
df0d
e9e9
6db6
2492
7da6
0000
ffff
7704
8200
ffff
0000
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ebf0
7d9f
2f2f
b6db
edfb
bfef
f9bf
efeb
eefd
8bf7
fabf
cbac
7f7f
7fff
dbef
db6d
4924
991f
0045
ffff
bfff
00ff
ffff
0000
609f
8300
ffff
609f
8300
ffff
68aa
8116
ffff
fe62
f8f8
67d9
2f2f
6db7
7eef
fbfe
57d5
f6fe
9fbb
f9fe
77ec
5fbf
d9f5
ffff
fbbe
b6db
924c
4f7e
bdfd
820f
ffff
7743
8400
0000
ffff
00fe
ffff
ffff
00fe
ffff
bfff
80f0
ffff
a2ff
f979
f67d
2f1f
c6fd
bbee
ffbf
f2eb
1fbb
e5d6
1fbf
fddf
cff0
7edf
ffff
9efe
6db6
fa7b
fb4d
37bb
00ff
ffff
1fff
00ff
8400
ffff
c5af
8300
ffff
c78f
8300
ffff
9bff
8300
ffff
7979
9f67
2ebd
fd3d
fbbe
efff
18f4
f67e
2fdf
eafd
2eb1
fdff
abc7
8202
9dbb
db6d
77da
323e
8888
7704
8400
ffff
df0c
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ffff
7979
d9f6
7af5
3d3d
dfbb
ffff
f9fd
afdb
e7f8
dfb3
7eff
57ee
431e
9afc
76ed
aff6
6991
9edd
8888
4fff
00ff
ffff
daff
df0d
8300
ffff
609f
8300
ffff
6894
8116
ffff
6894
8103
7979
7edf
ebd7
3d3d
dbe7
ffff
ffb7
f0f3
7eff
f77c
3fc3
fd9f
9f4f
3eff
dbb7
fd3d
f4f7
f69a
8888
ffff
c9a7
8200
8eff
00fe
ffff
ffff
00fe
ffff
3fff
80f0
ffff
3fff
e6e9
79fd
abec
ae9d
3d3d
f6fd
ffff
f5ff
aaed
abf7
bac5
f7fd
bbe5
c7f8
b7e9
6edd
bbed
efb4
647d
8888
ffff
1fff
00ff
ffff
c5af
8300
ffff
c78f
8300
ffff
9bff
8300
ffff
d74d
5f5f
f87c
74e9
3d3b
ff7f
8300
3feb
edf7
7ecf
fbfc
5fbb
d62f
7fff
ede9
bb76
7bde
d323
3dbb
8aff
8400
ffff
7743
ffff
ffff
00ff
ffff
ffff
00ff
ffff
ffff
00ff
ffff
75d7
c7e3
3e1f
a56d
7a7b
dff7
00ff
fafc
fe3f
ddf2
ff0f
f67e
dfe7
ffff
e9e9
eddb
f7bd
e9ed
ed34
ffff
00ff
ffff
1fff
NOTE
1
This table shows ADV601 compressed data for one field in a color ramp video sequence. The SOF# and SOB# codes in the data are in bold text.
Bit Error Tolerance
Bit error tolerance is ensured because a bit error within a
Huffman coded stream does not cause #delimiter symbols to be
misread by the ADV601 in decode mode. The worst error that
REV. 0
can occur is loss of a complete block of Huffman data. With the
ADV601, this type of error results only in some blurring of the
decoded image, not complete loss of the image.
–31–
ADV601
APPLYING THE ADV601
Using the ADV601 In Standalone Applications
This section includes the following topics:
Figure 15 shows how to connect the ADV601 in noncomputer
based applications. In this case, an ADSP-2105 (low cost DSP)
performs BW calculations and an ASIC controls the ADV601
though the host interface. Because the ADSP-2105 calculates
BW during the vertical retrace period each field, most of the
DSP’s computational bandwidth is available for other functions
such as audio compression or communication. BW software for
the entire family of Analog Devices’ 16-bit DSPs (including the
ADSP-2105) will be available at no cost from Analog Devices.
•
•
•
•
Using the ADV601 in computer applications
Using the ADV601 in standalone applications
Configuring the host interface for 8-, 16- or 32-bit data paths
Connecting the video interface to popular video encoders and
decoders
• Getting the most out of the ADV601
The following Analog Devices products should be considered in
ADV601 designs:
Figure 16 shows the ADV601 in another noncomputer based
applications. Here, an ADSP-21csp01 provides Host control
and BW calculation services. Note that all control and BW
operations occur over the host interface in this design.
• ADV7175/ADV7176—Digital YUV to analog composite
video encoder
• AD722—Analog RGB to analog composite video encoder
• AD1843—Audio codec with embedded video synchronization
• ADSP-21xx—Family of fixed-point digital signal processors
• AD8xxx—Family of video operational amplifiers
Connecting the ADV601 to Popular Video Decoders and
Encoders
The following circuits are recommendations only. Analog
Devices has not actually built or tested these circuits.
Using the ADV601 in Computer Applications
Many key features of the ADV601 were driven by the demanding cost and performance requirements of computer applications. The following ADV601 features provide key advantages in
computer applications:
Using the Brooktree Bt819A Video Decoder
Brooktree has three video decoder parts, the 819A, 817A and
815A. Only the 819A has an output FIFO. Because Brooktree
parts must sample at 8xFsc, this FIFO is needed to resynchronize
output data to the ADV601 data rates.
• Host Interface
The 512 double word FIFO provides necessary buffering of
compressed digital video to deal with PCI bus latency.
According to the Brooktree data sheet, the Mode B Asynchronous Pixel Interface (API) must be used to give a continuous
stream of active and blanked data as required by the ADV601.
An external circuit is used to generate RDEN (read enable) pin
input for the Bt819A, and the ADV601 VCLKO signal must be
divided by two; either with an external circuit (as shown) or by
setting the VCLK2 bit in the Mode Control register.
• Low Cost External DRAM
Unlike many other real-time compression solutions, the
ADV601 does not require expensive external SRAM transform buffers or VRAM frame stores.
A2
ADR0
A0–A8
A3
ADR1
D0–D15
D0–D7
D8–D15
A0–A8
DQ1–DQ16
RAS
RAS
DQ0–DQ7
CAS
CAS
DQ8–DQ15
D16–D23
DQ16–DQ23
D24–D31
DQ24–DQ31
WEH
BE1
BE2
DECODE1
TOSHIBA
NEC
NEC
HITACHI
BE3
ADV601
A28
A30
CS
RD
RD
WR
WR
TC514265DJ/DZ/DFT-60
uPD424210ALE-60
uPD42S4210ALE-60
HM514265CJ-60
ANY DRAM USED WITH THE ADV601
MUST MEET THE MINIMUM SPECIFICATIONS
OUTLINED FOR THE HYPER MODE DRAMS
LISTED
A29
A31
(256K X 16-BIT)
WEL
WE
BE0
HOST BUS
DRAM
OE
VCLKO
26.80000MHz
XTAL
29.50000MHz PAL
OR
24.54543MHz NTSC
DECODE2
STATS_R
HIRQ
LCODE
XTAL
VCLK
LLC
CREF
CREF
VSYNC
VS
HREF
NOTE:
DECODE1 ASSERTS CS~ ON THE
ADV601 FOR HOST ADDRESSES
0X4000,0000 THROUGH
0X4000,0013
ACK
FIFO_SRQ
HSYNC
FIFO_ERR
VDATA [2:9]
DECODE2 IS HOST SPECIFIC
FIFO_STP
VDATA [12:19]
FIELD
SAA7110
ODD
Y[0–7]
UV[7–0]
COMPOSITE VIDEO INPUT
Figure 14. A Suggested PC Application Design
–32–
REV. 0
ADV601
A2
ADR0
A0–A8
A3
ADR1
D0–D15
D0–D7
SYSTEM
DEPENDENT
ASIC
A0–A8
DQ0–DQ7
RAS
DQ1–DQ16
RAS
DQ8–DQ15
CAS
CAS
DQ16–DQ23
BE0
BE0
BE1
BE1
(256K X 16-BIT)
BE2
BE2
BE3
BE3
CS
CS
RD
RD
WR
WR
WEL
WE
WEH
TOSHIBA
NEC
NEC
HITACHI
ADV601
TC514265DJ/DZ/DFT-60
uPD424210ALE-60
uPD42S4210ALE-60
HM514265CJ-60
ANY DRAM USED WITH THE ADV601
MUST MEET THE MINIMUM SPECIFICATIONS
OUTLINED FOR THE HYPER MODE DRAMS
LISTED
ACK
VCLKO
ADSP-21xx
DRAM
OE
DQ24–DQ31
TFS
RF
RTF
TF
26.80000MHz
XTAL
29.50000MHz PAL
OR
24.54543MHz NTSC
XTAL
VCLK
LLC
TD
RXD
CREF
RD
TXD
VSYNC
CREF
VS
SCLK
TCLK
HSYNC
HREF
IRQ2
DIRQ
FIELD
SAA7110
ODD
Y[0–7]
VDATA [2:9]
VDATA [12:19]
UV[7–0]
COMPOSITE VIDEO INPUT
Figure 15. Suggested Standalone Application Design
ADR1
ADR0
A0–A8
ADR2
ADR1
D0–D15
DATA0–7
DATA8-15
A0–A8
DQ1–DQ16
RAS
RAS
DQ0–DQ7
CAS
CAS
DQ8–DQ15
DRAM
OE
DQ16–DQ23
(256K X 16-BIT)
DQ24–DQ31
WEL
WE
BE0
ADR0
WEH
BE1
BE2
ADSP-21csp01
TOSHIBA
NEC
NEC
HITACHI
BE3
ADV601
VCLKO*
CLKIN
IOMS
CS
RD
RD
WR
ANY DRAM USED WITH THE ADV601
MUST MEET THE MINIMUM SPECIFICATIONS
OUTLINED FOR THE HYPER MODE DRAMS
LISTED
WR
FLIN2
FIFO_ERR
FLIN0
STATS_R
LCODE
VCLK
CREF
ACK
IOACK
THE ADSP-21csp01 INTERNAL CLOCK RATE
DOUBLE THE INPUT CLOCK
*THE INPUT CLOCK RATE = 1/2 OF THE INTERNAL
CLOCK RATE, RANGING FROM 12 TO 21MHz
26.80000MHz
XTAL
29.50000MHz PAL
OR
24.54543MHz NTSC
HIRQ
IRQ0
FLIN1
TC514265DJ/DZ/DFT-60
uPD424210ALE-60
uPD42S4210ALE-60
HM514265CJ-60
VS
HSYNC
HREF
VDATA [2:9]
FIFO_STP
CREF
VSYNC
FIELD
FIFO_SRQ
XTAL
LLC
VDATA [0:19]
SAA7110
ODD
Y[0–7]
UV[7–0]
COMPOSITE VIDEO INPUT
Figure 16. Alternate Standalone Application Design
REV. 0
–33–
ADV601
The Bt819A has a horizontal scaling function that is used to
implement the decimation from the 8xFsc rate to the required
number of pixels per scan line (Pdesired). The value that must
be programmed is HSCALE.
The ADV7175 example circuit, which appears in Figure 20, is
used in this configuration on the ADV601 Video Lab demonstration board.
XTAL
• HSCALE = ((910/Pdesired) – 1) × 4096 {for NTSC}
• HSCALE = ((1135/Pdesired) – 1) × 4096 {for PAL}
10kΩ
XTAL
BLANK
Note that the circuit in Figure 17 has not been built or tested.
CLOCK
VCLKO
ADV7175
8xFSC
VCLK
P7–P0
VCLK
ADV601
VDATA (9:2)
ALSB
XTO & XT1
VCLKO
VCLK
(MODE 0 & SLAVE MODE)
CREF
CLKIN
150Ω
(CCIR-656 MODE)
HSYNC
ACTIVE
VCLKO
FIELD
FIELD
VCLK0
Bt819A
ADV601
Figure 20. ADV601 and ADV7175 Example Interfacing
Block Diagram
VSYNC
Using the Raytheon TMC22173 Video Decoder
VDATA (15:0)
VDATA (9:2,19:12)
RDEN
(PHILIPS & SLAVE MODE)
DVALID
(API MODE B)
Figure 17. ADV601 and Bt819A Example Interfacing Block
Diagram
Using the Philips SAA7110 or SAA 7111 Video Decoder
The SAA7110 can only be used with Square Pixel sample rates.
Note that the circuit in Figure 18 has not been built or tested.
XTAL
XTAL
SAA7110
Raytheon has a whole family of video parts. Any member of the
family can be used. The user must select the part needed based
on the requirements of the application. Because the Raytheon
part does not include the A/Ds, an external A/D is necessary in
this design (or a pair of A/Ds for S␣ video).
The part can be used in CCIR-656 (D1) mode for a zero control signal interface or can be used with the more traditional
HSYNC, VSYNC and FIELD signals used for a Philips style
interface. Special attention must be paid to the video output
modes in order to get the right data to the right pins (see the
following two diagrams).
Note that the circuits in Figure 21 and Figure 22 have not been
built or tested.
LLC
VCLK
CREF
CREF
VS
VSYNC
HREF
HSYNC
ODD
Y(0:7),UV(0:7)
VCLK
ADV601
XTAL
CREF
LDV
VDATA (2:9,12:19)
(PHILIPS & SLAVE MODE)
VCLKOUT
TMC22153 DVSYNC
VSYNC
DHSYNC
HSYNC
Figure 18. ADV601 and SAA7110 Example Interfacing
Block Diagram
FID(0)
ADV601
FIELD
VDATA (0:9,10:19)
Y(0:9),U(0:9)
The SAA7111 example circuit, which appears in Figure 19, is
used in this configuration on the ADV601 Video Lab demonstration board.
(PHILIPS & SLAVE MODE)
MODE SET TO:
CDEC = 1
YUVT = 0
F422 = 1
Figure 21. ADV601 and TMC22153 Example Philips-Like
Mode Interface
XTAL
XTAL
VCLK
CLOCK
FIELD
LLC
VCLK
CREF
CREF
SAA7111
Y(0:7),UV(0:7)
VCLK
XTAL
ADV601
CLOCK
VCLK
VDATA (2:9,12:19)
TMC22153
ADV601
(CCIR-656 MODE)
Y(0:9)
Figure 19. ADV601 and SAA7111 Example Interfacing
Block Diagram
MODE SET TO:
CDEC = 1
YUVT = 1
F422 = X
Using the Analog Devices ADV7175 Video Encoder
Because the ADV7175 has a CCIR-656 interface, it connects
directly with the ADV601 without “glue” logic. Note that the
ADV7175 can only be used at CCIR-601 sampling rates.
VDATA (0:9)
(CCIR656 & SLAVE MODE)
Figure 22. ADV601 and TMC22153 Example CCIR-656
Mode Interface
–34–
REV. 0
ADV601
• Scale bit stream
The compressed video bit stream was created with simple
parsing in mind. This type of parsing means that a lower
resolution/lower bandwidth bit stream can be extracted with
little computational burden. Generally, this effect is accomplished by selecting a subset of lower frequency blocks. This
technique is useful in applications where the same video
source material must be sent over a range of different communication pipes {i.e., ISDN p(128 Kbps), T1 (1.5 Mpbs) or
T3 (45 Mbps)}.
GETTING THE MOST OUT OF ADV601
The unique sub-band block structure of luminance and color
components in the ADV601 offers many unique application
benefits. Analog Devices will offer a Feature Software Library as
well as separate feature application documentation to help users
exploit these features. The following section provides an overview of only some of the features and how they are achieved with
the ADV601. Please refer to Figures 2 and 3 as necessary.
Higher Compression With Interfield Techniques
The ADV601 normally operates as a field-independent codec.
However, through use of the sub-bands it is possible to use the
ADV601 with interfield techniques to achieve even higher levels
of compression. In such applications, each field is not compressed separately, thus accessing the compressed bit stream
can only be done at specific points in time. There are two general ways this can be accomplished:
• Use software to encode
In this case, a host CPU could encode a smaller image size
and fill in high frequency blocks with zeros. Again, image
quality would depend on the performance of the host. The
Bin Width may be set to zero, zeroing out the data in any
particular Mallat block.
Parametric Image Filtering
• Subsampling high frequency blocks
The human visual system is more sensitive to interframe
motion of low frequency block than to motion in high frequency blocks. The host software driver of the ADV601
allows exploitation of this option to achieve higher compression. Note that the compressed bit stream can only be
accessed at points where the high frequency blocks have just
been updated.
The ADV601 offers a unique set of image filtering capabilities
not found in other compression technologies. The ADV601
quantizer is capable of attenuating any or all of the luminance or
chrominance blocks during encode or decode. Here are some of
the possible applications:
• Parametric softening of color saturation and contrast during encode
or decode
Trade off image softness for higher compression. Attenuation
of the higher frequency blocks during encode leads to softer
images, but it can lead to much higher compression performance.
• Updating the image with motion detection
In applications where the video is likely to have no motion for
extended periods of time (video surveillance in a vacant building, for instance), it is only necessary to update the image
either periodically or when motion occurs. By using the wavelet sub-bands to detect motion (see later in this section), it is
possible to achieve very high levels of compression when
motion is infrequent.
• Color saturation control
This effect is achieved by controlling gain of low pass chrominance blocks during encode or decode.
• Contrast control
This effect is achieved by controlling the gain of the low frequency luminance blocks during encode or decode.
Scalable Compression Technology
The ADV601 offers many different options for scaling the image, the compressed bit stream bandwidth and the processing
horsepower for encode or decode. Because the ADV601 employs decimators, interpolators and filters in the filter bank,
the scaling function creates much higher quality images than
achieved through pixel dropping. Mixing and matching the
many scaling options is useful in network applications where
transmission pipes may vary in available bit rate, and decode/
encode capabilities may be a mix of software and hardware.
These are the key options:
• Fade to black
This effect achieved by attenuation of luminance blocks.
Mixing of Two or More Images
Blocks from different images can be mixed into the bit stream
and then sent to the ADV601 during decode. The result is high
quality mixing of different images. This also provides the capability to fade from one image to the next.
Edge or Motion Detection
• Extract scaled images by factors of 2 from the compressed bit stream
This is useful in video editing applications where thumbnail
sketches of fields need to be displayed. In this case, editing
software can quickly extract and decode the desired image.
This technique eliminates the burden of decoding an entire
image and then scaling to the desired size.
• Use software to decode bit stream
Decoding an entire CCIR-601 resolution image in real time at
50/60 fields per second does require the ADV601 hardware.
Analog Devices provides a bit-exact ADV601 simulator that
can decode a scaled image in real time or a full-size image offline. Image size and frame rates depend on the performance
of the host processor.
REV. 0
In certain remote video surveillance and machine vision applications, it is desirable to detect edges or motion. Edges can be
quickly found through evaluation of the high frequency blocks.
Motion searches can be achieved in two ways:
• Evaluation of the smallest luminance block. Because the size
of the smallest block is from 20 × 15 pixels (for square pixel
NTSC) to 24 × 18 pixels (square pixel PAL), the computational burden is significantly less than doing an evaluation
over the entire image.
• Polling the Sum of Squares registers. Because large changes in
the video data create patterns, it is possible to detect motion
in the video by polling the Sum of Squares registers, looking
for patterns and changes.
–35–
ADV601–SPECIFICATIONS
The ADV601 video codec uses a Bi-Orthogonal (7, 9) Wavelet Transform.
RECOMMENDED OPERATING CONDITIONS
Parameter
Description
Min
Max
Unit
VDD
TAMB
Supply Voltage
Ambient Operating Temperature
4.50
0
5.50
+70
V
°C
ELECTRICAL CHARACTERISTICS
Parameter
Description
Test Conditions
Min
Max
Unit
VIH
VIL
VOH
VOL
IIH
IIL
IOZH
IOZL
CI
CO
Hi-Level Input Voltage
Lo-Level Input Voltage
Hi-level Output Voltage
Lo-Level Output Voltage
Hi-Level Input Current
Lo-Level Input Current
Three-State Leakage Current
Three-State Leakage Current
Input Pin Capacitance
Output Pin Capacitance
@ VDD = max
@ VDD = min
@ VDD = min, IOH = –0.5 mA
@ VDD = min, IOL = 2 mA
@ VDD = max, VIN = VDD max
@ VDD = max, VIN = 0 V
@ VDD = max, VIN = VDD max
@ VDD = max, VIN = 0 V
@ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = 25°C
@ VIN = 2.5 V, fIN = 1.0 MHz, TAMB = 25°C
2.0
N/A
2.4
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
0.8
N/A
0.4
10
10
10
10
8*
8*
V
V
V
V
µA
µA
µA
µA
pF
pF
*Guaranteed but not tested.
ABSOLUTE MAXIMUM RATINGS*
Parameter
Description
Min
Max
Unit
VDD
VIN
VOUT
TAMB
TS
TL
Supply Voltage
Input Voltage
Output Voltage
Ambient Operating Temperature
Storage Temperature
Lead Temperature (5 sec) PQFP
–0.3
N/A
N/A
0
–65
N/A
+7
VDD ± 0.3
VDD ± 0.3
+70
+150
+280
V
V
V
°C
°C
°C
*Stresses greater than those listed above under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the Pin Definitions section of this specification is not implied. Exposure to maximum
rating conditions for extended periods may affect device reliability.
SUPPLY CURRENT AND POWER
Parameter
Description
Test Conditions
Min
Max
Unit
IDD
IDD
IDD
Supply Current (Dynamic)
Supply Current (Soft Reset)
Supply Current (Idle)
@ VDD = max, tVCLK_CYC = 37 ns (at 27 MHz VCLK)
@ VDD = max, tVCLK_CYC = 37 ns (at 27 MHz VCLK)
@ VDD = max, tVCLK_CYC = None
0.11
0.08
0.01
0.27
0.17
0.02
A
A
A
ENVIRONMENTAL CONDITIONS
Parameter
Description
Max
Unit
θCA
θJA
θJC
Case-to-Ambient Thermal Resistance
Junction-to-Ambient Thermal Resistance
Junction-to-Case Thermal Resistance
42
60
18
°C/W
°C/W
°C/W
CAUTION
The ADV601 is an ESD (electrostatic discharge) sensitive device. Electrostatic charges readily
accumulate on the human body and equipment and can discharge without detection. Permanent
damage may occur to devices subjected to high energy electrostatic discharges. Proper ESD
precautions are strongly recommended to avoid functional damage or performance degradation.
The ADV601 latchup immunity has been demonstrated at ≥100 mA/–80 mA on all pins when
tested to industry standard/JEDEC methods.
–36–
WARNING!
ESD SENSITIVE DEVICE
REV. 0
ADV601
TEST CONDITIONS
output reaches the high impedance state (also +1.5 V). Similarly, these tests conditions consider an output as enabled when
the output leaves the high impedance state and begins driving a
measured high or low voltage. Tests measure output enable time
(tENABLE) as the time between the reference input signal crossing
+1.5 V and the time that the output reaches the measured high
or low voltage.
Figure 23 shows test condition voltage reference and device
loading information. These test conditions consider an output
as disabled when the output stops driving and goes from the
measured high or low voltage to a high impedance state. Tests
measure output disable time (tDISABLE) as the time between the
reference input signal crossing +1.5 V and the time that the
DEVICE LOADING FOR AC MEASUREMENTS
INPUT & OUTPUT VOLTAGE/TIMING REFERENCES
INPUT
REFERENCE
SIGNAL
1.5V
VIH
IOL
VIL
t ENABLED
t DISABLED
VOH
TO
OUTPUT
PIN
+1.5V
2pF
OUTPUT
SIGNAL
1.5V
VOL
IOH
Figure 23. Test Condition Voltage Reference and Device Loading
TIMING PARAMETERS
This section contains signal timing information for the ADV601. Timing descriptions for the following items appear in this
section:
• Clock signal timing
• Video data transfer timing (CCIR-656, Gray Scale/Philips, and Multiplexed Philips formats)
• Host data transfer timing (direct register read/write access)
• DSP data transfer (serial data transfer)
Clock Signal Timing
The diagram in this section shows timing for VCLK input and VCLKO output. All output values assume a maximum pin
loading of 50 pF.
Table XX. Video Clock Period, Frequency, Drift and Jitter
Video Format
Min VCLK_CYC
Period
Nominal VCLK_CYC
Period (Frequency)
Max VCLK_CYC
Period1, 2
CCIR-601 PAL
Square Pixel PAL
CCIR-601 NTSC
Square Pixel NTSC
35.2 ns
32.2 ns
35.2 ns
38.7 ns
37 ns (27 MHz)
33.89 ns (29.5 MHz)
37 ns (27 MHz)
40.75 ns (24.54 MHz)
38.9 ns
35.5 ns
38.9 ns
42.7 ns
NOTES
1
VCLK Period Drift = ± 0.1 (VCLK_CYC/field.
2
VCLK edge-to-edge jitter = 1 ns.
Table XXI. Video Clock Duty Cycle
VCLK Duty Cycle1
Min
Nominal
Max
(40%)
(50%)
(60%)
NOTE
1
VCLK Duty Cyle = t VCLK_HI/(tVCLK_LO) × 100.
Table XXII. Video Clock Timing Parameters
Parameter
Description
Min
tVCLK_CYC
tVCLKO_D0
tVCLKO_D1
VCLK Signal, Cycle Time (1/Frequency) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 0) at 27 MHz
VCLKO Signal, Delay (when VCLK2 = 1) at 27 MHz
(See Video Clock Period Table)
10
29
10
29
REV. 0
–37–
Max
Unit
ns
ns
ADV601
tVCLK_CYC
(I) VCLK
(O) VCLKO
(VCLK2 = 0)
tVCLKO_D0
(I) VCLKO
(VCLK2 = 1)
tVCLKO_D1
NOTE:
USE VCLK FOR CLOCKING VIDEO-ENCODE OPERATIONS AND USE VCLKO FOR CLOCKING VIDEO-DECODE OPERATIONS.
DO NOT TRY TO USE EITHER CLOCK FOR BOTH ENCODE AND DECODE.
Figure 24. Video Clock Timing
CCIR-656 Video Format Timing
The diagrams in this section show transfer timing for pixel (YCrCb), line (horizontal), and frame (vertical) data in CCIR-656 video
mode. All output values assume a maximum pin loading of 50 pF. Note that in timing diagrams for CCIR-656 video, the label CTRL
indicates the VSYNC, HSYNC, and FIELD pins. Also note that for CCIR-656 video mode, the CREF pin is unused.
Table XXIII. CCIR-656 Video—Decode Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Units
tVDATA_DC_D
tVDATA_DC_OH
tCTRL_DC_D
tCTRL_DC_OH
VDATA Signals, Decode CCIR656 Mode, Delay
VDATA Signals, Decode CCIR656 Mode, Output Hold
CTRL Signals, Decode CCIR656 Mode, Delay
CTRL Signals, Decode CCIR656 Mode, Output Hold
N/A
2
N/A
3
14
N/A
11
N/A
ns
ns
ns
ns
(O) VCLKO
(O) VDATA
VALID
VALID
VALID
VALID
VALID
t VDATA_DC_OH
t VDATA_DC_D
(O) CTRL
VALID
t CTRL_DC_OH
t CTRL_DC_D
Figure 25. CCIR-656 Video—Decode Pixel (YCrCb) Transfer Timing
Table XXIV. CCIR-656 Video—Encode Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Units
tVDATA_EC_S
tVDATA_EC_H
tCTRL_EC_D
tCTRL_EC_OH
VDATA Bus, Encode CCIR656 Mode, Setup
VDATA Bus, Encode CCIR656 Mode, Hold
CTRL Signals, Encode CCIR656 Mode, Delay
CTRL Signals, Encode CCIR656 Mode, Output Hold
2
5
N/A
20
N/A
N/A
33
N/A
ns
ns
ns
ns
(I) VCLK
(I) VDATA
VALID
VALID
t VDATA_EC_S
(O) CTRL
ASSERTED
t VDATA_EC_H
ASSERTED
t CTRL_EC_OH
t CTRL_EC_D
Figure 26. CCIR-656 Video—Encode Pixel (YCrCb) Transfer Timing
–38–
REV. 0
REV. 0
Y
N-2
Cr
N-2
Y
N-1
NTSC CCIR-601 PIXEL, N = 720
NTSC SQUARE PIXEL, N = 640*
Cb
N-2
PAL CCIR-601 PIXEL, N = 720
PAL SQUARE PIXEL, N = 768*
FF
EAV
XX
–39–
621
622
623
624
SAV
XX
Cb
0
625
1
2
3
4
5
6
21
22
23
24
309
310
311
312
313
314
315
316
317
318
Y
0
319
Cr
0
t VDATA_EC_H
ENCODE / DECODE & MASTER CCIR-656 -- 625 (PAL) FRAME (VERTICAL) TRANSFER TIMING
FF
t VDATA_EC_S
334
Y
1
335
Cb
2
336
337
Y
2
Figure 27. CCIR-656 Video—Line (Horizontal) and Frame (Vertical) Transfer Timing
Note that for CCIR-656 Video—Decode and Master Line (Horizontal) timing, VDATA is synchronous with VCLK0.
524
525
1
2
3
4
5
6
7
8
9
20
21
22
23
262
263
264
265
266
267
268
ENCODE / DECODE CCIR-656 -- 525 (NTSC) FRAME (VERTICAL) TRANSFER TIMING
282
283
284
335
336
337
338
(NOTE: STATS_R IS ALWAYS LO FOR 45 CYCLES BEFORE GOING HI AGAIN. STATS_R IS LO COMING OUT OF SOFT RESET AND GOES HIGH RIGHT AFTER THE ADV601 FINISHES TAKING IN THE VERY FIRST FIELD.)
(O) STATS_R
(ENCODE)
(O) FIELD
(O) VSYNC
(O) HSYNC
525 (NTSC)
LINE #
(NOTE: STATS_R IS ALWAYS LO FOR 45 CYCLES BEFORE GOING HI AGAIN. STATS_R IS LO COMING OUT OF SOFT RESET AND GOES HIGH RIGHT AFTER THE ADV601 FINISHES TAKING IN THE VERY FIRST FIELD.)
(O) STATS_R
(ENCODE)
(O) FIELD
(O) VSYNC
(O) HSYNC
625 (PAL)
LINE #
*(NOTE: THE ADV601 SUPPORTS SQUARE PIXEL MODES IN CCIR-656 FORMAT AS AN EXTENSION TO THE CCIR-656 STANDARD.)
(O) VCLKO
(VCLK2 = 1)
(O) VCLKO
(VCLK2 = 0)
(O) HSYNC
(I) VDATA
(I) VCLK
SAMPLE 0
ENCODE CCIR-656 -- LINE (HORIZONTAL) TRANSFER TIMING (FOR DECODE VDATA IS SYCHRONOUS TO VCLKO)
ADV601
ADV601
Gray Scale/Philips Video Timing
The diagrams in this section show transfer timing for pixel (YCrCb), line (horizontal) and frame (vertical) data in Gray Scale or
Philips video modes. All output values assume a maximum pin loading of 50 pF. Note that in timing diagrams for Gray Scale/Philips
video, the label CTRL indicates the VSYNC, HSYNC and FIELD pins.
Table XXV. Gray Scale/Philips Video—Decode and Master Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_DMGP_D
tVDATA_DMGP_OH
tCTRL_DMGP_D
tCTRL_DMGP_OH
tCREF_DMGP_D
tCREF_DMGP_OH
VDATA Bus, Decode Master Gray Scale/Philips, Delay
VDATA Bus, Decode Master Gray Scale/Philips, Output Hold
CTRL Signals, Decode Master Gray Scale/Philips, Delay
CTRL Signals, Decode Master Gray Scale/Philips, Output Hold
CREF Signal, Decode Master Gray Scale/Philips, Delay
CREF Signal, Decode Master Gray Scale/Philips, Output Hold
N/A
2
N/A
3
N/A
4
14
N/A
11
N/A
12
N/A
ns
ns
ns
ns
ns
ns
(O) VCLKO
(O) VDATA
VALID
t VDATA_DMGP_OH
(O) CTRL
VALID
t VDATA_DMGP_D
VALID
VALID
t CTRL_DMGP_OH
t CTRL_DMGP_D
(O) CREF
t CREF_DMGP_OH
t CREF_DMGP_OH
t CREF_DMGP_D
t CREF_DMGP_D
Figure 28. Gray Scale/Philips Video—Decode and Master Pixel (YCrCb) Transfer Timing
Table XXVI. Gray Scale/Philips Video—Decode and Slave Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_DSGP_D
tVDATA_DSGP_OH
tCTRL_DSGP_S
tCTRL_DSGP_H
tCREF_DSGP_S
tCREF_DSGP_H
VDATA Bus, Decode Slave Gray Scale/Philips, Delay
VDATA Bus, Decode Slave Gray Scale/Philip, Output Hold
CTRL Signals, Decode Slave Gray Scale/Philip, Setup
CTRL Signals, Decode Slave Gray Scale/Philips, Hold
CREF Signal, Decode Slave Gray Scale/Philips, Setup
CREF Signal, Decode Slave Gray Scale/Philips, Hold
N/A
2
2
42
3
3
14
N/A
N/A
N/A
N/A
N/A
ns
ns
ns
ns
ns
ns
(O) VCLKO
(O) VDATA
VALID
t VDATA_DSGP_OH
(I) CTRL
t VDATA_DSGP_D
VALID
VALID
VALID
t CTRL_DSGP_S
t CTRL_DSGP_H
(I) CREF
t CREF_DSGP_S
t CREF_DSGP_H
t CREF_DSGP_S
t CREF_DSGP_H
Figure 29. Gray Scale/Philips Video—Decode and Slave Pixel (YCrCb) Transfer Timing
–40–
REV. 0
ADV601
Table XXVII. Gray Scale/Philips Encode and Master Video Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_EMGP_S
tVDATA_EMGP_H
tCTRL_EMGP_D
tCTRL_EMGP_OH
tCREF_EMGP_D
tCREF_EMGP_OH
VDATA Bus, Encode Master Gray Scale/Philips, Setup
VDATA Bus, Encode Master Gray Scale/Philips, Hold
CTRL Signals, Encode Master Gray Scale/Philips, Delay
CTRL Signals, Encode Master Gray Scale/Philips, Output Hold
CREF Signal, Encode Master Gray Scale/Philips, Delay
CREF Signal, Encode Master Gray Scale/Philips, Output Hold
2
5
N/A
20
N/A
13
N/A
N/A
33
N/A
33
N/A
ns
ns
ns
ns
ns
ns
(I) VCLK
(I) VDATA
VALID
VALID
t VDATA_EMGP_S
(O) CTRL
t VDATA_EMGP_H
ASSERTED
ASSERTED
t CTRL_EMGP_OH
t CTRL_EMGP_D
(O) CREF
t CREF_EMGP_OH
t CREF_EMGP_D
Figure 30. Gray Scale/Philips Video—Encode and Master Pixel (YCrCb) Transfer Timing
Table XXVIII. Gray Scale/Philips Video—Encode and Slave Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_ESGP_S
tVDATA_ESGP_H
tCTRL_ESGP_S
tCTRL_ESGP_H
tCREF_ESGP_S
tCREF_ESGP_H
VDATA Bus, Encode Slave Gray Scale/Philips, Setup
VDATA Bus, Encode Slave Gray Scale/Philips, Hold
CTRL Signals, Encode Slave Gray Scale/Philips, Setup
CTRL Signals, Encode Slave Gray Scale/Philips, Hold
CREF Signal, Encode Slave Gray Scale/Philips, Setup
CREF Signal, Encode Slave Gray Scale/Philips, Hold
2
5
30
30
5
5
N/A
N/A
N/A
N/A
N/A
N/A
ns
ns
ns
ns
ns
ns
(I) VCLK
(I) VDATA
VALID
t VDATA_ESGP_S
(I) CTRL
VALID
t VDATA_ESGP_H
ASSERTED
t CTRL_ESGP_S
ASSERTED
t CTRL_ESGP_H
(I) CREF
t CREF_ESGP_S
t CREF_ESGP_H
Figure 31. Gray Scale/Philips Video—Encode and Slave Pixel (YCrCb) Transfer Timing
REV. 0
–41–
–42–
Y
N-5
V
N-6
U
N-4
Y
N-4
V
N-4
622
623
624
625
U
N-2
V
N-2
Y
N-1
t VDATA_EMGP_S
U
0
Y
0
V
0
Y
1
t VDATA_EMGP_H
U
1
Y
2
V
1
Y
3
1
2
3
4
5
6
7
8
23
24
309
310
311
312
313
314
315
316
317
318
ENCODE / DECODE & MASTER PHILIPS -- 625 (PAL) FRAME (VERTICAL) TRANSFER TIMING
(NOTE: ADV601 GETS HSYNCH FROM PHILIPS HREF)
621
Y
N-2
NTSC SQUARE PIXEL, N = 640
Y
N-3
PAL SQUARE PIXEL, N = 768
(NOTE: ADV601 GETS HSYNCH FROM PHILIPS HREF)
U
N-6
NTSC CCIR-601 PIXEL, N = 720
Y
N-6
PAL CCIR-601 PIXEL, N = 720
319
320
321
U
2
Y
4
335
V
2
Y
5
336
525
1
2
4
5
6
7
8
9
21
22
23
24
262
263
264
265
266
267
268
282
283
ENCODE / DECODE & MASTER PHILIPS -- 525 (NTSC) FRAME (VERTICAL) TRANSFER TIMING
3
(NOTE: ADV601 IN SLAVE MODE GETS HSYNCH FROM PHILIPS HREF)
524
284
335
336
337
338
(NOTE: STATS_R IS ALWAYS LO FOR 45 CYCLES BEFORE GOING HI AGAIN. STATS_R IS LO COMING OUT OF SOFT RESET AND GOES HIGH RIGHT AFTER THE ADV601 FINISHES TAKING IN THE VERY FIRST FIELD.)
STATS_R
(ENCODE)
(O) FIELD
VSYNC
HSYNC
525 (NTSC)
LINE #
(NOTE: STATS_R IS ALWAYS LO FOR 45 CYCLES BEFORE GOING HI AGAIN. STATS_R IS LO COMING OUT OF SOFT RESET AND GOES HIGH RIGHT AFTER THE ADV601 FINISHES TAKING IN THE VERY FIRST FIELD.)
STATS_R
(ENCODE)
(O) FIELD
VSYNC
HSYNC
625 (PAL)
LINE #
(O) VCLKO
(VCLK2 = 1)
(O) VCLKO
(VCLK2 = 0)
CREF
(I - ENCODE)
(O - DECODE)
(O) HSYNCH
(I) VDATA
BITS [19:10]
(I) VDATA
BITS [9:0]
(I) VCLK
SAMPLE 0
ENCODE MASTER PHILIPS -- LINE (HORIZONTAL) TRANSFER TIMING (FOR DECODE VDATA IS SYCHRONOUS TO VCLKO)
ADV601
Figure 32. Gray Scale/Philips Video—Line (Horizontal) and Frame (Vertical) Transfer Timing
Note: For CCIR-656 Video—Decode and Master Line (Horizontal) timing, VDATA is synchronous with VCLK0.
REV. 0
ADV601
Multiplexed Philips Video Timing
The diagrams in this section show transfer timing for pixel (YCrCb) data in Multiplexed Philips video mode. For line (horizontal)
and frame (vertical) data transfer timing, see the Gray Scale/Philips Video Timing section. All output values assume a maximum pin
loading of 50 pF. Note that in timing diagrams for Multiplexed Philips video, the label CTRL indicates the VSYNC, HSYNC and
FIELD pins. Also note that for Multiplexed Philips mode the CREF pin is unused.
Table XXIX. Multiplexed Philips Video—Decode and Master Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_DMM_D
tVDATA_DMM_OH
tCTRL_DMM_D
tCTRL_DMM_OH
VDATA Bus, Decode Master Multiplexed Philips, Delay
VDATA Bus, Decode Master Multiplexed Philips, Output Hold
CTRL Signals, Decode Master Multiplexed Philips, Delay
CTRL Signals, Decode Master Multiplexed Philips, Output Hold
N/A
2
N/A
3
14
N/A
11
N/A
ns
ns
ns
ns
(O) VCLKO
(O) VDATA
VALID
VALID
VALID
VALID
VALID
t VDATA_DMM_OH
t VDATA_DMM_D
(O) CTRL
VALID
t CTRL_DMM_OH
t CTRL_DMM_D
Figure 33. Multiplexed Philips Video—Decode and Master Pixel (YCrCb) Transfer Timing
Table XXX. Multiplexed Philips Video—Decode and Slave Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_DSM_D
tVDATA_DSM_OH
tCTRL_DSM_S
tCTRL_DSM_H
VDATA Bus, Decode Slave Multiplexed Philips, Delay
VDATA Bus, Decode Slave Multiplexed Philips, Output Hold
CTRL Signals, Decode Slave Multiplexed Philips, Setup
CTRL Signals, Decode Slave Multiplexed Philips, Hold
N/A
2
2
42
14
N/A
N/A
N/A
ns
ns
ns
ns
(O) VCLKO
(O) VDATA
VALID
VALID
t VDATA_DSM_OH
t VDATA_DSM_D
(I) CTRL
VALID
VALID
t CTRL_DSM_S
t CTRL_DSM_H
Figure 34. Multiplexed Philips Video—Decode and Slave Pixel (YCrCb) Transfer Timing
REV. 0
–43–
ADV601
Table XXXI. Multiplexed Philips Video —Encode and Master Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_EMM_S
tVDATA_EMM_H
tCTRL_EMM_D
tCTRL_EMM_OH
VDATA Bus, Encode Master Multiplexed Philips, Setup
VDATA Bus, Encode Master Multiplexed Philips, Hold
CTRL Signals, Encode Master Multiplexed Philips, Delay
CTRL Signals, Encode Master Multiplexed Philips, Output Hold
2
5
N/A
20
N/A
N/A
33
N/A
ns
ns
ns
ns
(I) VCLK
VALID
(I) VDATA
VALID
t VDATA_EMM_S
(O) CTRL
t VDATA_EMM_H
ASSERTED
ASSERTED
t CTRL_EMM_OH
t CTRL_EMM_D
Figure 35. Multiplexed Philips Video—Encode and Master Pixel (YCrCb) Transfer Timing
Table XXXII. Multiplexed Philips Video—Encode and Slave Pixel (YCrCb) Timing Parameters
Parameter
Description
Min
Max
Unit
tVDATA_ESM_S
tVDATA_ESM_H
tCTRL_ESM_S
tCTRL_ESM_H
VDATA Bus, Encode Slave Multiplexed Philips Mode, Setup
VDATA Bus, Encode Slave Multiplexed Philips Mode, Hold
CTRL Signals, Encode Slave Multiplexed Philips Mode, Setup
CTRL Signals, Encode Slave Multiplexed Philips Mode, Hold
2
5
30
30
N/A
N/A
N/A
N/A
ns
ns
ns
ns
(I) VCLK
(I) VDATA
VALID
VALID
t VDATA_ESM_S
(I) CTRL
t VDATA_ESM_H
ASSERTED
ASSERTED
t CTRL_ESM_S
t CTRL_ESM_H
Figure 36. Multiplexed Philips Video—Encode and Slave Pixel (YCrCb) Transfer Timing
–44–
REV. 0
ADV601
Host Interface (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Register Timing
The diagrams in this section show transfer timing for host read and write accesses to all of the ADV601’s direct registers, except the
Compressed Data register. Accesses to the Indirect Address, Indirect Register Data, and Interrupt Mask/Status registers are slower
than access timing for the Compressed Data register. For information on access timing for the Compressed Data direct register, see
the Host Interface (Compressed Data) Register Timing section. Note that for accesses to the Indirect Address, Indirect Register
Data and Interrupt Mask/Status registers, your system MUST observe ACK and RD or WR assertion timing.
Table XXXIII. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Read Timing Parameters
Parameter
Description
Min
tRD_D_RDC
tRD_D_PWA
tRD_D_PWD
tADR_D_RDS
tADR_D_RDH
tDATA_D_RDD
tDATA_D_RDOH
tRD_D_WRT
tACK_D_RDD
tACK_D_RDOH
RD Signal, Direct Register, Read Cycle Time (at 27 MHz VCLK)
RD Signal, Direct Register, Pulse Width Asserted (at 27 MHz VCLK)
RD Signal, Direct Register, Pulse Width Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Read Setup
ADR Bus, Direct Register, Read Hold
DATA Bus, Direct Register, Read Delay
DATA Bus, Direct Register, Read Output Hold (at 27 MHz VCLK)
WR Signal, Direct Register, Read-to-Write Turnaround (at 27 MHz VCLK)
ACK Signal, Direct Register, Read Delayed 27 MHz VCLK)
ACK Signal, Direct Register, Read Output Hold (at 27 MHz VCLK)
1
N/A
N/A1
5
2
2
N/A
13
48.74
8.6
11
Max
Unit
N/A
N/A
N/A
N/A
N/A
171.62, 3
N/A
N/A
287.15, 6
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
RD input must be asserted (low) until ACK is asserted (low).
2
Maximum tDATA_D_RDD varies with VCLK according to the formula: t DATA_D_RDD (MAX) = 4 (VCLK Period) +16.
3
During STATS_R deasserted (low) conditions, t DATA_D_RDD may be as long as 52 VCLK periods.
4
Minimum tRD_D_WRT varies with VCLK according to the formula: t RD_D_WRT (MIN) = 1.5 (VCLK Period) –4.1.
5
Maximum tACK_D_RDD varies with VCLK according to formula: t ACK_D_RDD (MAX) = 7 (VCLK Period) +14.8.
6
During STATS_R deasserted (low) conditions, t ACK_D_RDD may be as long as 52 VCLK periods.
tRD_D_RDC
(I) RD
t RD_D_PWD
tRD_D_PWA
(I) ADR, BE, CS
VALID
tADR_D_RDS
VALID
tADR_D_RDH
VALID
(O) DATA
tDATA_D_RDD
VALID
tDATA_D_RDOH
(I) WR
tRD_D_WRT
(O) ACK
tACK_D_RDD
tACK_D_RDOH
Figure 37. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Read Transfer Timing
REV. 0
–45–
ADV601
Table XXXIV. Host (Indirect Address, Indirect Data, and Interrupt Mask/Status) Write Timing Parameters
Parameter
Description
Min
Max
Unit
tWR_D_WRC
tWR_D_PWA
tWR_D_PWD
tADR_D_WRS
tADR_D_WRH
tDATA_D_WRS
tDATA_D_WRH
tWR_D_RDT
tACK_D_WRD
tACK_D_WROH
WR Signal, Direct Register, Write Cycle Time (at 27 MHz VCLK)
WR Signal, Direct Register, Pulse Width Asserted (at 27 MHz VCLK)
WR Signal, Direct Register, Pulse Width Deasserted (at 27 MHz VCLK)
ADR Bus, Direct Register, Write Setup
ADR Bus, Direct Register, Write Hold
DATA Bus, Direct Register, Write Setup
DATA Bus, Direct Register, Write Hold
WR Signal, Direct Register, Read Turnaround (After a Write) (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Delay (at 27 MHz VCLK)
ACK Signal, Direct Register, Write Output Hold
N/A1
N/A1
5
2
2
–20
0
35.62
8.6
11
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
182.13, 4
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
WR input must be asserted (low) until ACK is asserted (low).
2
Minimum tWR_D_RDT varies with VCLK according to the formula: t WR_D_RDT (MIN) = 0.8 (VCLK Period) +7.4.
3
Maximum tWR_D_WRD varies with VCLK according to the formula: t ACK_D_WRD (MAX) = 4.3 (VCLK Period) +14.8.
4
During STATS_R deasserted (low) conditions, t ACK_D_WRD may be as long as 52 VCLK periods.
tWR_D_WRC
(I) WR
tWR_D_PWD
tWR_D_PWA
(I) ADR, BE, CS
VALID
tADR_D_WRS
VALID
tADR_D_WRH
VALID
(I) DATA
tDATA_D_WRS
VALID
tDATA_D_WRH
(I) RD
tWR_D_RDT
(O) ACK
tACK_D_WRD
tACK_D_WROH
Figure 38. Host (Indirect Address, Indirect Register Data, and Interrupt Mask/Status) Write Transfer Timing
–46–
REV. 0
ADV601
Host Interface (Compressed Data) Register Timing
The diagrams in this section show transfer timing for host read and write transfers to the ADV601’s Compressed Data register. Accesses to the Compressed Data register are faster than access timing for the Indirect Address, Indirect Register Data, and Interrupt
Mask/Status registers. For information on access timing for the other registers, see the Host Interface (Indirect Address, Indirect
Register Data, and Interrupt Mask/Status) Register Timing section. Also note that as long as your system observes the RD or WR
signal assertion timing, your system does NOT have to wait for the ACK signal between new compressed data addresses.
Table XXXV. Host (Compressed Data) Read Timing Parameters
Parameter
Description
Min
Max
Unit
tRD_CD_RDC
tRD_CD_PWA
tRD_CD_PWD
tADR_CD_RDS
tADR_CD_RDH
tDATA_CD_RDD
tDATA_CD_RDOH
tACK_CD_RDD
tACK_CD_RDOH
RD Signal, Compressed Data Direct Register, Read Cycle Time
RD Signal, Compressed Data Direct Register, Pulse Width Asserted
RD Signal, Compressed Data Direct Register, Pulse Width Deasserted
ADR Bus, Compressed Data Direct Register, Read Setup
ADR Bus, Compressed Data Direct Register, Read Hold (at 27 MHz VCLK)
DATA Bus, Compressed Data Direct Register, Read Delay
DATA Bus, Compressed Data Direct Register, Read Output Hold
ACK Signal, Compressed Data Direct Register, Read Delay
ACK Signal, Compressed Data Direct Register, Read Output Hold
28
10
10
2
2
N/A
18
N/A
9
N/A
N/A
N/A
N/A
N/A
10
N/A
18
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
tRD_CD_RDC
(I) RD
tRD_CD_PWA
(I) ADR, BE, CS
VALID
VALID
tADR_CD_RDS
(O) DATA
tRD_CD_PWD
tADR_CD_RDH
VALID
VALID
tDATA_CD_RDOH
tDATA_CD_RDD
(O) ACK
tACK_CD_RDOH
tACK_CD_RDD
Figure 39. Host (Compressed Data) Read Transfer Timing
REV. 0
–47–
ADV601
Table XXXVI. Host (Compressed Data) Write Timing Parameters
Parameter
Description
Min
Max
Unit
tWR_CD_WRC
tWR_CD_PWA
tWR_CD_PWD
tADR_CD_WRS
tADR_CD_WRH
tDATA_CD_WRS
tDATA_CD_WRH
tACK_CD_WRD
tACK_CD_WROH
WR Signal, Compressed Data Direct Register, Write Cycle time
WR Signal, Compressed Data Direct Register, Pulse Width Asserted
WR Signal, Compressed Data Direct Register, Pulse Width Deasserted
ADR Bus, Compressed Data Direct Register, Write Setup
ADR Bus, Compressed Data Direct Register, Write Hold
DATA Bus, Compressed Data Direct Register, Write Setup
DATA Bus, Compressed Data Direct Register, Write Hold
ACK Signal, Compressed Data Direct Register, Write Delay
ACK Signal, Compressed Data Direct Register, Write Output Hold
28
10
10
2
2
2
2
N/A
9
N/A
N/A
N/A
N/A
N/A
N/A
N/A
19
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
tWR_CD_WRC
(I) WR
tWR_CD_PWD
tWR_CD_PWA
(I) ADR, BE, CS
VALID
VALID
tADR_CD_WRS
tADR_CD_WRH
(I) DATA
VALID
VALID
tDATA_CD_WRS tDATA_CD_WRH
(O) ACK
tACK_CD_WRD
tACK_CD_WROH
Figure 40. Host (Compressed Data) Write Transfer Timing
–48–
REV. 0
ADV601
DSP Interface Timing
The diagram in this section shows transfer timing for one set of video statistics and calculated bin widths as they pass through the
ADV601’s DSP interface. Whenever an ADV601’s serial port is inactive, the codec’s TXD pin is three-stated and the codec ignores
the state of the RXD pin. Figure 41 illustrates the ADV601 serial interface’s signal, sample and frame relationships for the transmit
and receive modes.
Table XXXVII. DSP Read and Write Transfer Timing Parameters
Parameter
Description
Min
Max
Unit
tTCLK_DIRQ_D
tTCLK_DIRQ_OH
tVCLK_TCLK_D
tTCLK_TF_D
tTCLK_TF_OH
tTCLK_TXD_D
tTCLK_TXD_OH
tTCLK_RF_S
tTCLK_RF_H
tTCLK_RXD_S
tTCLK_RXD_H
DIRQ Signal, Transfer-Receive Cycle Start, Delay
DIRQ Signal, Transfer-Receive Cycle End, Output Hold
TCLK Signal, Referenced to VCLK, Delay
TF Signal, Transfer Frame Reference to TCLK, Delay
TF Signal, Transfer Frame Reference to TCLK, Output Hold
TXD Sample, Transfer Data, Delay (at 27 MHz VCLK)
TXD Sample, Transfer Data, Output Hold
RF Signal, Receive Frame Referenced to TCLK, Setup
RF Signal, Receive Frame Referenced to TCLK, Hold
RXD Sample, Receive Data, Setup
RXD Sample, Receive Data, Hold (at 27 MHz VCLK)
N/A
3
N/A
N/A
2
N/A
2
2
105
2
16.82
4
N/A
11
3
N/A
24.21
N/A
N/A
N/A
N/A
N/A
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
NOTES
1
Maximum tTCLK_TXD_D varies with VCLK according to the formula: t TCLK_TXD_D (MAX) = 0.5 (VCLK Period) +4.7.
2
Minimum tTCLK_RXD_H varies with VCLK according to the formula: t TCLK_RXD_H (MIN) = 1.5 (VCLK Period) –36.
(O) DIRQ
tTCLK_DIRQ_OH
tTCLK_DIRQ_D
(I) VCLK
tVCLK_TCLK_D
TCLK PERIOD = 4 · VCLK PERIOD
(O) TCLK
(O) TF
tTCLK_TF_D
tTCLK_TF_OH
DSP CALCULATES BIN WIDTHS
FROM VIDEO STATISTICS
(O) TXD
tTCLK_TXD_OH
tTCLK_TXD_D
(I) RF
FIFTY-TWO 16-BIT WORDS TRANSFERRED BY THE ADV601
-- ADV601 REGISTERS 0x06 AND 0x80 THROUGH 0xB2
tTCLK_RF_S
tTCLK_RF_H
(I) RXD
tTCLK_RXD_S
tTCLK_RXD_H
EIGHTY-FOUR 16-BIT WORDS TRANSFERRED BY THE DSP
-- ADV601 REGISTERS 0x100 THROUGH 0x153
Figure 41. DSP Read and Write Transfer Timing
REV. 0
–49–
ADV601
PINOUTS
Pin
Pin
Name
Pin
Type
Pin
Pin
Name
Pin
Type
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
DATA4
DATA3
DATA2
DATA1
DATA0
VDD
GND
RD
WR
CS
ADR1
ADR0
GND
BE3
BE2
BE1
BE0
GND
RESET
VDD
ACK
VDD
GND
HIRQ
LCODE
FIFO_ERR
FIFO_STP
FIFO_SRQ
STATS_R
VDD
DIRQ
TXD
TF
TCLK
GND
RXD
RF
GND
VDD
DADR8
DADR7
DADR6
DADR5
DADR4
DADR3
VDD
GND
DADR2
DADR1
DADR0
VDD
GND
RAS
CAS
WE
I/O
I/O
I/O
I/O
I/O
POWER
GROUND
I
I
I
I
I
GROUND
I
I
I
I
GROUND
I
POWER
O
POWER
GROUND
O
O
O
O
O
O
POWER
O
O
O
O
GROUND
I
I
GROUND
POWER
O
O
O
O
O
O
POWER
GROUND
O
O
O
POWER
GROUND
O
O
O
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
GND
VDD
GND
VDD
DDAT15
DDAT14
DDAT13
GND
DDAT12
DDAT11
DDAT10
DDAT9
GND
VDD
DDAT8
DDAT7
DDAT6
DDAT5
GND
VDD
DDAT4
DDAT3
DDAT2
DDAT1
DDAT0
GND
VDATA19
VDATA18
VDATA17
VDATA16
VDATA15
VDATA14
VDD
GND
VDATA13
VDATA12
VDATA11
VDATA10
VDD
CREF
GND
ENC
VCLKO
VDD
XTAL
VCLK
GND
FIELD
HSYNC
VSYNC
GND
VDD
VDATA9
VDATA8
VDATA7
GROUND
POWER
GROUND
POWER
I/O
I/O
I/O
GROUND
I/O
I/O
I/O
I/O
GROUND
POWER
I/O
I/O
I/O
I/O
GROUND
POWER
I/O
I/O
I/O
I/O
I/O
GROUND
I/O
I/O
I/O
I/O
I/O
I/O
POWER
GROUND
I/O
I/O
I/O
I/O
POWER
I/O
GROUND
O
O
POWER
I
I
GROUND
I OR O
I OR O
I OR O
GROUND
POWER
I/O
I/O
I/O
–50–
Pin
Pin
Name
Pin
Type
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
VDATA6
GND
VDD
VDATA5
VDATA4
VDATA3
VDATA2
VDATA1
VDATA0
GND
DATA31
DATA30
DATA29
DATA28
VDD
GND
DATA27
DATA26
DATA25
DATA24
GND
DATA23
DATA22
DATA21
DATA20
GND
VDD
DATA19
DATA18
DATA17
DATA16
GND
GND
VDD
GND
VDD
DATA15
DATA14
DATA13
GND
DATA12
DATA11
DATA10
DATA9
GND
VDD
DATA8
DATA7
DATA6
DATA5
I/O
GROUND
POWER
I/O
I/O
I/O
I/O
I/O
I/O
GROUND
I/O
I/O
I/O
I/O
POWER
GROUND
I/O
I/O
I/O
I/O
GROUND
I/O
I/O
I/O
I/O
GROUND
POWER
I/O
I/O
I/O
I/O
GROUND
GROUND
POWER
GROUND
POWER
I/O
I/O
I/O
GROUND
I/O
I/O
I/O
I/O
GROUND
POWER
I/O
I/O
I/O
I/O
REV. 0
ADV601
PIN CONFIGURATION
121 DATA31
122 DATA30
123 DATA29
124 DATA28
125 VDD
126 GND
127 DATA27
128 DATA26
129 DATA25
130 DATA24
131 GND
132 DATA23
133 DATA22
134 DATA21
135 DATA20
136 GND
137 VDD
138 DATA19
140 DATA17
139 DATA18
141 DATA16
142 GND
144 VDD
143 GND
145 GND
146 VDD
147 DATA15
149 DATA13
148 DATA14
150 GND
151 DATA12
152 DATA11
153 DATA10
154 DATA9
156 VDD
155 GND
158 DATA7
157 DATA8
160 DATA5
159 DATA6
.
120 GND
DATA4
1
DATA3
2
DATA2
3
118 VDATA1
DATA1
4
117 VDATA2
DATA0
5
116 VDATA3
VDD
6
115 VDATA4
GND
7
114 VDATA5
RD
WR
8
113 VDD
9
112 GND
PIN 1
IDENTIFIER
119 VDATA0
CS 10
111 VDATA6
ADR1 11
110 VDATA7
ADR0 12
109 VDATA8
GND 13
108 VDATA9
BE3 14
107 VDD
BE2 15
106 GND
BE1 16
105 VSNYC
BE0 17
104 HSNYC
GND 18
103 FIELD
RESET 19
VDD 20
ACK 21
VDD 22
ADV601
102 GND
PQFP
TOP VIEW
(Pins Down)
100 XTAL
101 VCLK
99 VDD
GND 23
98 VCLKO
HIRQ 24
97 ENC
LCODE 25
96 GND
FIFO_ERR 26
95 CREF
FIFO_STP 27
94 VDD
FIFO_SRQ 28
93 VDATA10
STATS_R 29
92 VDATA11
VDD 30
91 VDATA12
DIRQ 31
90 VDATA13
TXD 32
89 GND
TF 33
88 VDD
TCLK 34
87 VDATA14
GND 35
86 VDATA15
RXD 36
85 VDATA16
RF 37
84 VDATA17
GND 38
83 VDATA18
VDD 39
82 VDATA19
81 GND
REV. 0
–51–
DDAT0 80
DDAT1 79
DDAT2 78
DDAT3 77
DDAT4 76
VDD 75
GND 74
DDAT5 73
DDAT6 72
DDAT7 71
DDAT8 70
VDD 69
GND 68
DDAT9 67
DDAT10 66
DDAT11 65
GND 63
DDAT12 64
DDAT13 62
DDAT14 61
VDD 59
DDAT15 60
GND 58
VDD 57
GND 56
WE 55
CAS 54
RAS 53
GND 52
VDD 51
DADR0 50
DADR1 49
GND 47
DADR2 48
VDD 46
DADR3 45
DADR4 44
DADR5 43
DADR6 42
DADR7 41
DADR8 40
ADV601
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
160-Lead PQFP
(S-160)
1.106 (28.10)
1.102 (28.00) TYP SQ
1.098 (27.90)
0.160 (4.07)
MAX
0.041 (1.03)
0.035 (0.88) TYP
0.029 (0.73)
C3041–12–4/97
1.238 (31.45)
1.228 (31.20) TYP SQ
1.219 (30.95)
120
121
81
80
1.008 (25.60)
0.998 (25.35) TYP SQ
0.988 (25.10)
TOP VIEW
(PINS DOWN)
SEATING
PLANE
PIN 1
0.004 (0.10)
MAX
160
41
40
1
0.010 (0.25)
MIN
0.028 (0.72)
0.026 (0.65) TYP LEAD
0.023 (0.58) PITCH
0.145 (3.67)
0.135 (3.42) TYP
0.125 (3.17)
0.015 (0.38)
0.012 (0.30) TYP LEAD
0.009 (0.22) WIDTH
ORDERING GUIDE
Part Number
Ambient Temperature Range1
Package Description
Package Option2
ADV601JS
0°C to +70°C
160-Lead PQFP
S-160
PRINTED IN U.S.A.
NOTES
1
J = Commercial temperature range (0°C to +70°C).
2
S = PQFP (Plastic Quad Flatpack).
–52–
REV. 0