DATA SHEET MPC92432 Freescale Semiconductor Technical Data Rev 2, 06/2005 1360 MHz Dual Output LVPECL 1360 MHz Dual Output LVPECL Clock Clock Synthesizer Synthesizer The MPC92432 is a 3.3 V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-range to high-performance telecom, networking, and computing applications. With output frequencies from 21.25 MHz to 1360 MHz and the support of two differential PECL output signals, the device meets the needs of the most demanding clock applications. MPC92432 MPC92432 1360 MHz LOW VOLTAGE CLOCK SYNTHESIZER Features • • • • • • • • • • • • • • 21.25 MHz to 1360 MHz synthesized clock output signal Two differential, LVPECL-compatible high-frequency outputs Output frequency programmable through 2-wire I2C bus or parallel interface On-chip crystal oscillator for reference frequency generation Alternative LVCMOS compatible reference clock input Synchronous clock stop functionality for both outputs LOCK indicator output (LVCMOS) LVCMOS compatible control inputs Fully integrated PLL 3.3-V power supply 48-lead LQFP 48-lead Pb-free package available SiGe Technology Ambient temperature range: –40°C to +85°C FA SUFFIX(1) 48-LEAD LQFP PACKAGE CASE 932-03 AE SUFFIX(2) 48-LEAD LQFP PACKAGE Pb-FREE PACKAGE CASE 932-03 Applications • Programmable clock source for server, computing, and telecommunication systems • Frequency margining • Oscillator replacement Functional Description The MPC92432 is a programmable high-frequency clock source (clock synthesizer). The internal PLL generates a highfrequency output signal based on a low-frequency reference signal. The frequency of the output signal is programmable and can be changed on the fly for frequency margining purpose. The internal crystal oscillator uses the external quartz crystal as the basis of its frequency reference. Alternatively, a LVCMOS compatible clock signal can be used as a PLL reference signal. The frequency of the internal crystal oscillator is divided by a selectable divider and then multiplied by the PLL. The VCO within the PLL operates over a range of 1360 to 2720 MHz. Its output is scaled by a divider that is configured by either the I2C or parallel interfaces. The crystal oscillator frequency fXTAL, the PLL predivider P, the feedback-divider M, and the PLL post-divider N determine the output frequency. The feedback path of the PLL is internal. The PLL post-divider N is configured through either the I2C or the parallel interfaces, and can provide one of six division ratios (2, 4, 8, 16, 32, 64). This divider extends the performance of the part while providing a 50% duty cycle. The high-frequency outputs, QA and QB, are differential and are capable of driving a pair of transmission lines terminated 50 Ω to VCC – 2.0 V. The second high-frequency output, QB, can be configured to run at either 1x or 1/2x of the clock frequency or the first output (QA). The positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize noise induced jitter. The configuration logic has two sections: I2C and parallel. The parallel interface uses the values at the M[9:0], NA[2:0], NB, and P parallel inputs to configure the internal PLL dividers. The parallel programming interface has priority over the serial I2C interface. The serial interface is I2C compatible and provides read and write access to the internal PLL configuration registers. The lock state of the PLL is indicated by the LVCMOS-compatible LOCK output. 1. FA suffix: leaded terminations. 2. AE suffix: lead-free, EPP and RoHS-compliant. IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer MPC92432 © Freescale Semiconductor, Inc., has 2005. All rights reserved. Freescale Timing Solutions Organization been acquired by Integrated Device Technology, Inc 1 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer REF_CLK XTAL1 XTAL2 fQA ÷NA fVCO PLL ÷P fREF XTAL NETCOM QA fQB ÷NB QB REF_SEL ÷M TEST_EN SDA ADR[1:0] PLL Configuration Registers PLOAD I2C Control SCL LOCK M[9:0] NA[2:0] NB P CLK_STOPx BYPASS MR VCC NB VCC QA QA GND VCC QB QB GND LOCK TEST_EN Figure 1. MPC92432 — Generic Logic Diagram 36 35 34 33 32 31 30 29 28 27 26 25 GND 37 24 M9 NA2 38 23 M8 M7 39 22 NA0 40 21 M6 PLOAD 41 20 M5 VCC 42 19 GND MR 43 18 M4 SDA 44 17 M3 SCL 45 16 M2 ADR1 46 15 M1 ADR0 47 14 M0 P 48 13 VCC MPC92432 12 XTAL2 11 XTAL1 10 CLK_STOPB 9 CLK_STOPA 8 GND 7 REF_CLK 6 REF_SEL 5 VCC_PLL 4 VCC 3 GND 2 BYPASS 1 VCC NA1 It is recommended to use an external RC filter for the analog VCC_PLL supply pin. Please see the application section for details. Figure 2. 48-Lead Package Pinout (Top View) MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 2 2 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 1. Signal Configuration Pin I/O Type Function XTAL1, XTAL2 Input Analog Crystal oscillator interface REF_CLK Input LVCMOS PLL external reference input REF_SEL Input LVCMOS Selects the reference clock input QA Output Differential LVPECL High frequency clock output QB Output Differential LVPECL High frequency clock output LOCK Output LVCMOS PLL lock indicator M[9:0] Input LVCMOS PLL feedback divider configuration NA[2:0] Input LVCMOS PLL post-divider configuration for output QA NB Input LVCMOS PLL post-divider configuration for output QB P Input LVCMOS PLL pre-divider configuration P_LOAD Input LVCMOS Selects the programming interface SDA I/O LVCMOS I2C data SCL Input LVCMOS I2C clock ADR[1:0] Input LVCMOS Selectable two bits of the I2C slave address BYPASS Input LVCMOS Selects the static circuit bypass mode TEST_EN Input LVCMOS Factory test mode enable. This input must be set to logic low level in all applications of the device. CLK_STOPx Input LVCMOS Output Qx disable in logic low state MR Input LVCMOS Device master reset GND Supply Ground Negative power supply VCC_PLL Supply VCC Positive power supply for the PLL (analog power supply). It is recommended to use an external RC filter for the analog power supply pin VCC_PLL. VCC Supply VCC Positive power supply for I/O and core IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 3 MPC92432 MPC92432 3 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 2. Function Table Control Default(1) 0 1 Inputs REF_SEL M[9:0] NA[2:0] 1 01 1111 0100b(2) Selects REF_CLK input as PLL reference clock Selects the XTAL interface as PLL reference clock PLL feedback divider (10-bit) parallel programming interface 010 PLL post-divider parallel programming interface. See Table 9 NB 0 PLL post-divider parallel programming interface. See Table 10 P 1 PLL pre-divider parallel programming interface. See Table 8 PLOAD 0 Selects the parallel programming interface. The Selects the serial (I2C) programming interface. The internal PLL divider settings (M, NA, NB and P) are internal PLL divider settings (M, NA, NB and P) are equal to the setting of the hardware pins. Leaving set and read through the serial interface. the M, NA, NB and P pins open (floating) results in a default PLL configuration with fOUT = 250 MHz. See application/programming section. ADR[1:0] 00 Address bit = 0 SDA, SCL Address bit = 1 See Programming the MPC92432 BYPASS 1 PLL function bypassed fQA = fREF ÷ NA and fQB = fREF÷ (NA · NB) PLL function enabled fQA = (fREF ÷ P) · M ÷ NA and fQB = (fREF ÷ P) · M ÷ (NA · NB) TEST_EN 0 Application mode. Test mode disabled. Factory test mode is enabled CLK_STOPx 1 Output Qx is disabled in logic low state. Synchronous disable is only guaranteed if NB = 0. Output Qx is synchronously enabled MR The device is reset. The output frequency is zero The PLL attempts to lock to the reference signal. and the outputs are asynchronously forced to logic The tLOCK specification applies. low state. After releasing reset (upon the rising edge of MR and independent on the state of PLOAD), the MPC92432 reads the parallel interface (M, NA, NB and P) to acquire a valid startup frequency configuration. See application/programming section. Outputs LOCK PLL is not locked PLL is frequency locked 1. Default states are set by internal input pull-up or pull-down resistors of 75 kΩ. 2. If fREF = 16 MHz, the default configuration will result in a output frequency of 250 MHz. MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 4 4 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 3. General Specifications Symbol Characteristics Min Typ Max Output Termination Voltage MM ESD Protection (Machine Model) 200 V HBM ESD Protection (Human Body Model) 2000 V 200 LU Latch-Up Immunity CIN Input Capacitance θJA LQFP 48 Thermal Resistance Junction to Ambient JESD 51-3, single layer test board LQFP 48 Thermal Resistance Junction to Case Condition V mA 4.0 JESD 51-6, 2S2P multilayer test board θJC VCC – 2 Unit VTT pF Inputs 69 64 °C/W Natural convection °C/W 200 ft/min 53 50 °C/W Natural convection °C/W 200 ft/min TBD TBD °C/W MIL-SPEC 883E Method 1012.1 Min Max Unit Table 4. Absolute Maximum Ratings(1) Symbol VCC VIN VOUT IIN IOUT TS Characteristics Supply Voltage –0.3 3.9 V (2) –0.3 VCC + 0.3 V DC Output Voltage –0.3 VCC + 0.3 V ±20 mA ±50 mA 125 °C DC Input Voltage DC Input Current DC Output Current Storage Temperature –65 Condition 1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied. 2. All input pins including SDA and SCL pins. IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 5 MPC92432 MPC92432 5 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 5. DC Characteristics (VCC = 3.3 V ± 5%, TJ = –40°C to +85°C) Symbol Characteristics Min Typ Max Unit Condition LVCMOS Control Inputs (M[9:0], N[2:0], ADDR[1:0], NB, P, CLK_STOPx, BYPASS, MR, REF_SEL, TEST_EN, PLOAD) VIH Input High Voltage VIL Input Low Voltage IIN 2.0 (1) Input Current VCC + 0.3 V LVCMOS 0.8 V LVCMOS ±200 µA VIN = VCC or GND VCC + 0.3 V LVCMOS LVCMOS I2C Inputs (SCL, SDA) VIH Input High Voltage VIL Input Low Voltage 0.8 V IIN Input Current ±10 µA 2.0 LVCMOS Output (LOCK) VOH Output High Voltage VOL Output Low Voltage 2.4 V IOH = –4 mA 0.4 V IOL = 4 mA 0.4 V IOL = 4 mA I2C Open Drain Output (SDA) VOL Input Low Voltage Differential Clock Output QA, QB (2) VOH Output High Voltage VCC–1.02 VCC–0.74 V LVPECL VOL Output Low Voltage VCC–1.95 VCC–1.60 V LVPECL 1.0 V Maximum PLL Supply Current 10 mA VCC_PLL Pins Maximum Supply Current 150 mA All VCC Pins VO(P-P) Output Peak-to-Peak Voltage 0.5 0.6 Supply Current ICC_PLL ICC 1. Inputs have pull-down resistors affecting the input current. 2. Outputs terminated 50 Ω to VTT = VCC–2 V. MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 6 6 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 6. AC Characteristics (VCC = 3.3 V ± 5%, TJ = –40°C to +85°C)(1) Symbol Characteristics Min Typ Max Unit 16 fXTAL Crystal Interface Frequency Range 15 20 MHz fREF FREF_EXT Reference Frequency Range 15 20 MHz fVCO VCO Frequency Range(2) 1360 2720 MHz 680 340 170 85 42.5 21.25 1360 680 340 170 85 42.5 MHz MHz MHz MHz MHz MHz 0.4 MHz (3) fMAX Output Frequency fSCL Serial Interface (I2C) Clock Frequency 0 Minimum Pulse Width (P_LOAD) 50 tP,MIN DC tSK(O) N = ÷2 N = ÷4 N = ÷8 N = ÷16 N = ÷32 N = ÷64 Output Duty Cycle 45 Output-to-Output Skew ns 50 55 % 38 96 ps ps 0.05 0.3 ns 250 ns NB = 0 (fQA = fQB) NB = 1 (fQA = 2 · fQB) tr, tf Output Rise/Fall Time (QA, QB) tr, tf Output Rise/Fall Time (SDA) Condition 20% to 80% CL = 400 pF tP_EN Output Enable Time (CLKSTOPx to QA, QB) 0 2 · TQx TQx = Output period tP_DIS Output Disable Time (CLKSTOPx to QA, QB) 0 1.5 · TQx TQx = Output period tJIT(CC) Cycle-to-Cycle Jitter (RMS 1σ) (4) tJIT(PER) Period Jitter (RMS 1σ)(5) BW tLOCK PLL Closed Loop Bandwidth(6) N = ÷2, ÷4, ÷8 N = ÷16 N = ÷32 N = ÷64 N = ÷128 15 37 32 50 85 ps ps ps ps ps N = ÷2, ÷4 N = ÷8 N = ÷16 N = ÷32 N = ÷64 N = ÷128 10 13 24 34 60 85 ps ps ps ps ps ps P=2 P=4 250 – 700 125 – 400 Maximum PLL Lock Time kHz kHz 10 ms 1. AC characteristics apply for parallel output termination of 50 Ω to VTT. 2. The input frequency fXTAL, the PLL divider M and P must match the VCO frequency range: fVCO = fXTAL · M ÷ P. The feedback divider M is limited to 170 <= M <= 340 (for P = 2) and 340 <= M <= 680 (for P = 4) for stable PLL operation. 3. Output frequency for QA, QB if NB = 0. With NB = 1 the QB output frequency is half of the QA output frequency. 4. Maximum cycle jitter measured at the lowest VCO frequency. Figure 8 shows the cycle jitter vs. frequency characteristics. 5. Maximum cycle period measured at the lowest VCO frequency. Figure 9 shows the period jitter vs. frequency characteristics. 6. –3 dB point of PLL transfer characteristics. IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 7 MPC92432 MPC92432 7 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM APPLICATION INFORMATION Output Frequency Configuration The MPC92432 is a programmable frequency source (synthesizer) and supports an output frequency range of 21.25 – 1360 MHz. The output frequency fOUT is a function of the reference frequency fREF and the three internal PLL dividers P, M, and N. fOUT can be represented by this formula: fOUT = (fREF ÷ P) · M ÷ (NA, B) (1) The M, N and P dividers require a configuration by the user to achieve the desired output frequency. The output divider, NA, determines the achievable output frequency range (see Table 7). The PLL feedback-divider M is the frequency multiplication factor and the main variable for frequency synthesis. For a given reference frequency fREF, the PLL feedback-divider M must be configured to match the specified VCO frequency range in order to achieve a valid PLL configuration: fVCO = (fREF ÷ P) · M and (2) 1360 ≤ fVCO ≤ 2720 (3) The output frequency may be changed at any time by changing the value of the PLL feedback divider M. The smallest possible output frequency change is the synthesizer granularity G (difference in fOUT when incrementing or decrementing M). At a given reference frequency, G is a function of the PLL pre-divider P and post-divider N: G = fREF ÷ (P · NA,B) (4) The NB divider configuration determines if the output QB generates a 1:1 or 2:1 frequency copy of the QA output signal. The purpose of the PLL pre-divider P is to situated the PLL into the specified VCO frequency range fVCO (in combination with M). For a given output frequency, P = 4 results in a smaller output frequency granularity G, P = 2 results a larger output frequency granularity G and also increases the PLL bandwidth compared to the P = 2 setting. The following example illustrates the output frequency range of the MPC92432 using a 16-MHz reference frequency. Table 7. Frequency Ranges (fREF = 16 MHz) fOUT (QA) [MHz] 680 – 1360 340 – 680 170 – 340 NA NA = 2 NA = 4 NA = 8 85 – 170 NA = 16 42.5 – 85 NA = 32 21.25 – 42.5 NA = 64 Example Output Frequency Configuration If a reference frequency of 16 MHz is available, an output frequency at QA of 250 MHz and a small frequency granularity is desired, the following steps would be taken to identify the appropriate P, M, and N configuration: 1. Use Table 7 to select the output divider, NA, that matches the desired output frequency or frequency range. According to Table 7, a target output frequency of 250 MHz falls in the fOUT range of 170 to 340 MHz and requires to set NA = 8. 2. Calculate the VCO frequency fVCO = fOUT · NA, which is 2000 MHz in this example. 3. Determine the PLL feedback divider: M = fVCO ÷ P. The smallest possible output granularity in this example calculation is 500 kHz (set P = 4). M calculates to a value of 2000 ÷ 4 = 500. 4. Configure the MPC92432 with the obtained settings: M[9:0] = 0111110100b (binary number for M=500) 5. NA[2:0] = 010 (÷8 divider, see Table 9) P=1 (÷4 divider, see Table 8) NB = 0 (fOUT, QB = fOUT, QA) Use either parallel or serial interface to apply the setting. The I2C configuration byte for this examples are: PLL_H=01010010b and PLL_L=11110100b. See Table 14 and Table 15 for register maps. PLL Divider Configuration Table 8. Pre-PLL Divider P P Value 0 fREF ÷ 2 1 fREF ÷ 4 Table 9. Post-PLL Divider NA M P G [MHz] NA0 NA1 NA2 fOUT (QA) 170 – 340 2 4 0 0 0 fVCO ÷ 2 340 – 680 4 2 0 0 1 fVCO ÷ 4 170 – 340 2 2 0 1 0 fVCO ÷ 8 340 – 680 4 1 0 1 1 fVCO ÷ 16 170 – 340 2 1 1 0 0 fVCO ÷ 32 340 – 680 4 0.5 1 0 1 170 – 340 2 0.5 fVCO ÷ 64 340 – 680 4 0.25 Table 10. Post-PLL Divider NB 170 – 340 2 0.25 340 – 680 4 0.125 0 fOUT, QB = fOUT, QA 170 – 340 2 0.125 1 fOUT, QB = fOUT, QA ÷ 2 340 – 680 4 0.0625 NB MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 8 8 Value MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Programming the MPC92432 The MPC92432 has a parallel and a serial configuration interface. The purpose of the parallel interface is to directly configure the PLL dividers through hardware pins without the overhead of a serial protocol. At device startup, the device always obtains an initial PLL frequency configuration through the parallel interface. The parallel interface does not support reading the PLL configuration. The serial interface is I2C compatible. It allows reading and writing devices settings by accessing internal device registers. The serial interface is designed for host-controller access to the synthesizer frequency settings for instance in frequency-margining applications. Using the Parallel Interface The parallel interface supports write-access to the PLL frequency setting directly through 15 configuration pins (P, M[9:0], NA[2:0], and NB). The parallel interface must be enabled by setting PLOAD to logic low level. During PLOAD = 0, any change of the logical state of the P, M[9:0], NA[2:0], and NB pins will immediately affect the internal PLL divider settings, resulting in a change of the internal VCOfrequency and the output frequency. The parallel interface mode disables the I2C write-access to the internal registers; however, I2C read-access to the internal configuration registers is enabled. Upon startup, when the device reset signal is released (rising edge of the MR signal), the device reads its startup configuration through the parallel interface and independent on the state of PLOAD. It is recommended to provide a valid PLL configuration for startup. If the parallel interface pins are left open, a default PLL configuration will be loaded. After the low-to-high transition of PLOAD, the configuration pins have no more effect and the configuration registers are made accessible through the serial interface. Table 11. PLL Feedback-Divider Configuration (M) Feedback Divider M Pin Default 9 8 7 6 5 4 3 2 1 M8 M7 M6 M5 M4 M3 M2 M1 M0 0 1 1 1 1 1 0 1 0 0 Pin Default 1 0 NA2 NA1 NA0 0 1 1 N Configuration Latches M LOAD/GET PLL_L (R/W) PLL_H (R/W) 0x00 0x01 CMD (W) 0xF0 I2C Registers I2C Access Figure 3 illustrates the synthesizer register set. PLL_L and PLL_H store a PLL configuration and are fully accessible (Read/Write) by the I2C bus. CMD (Write only) accepts commands (LOAD, GET, INC, DEC) to update registers and for direct PLL frequency changes. Set the synthesizer frequency: Post-D. NB NB Pre-D. P P Pin NB Pin P 0 Default 1 Default Synthesizer – PLL P Figure 3. I2C Mode Register Set M9 2 Programming Model and Register Set The synthesizer contains two fully accessible configuration registers (PLL_L and PLL_H) and a write-only command register (CMD). Programming the synthesizer frequency through the I2C interface requires two steps: 1) writing a valid PLL configuration to the configuration registers and 2) loading the registers into the PLL by an I2C command. The PLL frequency is affected as a result of the second step. This two-step procedure can be performed by a single I2C transaction or by multiple, independent I2C transactions. An alternative way to achieve small PLL frequency changes is to use the increment or decrement commands of the synthesizer, which have an immediate effect on the PLL frequency. 0 Table 12. PLL Pre/Post-Divider Configuration (N, P) Post-D. NA PLOAD = 0 disables the I2C-write-access to the configuration registers and any data written into the register is ignored. However, the MPC92432 is still visible at the I2C interface and I2C transfers are acknowledged by the device. Read-access to the internal registers during PLOAD = 0 (parallel programming mode) is supported. Note that the device automatically obtains a configuration using the parallel interface upon the release of the device reset (rising edge of MR) and independent on the state of PLOAD. Changing the state of the PLOAD input is not supported when the device performs any transactions on the I2C interface. Using the I2C Interface PLOAD = 1 enables the programming and monitoring of the internal registers through the I2C interface. Device register access (write and read) is possible through the 2-wire interface using SDA (configuration data) and SCL (configuration clock) signals. The MPC92432 acts as a slave device at the I2C bus. For further information on I2C it is recommended to refer to the I2C bus specification (version 2.1). 1) Write the PLL_L and PLL_H registers with a new configuration (see Table 14 and Table 15 for register maps) 2) Write the LOAD command to update the PLL dividers by the current PLL_L, PLL_H content. Read the synthesizer frequency: 1) Write the GET commands to update the PLL_L, PLL_H registers by the PLL divider setting 2) Read the PLL_L, PLL_H registers through I2C Change the synthesizer frequency in small steps: 1) Write the INC or DEC command to change the PLL frequency immediately. Repeat at any time if desired. IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 9 MPC92432 MPC92432 9 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM LOAD and GET are inverse command to each other. LOAD updates the PLL dividers and GET updates the configuration registers. A fast and convenient way to change the PLL frequency is to use the INC (increment M) and DEC (decrement M) commands of the synthesizer. INC (DEC) directly increments (decrements) the PLL-feedback divider M and immediately changes the PLL frequency by the smallest step G (see Table 7 for the frequency granularity G). The INC and DEC commands are designed for multiple and rapid PLL frequency changes as required in frequency margining applications. INC and DEC do not require the user to update the PLL dividers by the LOAD command, INC and DEC do not update the PLL_L and PLL_H registers either (use LOAD for an initial PLL divider setting and, if desired, use GET to read the PLL configuration). Note that the synthesizer does not check any boundary conditions such as the VCO frequency range. Applying the INC and DEC commands could result in invalid VCO frequencies (VCO frequency beyond lock range). Register Maps Note that the LOAD command is required to update the PLL dividers by the content of both PLL_L and PLL_H registers. Register 0xF0 (CMD) is a write-only command register. The purpose of CMD is to provide a fast way to increase or decrease the PLL frequency and to update the registers. The register accepts four commands, INC (increment M), DEC (decrement M), LOAD and GET (update registers). It is recommended to write the INC, DEC commands only after a valid PLL configuration is achieved. INC and DEC only affect the M-divider of the PLL (PLL feedback). Applying INC and DEC commands can result in a PLL configuration beyond the specified lock range and the PLL may loose lock. The MPC92432 does not verify the validity of any commands such as LOAD, INC, and DEC. The INC and DEC commands change the PLL feedback divider without updating PLL_L and PLL_H. Table 16. CMD (0xF0): PLL Command (Write-Only) Command Op-Code INC xxxx0001b (0x01) Increase internal PLL frequency M:=M+1 DEC xxxx0010b (0x02) Decrease internal PLL frequency M:=M-1 LOAD xxxx0100b (0x04) Update the PLL divider config. PLL divider M, N, P:=PLL_L, PLL_H GET xxxx1000b (0x08) Update the configuration registers PLL_L, PLL_H:=PLL divider M, N, P Table 13. Configuration Registers Address Name Content Access 0x00 PLL_L Least significant 8 bits of M R/W 0x01 PLL_H Most significant 2 bits of M, P, NA, NB, and lock state R/W 0xF0 CMD Command register (write only) W only Description Bit 7 6 5 4 3 2 1 0 I2C — Register Access in Parallel Mode The MPC92432 supports the configuration of the synthesizer through the parallel interlace (PLOAD = 0) and serial interface (PLOAD = 1). Register contents and the divider configurations are not changed when the user switches from parallel mode to serial mode. However, when switching from serial mode to parallel mode, the PLL dividers immediately reflect the logical state of the hardware pins M[9:0], NA[2:0], NB, and P. Applications using the parallel interface to obtain a PLL configuration can use the serial interface to verify the divider settings. In parallel mode (PLOAD = 0), the MPC92432 allows read-access to PLL_L and PLL_H through I2C (if PLOAD = 0, the current PLL configuration is stored in PLL_L, PLL_H. The GET command is not necessary and also not supported in parallel mode). After changing from parallel to serial mode (PLOAD = 1), the last PLL configuration is still stored in PLL_L, PLL_H. The user now has full write and read access to both configuration registers through the I2C bus and can change the configuration at any time. Name M9 M8 NA2 NA1 NA0 NB P LOCK Table 17. PLL Configuration in Parallel and Serial Modes Register 0x00 (PLL_L) contains the least significant bits of the PLL feedback divider M. Table 14. PLL_L (0x00, R/W) Register Bit 7 6 5 4 3 2 1 0 Name M7 M6 M5 M4 M3 M2 M1 M0 Register content: M[7:0] PLL feedback-divider M, bits 7–0 Register 0x01 (PLL_H) contains the two most significant bits of the PLL feedback divider M, four bits to control the PLL post-dividers N and the PLL pre-divider P. The bit 0 in PLL_H register indicates the lock condition of the PLL and is set by the synthesizer automatically. The LOCK state is a copy of the PLL lock signal output (LOCK). A write-access to LOCK has no effect. Table 15. PLL_H (0x01, R/W) Register PLL Configuration Register content: M[9:8] PLL feedback-divider M, bits 9–8 M[9:0] NA[2:0] PLL post-divider NA, see Table 9 Parallel Serial (Registers PLL_L, PLL_H) Set pins M9–M0 M[9:0] (R/W) NA[2:0] Set pins NA2...NA0 NA[2:0] (R/W) PLL post-divider NB, see Table 10 NB Set pin NB NB (R/W) P PLL pre-divider P, see Table 8 P Set pin P P (R/W) LOCK Copy of LOCK output signal (read-only) LOCK status LOCK pin 26 LOCK (Read only) NB MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 10 10 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Programming the I2C Interface set by the user to avoid address conflicts of multiple MPC92432 devices on the same I2C bus. Table 18. I2C Slave Address Bit 7 6 5 4 3 2 1 0 Value 1 0 1 1 0 Pin ADR1 Pin ADR0 R/W Write Mode (R/W = 0) The configuration registers are written by the bus controller by the initiation of a write transfer with the MPC92432 slave address (first byte), followed by the address of the configuration register (second byte: 0x00, 0x01 or 0xF0), and the configuration data byte (third byte). This transfer may be followed by writing more registers by sending the configuration register address followed by one data byte. Each byte sent by the bus controller is acknowledged by the MPC92432. The transfer ends by a stop bit sent by the bus controller. The number of configuration data bytes and the write sequence are not restricted. The 7-bit I2C slave address of the MPC92432 synthesizer is a combination of a 5-bit fixed addresses and two variable bits which are set by the hardware pins ADR[1:0]. Bit 0 of the MPC92432 slave address is used by the bus controller to select either the read or write mode. ’0’ indicates a transmission (I2C-WRITE) to the MPC92432. ’1’ indicates a request for data (I2C-READ) from the synthesizer. The hardware pins ADR1 and ADR0 and should be individually Table 19. Complete Configuration Register Write Transfer 1 bit 7 bits 1 bit 1 bit 8 bits 1 bit 8 bits 1 bit 8 bits 1 bit 8 bits 1 bit 1 bit Start Slave address R/W ACK &PLL_H ACK Config-Byte 1 ACK &PLL_L ACK Config-Byte 2 ACK Stop 10110xx(1) 0 Slave Mast Master 1. Master 0x01 Mast Slave Master Data Slave 0x00 Master Slave Master Data Slave Master xx = state of ADR1, ADR0 pins Read Mode (R/W = 1) The configuration registers are read by the bus controller by the initiation of a read transfer. The MPC92432 supports read transfers immediately after the first byte without a change in the transfer direction. Immediately after the bus controller sends the slave address, the MPC92432 acknowledges and then sends both configuration register PLL_L and PLL_H (back-to-back) to the bus controller. The CMD register cannot be read. In order to read the two synthesizer registers and the current PLL configuration setting, the user can 1) read PLL_L, PLL_H, write the GET command (loads the current configuration into PLL_L, PLL_H) and read PLL_L, PLL_H again. Note that the PLL_L, PLL_H registers and divider settings may not be equivalent after the following cases: a. Writing the INC command b. Writing the DEC command c. Writing PLL_L, PLL_H registers with a new configuration and not writing the LOAD command. Table 20. Configuration Register Read Transfer 1 bit 7 bits Start Slave address (1) 10110xx Master 1. Master 1 bit 1 bit 8 bits 1 bit 8 bits 1 bit 1 bit R/W ACK PLL_L ACK PLL_H ACK Stop Master Slave 1 Mast Data Slave Slave Data Mast Slave xx = state of ADR1, ADR0 pins Device Startup General Device Configuration It is recommended to reset the MPC92432 during or immediately after the system powers up (MR = 0). The device acquires an initial PLL divider configuration through the parallel interface pins M[9:0], NA[2:0], N, and P(1) with the low-to-high transition of MR(2). PLL frequency lock is achieved within the specified lock time (tLOCK) and is indicated by an assertion of the LOCK signal which completes the startup procedure. It is recommended to disable the outputs (CLK_STOPx = 0) until PLL lock is achieved to suppress output frequency transitions. The output frequency can be reconfigured at any time through either the parallel or the serial interface. 1. The parallel interface pins M[9:0], NA[2:0], N, and P may be left open (floating). In this case the initial PLL configuration will have the default setting of M = 500, P = 1, NA[2:0] = 010, NB = 0, resulting in an internal VCO frequency of 2000 MHz (fref = 16 MHz) and an output frequency of 250 MHz. 2. The initial PLL configuration is independent on the selected programming mode (PLOAD low or high) IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 11 MPC92432 MPC92432 11 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Note that a PLL configuration obtained by the parallel interface can be read through I2C independent on the current programming mode (parallel or serial). Refer to I2C — Register Access in Parallel Mode for additional information on how to read a PLL startup configuration through the I2C interface. re-programmed to the final VCO frequency at any time through the serial interface. After the PLL achieved lock at the desired VCO frequency, enable the outputs by setting CLK_STOPx = H. PLL lock and re-lock (after any configuration change through M or P) is indicated by LOCK being asserted. Starting-Up Using the Parallel Interface The simplest way to use the MPC92432 is through the parallel interface. The serial interface pins (SDA, SDL, and ADDR[1:0]) can be left open and PLOAD is set to logic low. After the release of MR and at any other time the PLL/output frequency configuration is directly set to through the M[9:0], NA[2:0], NB, and P pins. LOCK Detect The LOCK detect circuitry indicates the frequency-lock status of the PLL by setting and resetting the pin LOCK and register bit LOCK simultaneously. The LOCK status is asserted after the PLL acquired frequency lock during the startup and is immediately deasserted when the PLL lost lock, for instance when the reference clock is removed. The PLL may also loose lock when the PLL feedback-divider M or pre-divider P is changed or the DEC/INC command is issued. The PLL may not loose lock as a result of slow reference frequency changes. In any case of loosing LOCK, the PLL attempts to re-lock to the reference frequency. LOCK and relock of the PLL is indicated by the LOCK signal after a delay of TBD cycles to prevent signaling temporary PLL locks during frequency transitions. Start-Up Using the Serial (I2C) Interface VCC MR Stable & Valid P, M, N PLOAD Selects I2C Acquiring Lock LOCK PLL Lock CLK_STOPx Disabled (Low) QA, QB tPLH Active Figure 4. Start-Up Using I2C Interface Set PLOAD = 1, CLK_STOPx = L and leave the parallel interface pins (M[9:0], NA[2:0], N, and P) open. The PLL dividers are configured by the default configuration at the lowto-high transition of MR. This initial PLL configuration can be CLK_STOPx Output Clock Stop Asserting CLK_STOPx will stop the respective output clock in logic low state. The CLK_STOPx control is internally synchronized to the output clock signal, therefore, enabling and disabling outputs does not produce runt pulses. See Figure 5. The clock stop controls of the QA and QB outputs are independent on each other. If the QB runs at half of the QA output frequency and both outputs are enabled at the same time, the first clock pulse of QA may not appear at the same time of the first QB output. (See Figure 6.) Concident rising edges of QA and QB stay synchronous after the assertion and de-assertion of the CLK_STOPx controls. Asserting MR always resets the output divider to a logic low output state, with the risk of producing an output runt pulse. (Disable) (Enable) (Enable) Qx tP_EN tP_DIS Figure 5. Clock Stop Timing for NB = 0 (fQA = fQB) CLK_STOPA,B (Disable) (Enable) (Enable) QA QB Figure 6. Clock Stop Timing for NB = 1 (fQA = 2 fQB) MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 12 12 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Frequency Operating Range Table 21. MPC92432 Frequency Operating Range for P = 2 fVCO [MHz] (Parameter: fREF in MHz) M M[9:0] 170 15 Output Frequency for fXTAL = 16 MHz (Parameter N) 16 18 20 2 4 8 16 32 64 0010101010 1360 1530 1700 680 340 170 85 42.50 21.25 180 0010110100 1440 1620 1800 720 360 180 90 45.00 22.50 190 0010111110 1425 1520 1710 1900 760 380 190 95 47.50 23.75 200 0011001000 1500 1600 1800 2000 800 400 200 100 50.00 25.00 210 0011010010 1575 1680 1890 2100 840 420 210 105 52.50 26.25 220 0011011100 1650 1760 1980 2200 880 440 220 110 55.00 27.50 230 0011100110 1725 1840 2070 2300 920 460 230 115 57.50 28.75 240 0011110000 1800 1920 2160 2400 960 480 240 120 60.00 30.00 250 0011111010 1875 2000 2250 2500 1000 500 250 125 62.50 31.25 260 0100000100 1950 2080 2340 2600 1040 520 260 130 65.00 32.50 270 0100001110 2025 2160 2430 2700 1080 540 270 135 67.50 33.75 280 0100011000 2100 2240 2520 1120 560 280 140 70.00 35.00 290 0100100010 2175 2320 2610 1160 580 290 145 72.50 36.25 300 0100101100 2250 2400 2700 1200 600 300 150 75.00 37.50 310 0100110110 2325 2480 1240 620 310 155 77.50 38.75 320 0101000000 2400 2560 1280 640 320 160 80.00 40.00 330 0101001010 2475 2640 1320 660 330 165 82.50 41.25 340 0101010100 2550 2720 1360 680 340 170 85.00 42.50 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 13 MPC92432 MPC92432 13 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Table 22. MPC92432 Frequency Operating Range for P = 4 fVCO [MHz] (Parameter: fREF in MHz) 15 Output Frequency for fXTAL = 16 MHz (Parameter N) M M[9:0] 16 18 20 2 4 8 16 32 64 340 0101010100 1360 1530 1700 680 340 170 85.0 42.50 21.25 350 0101011110 1400 1575 1750 700 350 175 87.5 43.75 21.875 360 0101101000 1440 1620 1800 720 360 180 90.0 45.00 22.50 370 0101110010 1480 1665 1850 740 370 185 92.5 46.25 23.125 1387.5 380 0101111100 1425.0 1520 1710 1900 760 380 190 95.0 47.50 23.75 390 0110000110 1462.5 1560 1755 1950 780 390 195 97.5 48.75 24.375 400 0110010000 1500.0 1600 1800 2000 800 400 200 100.0 50.00 25.00 410 0110110010 1537.5 1640 1845 2050 820 410 205 102.5 51.25 25.625 420 0110100100 1575.0 1680 1890 2100 840 420 210 105.0 52.50 26.25 430 0110101110 1612.5 1720 1935 2150 860 430 215 107.5 53.75 26.875 440 0110111000 1650.0 1760 1980 2200 880 440 220 110.0 55.00 27.50 450 0111000010 1687.5 1800 2025 2250 900 450 225 112.5 56.25 28.125 460 0111001100 1725.0 1840 2070 2300 920 460 230 115.0 57.50 28.75 470 0111010110 1762.5 1880 2115 2350 940 470 235 117.5 58.75 29.375 480 0111100000 1800.0 1920 2160 2400 960 480 240 120.0 60.00 30.00 490 0111101010 1837.5 1960 2205 2450 980 490 245 122.5 61.25 30.626 500 0111110100 1875.0 2000 2250 2500 1000 500 250 125.0 62.50 31.25 510 0111111110 1912.5 2040 2295 2550 1020 510 255 127.5 63.75 31.875 520 1000001000 1950.0 2080 2340 2600 1040 520 260 130.0 65.00 32.50 530 1000010010 1987.5 2120 2475 2650 1060 530 265 132.5 66.25 33.125 540 1000011100 2025.0 2160 2520 2700 1080 540 270 135.0 67.50 33.75 550 1000100110 2062.5 2200 2565 1100 550 285 137.5 68.75 34.375 560 1000110000 2100.0 2240 2610 1120 560 280 140.0 70.00 35.00 570 1000111010 2137.5 2280 2700 1140 570 285 142.5 71.25 35.625 580 1001000100 2175.0 2320 1160 580 290 145.0 72.50 36.25 590 1001001110 2212.5 2360 1180 590 295 147.5 73.75 36.875 600 1001011000 2250.0 2400 1200 600 300 150.0 75.00 37.50 610 1001100010 2287.5 2440 1220 610 305 152.5 76.25 38.125 620 1001101100 2325.0 2480 1240 620 310 155.0 77.50 38.75 630 1001110110 2362.5 2520 1260 630 315 157.5 78.75^ 39.375 640 1010000000 2400.0 2560 1280 640 320 160.0 80.00 40.00 650 1010001010 2437.5 2600 1300 650 325 162.5 81.25 40.625 660 0010010100 2475.0 2640 1320 660 330 165 82.5 41.25 670 1010011110 2512.5 2680 1340 670 335 167.5 83.75 41.875 680 1010101000 2550.0 2720 1360 680 340 170 85.00 42.50 MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 14 14 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer VCC_PLL Filter The MPC92432 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCC_PLL pin impacts the device AC characteristics. The MPC92432 provides separate power supplies for the digital circuitry (VCC) and the internal PLL (VCC_PLL) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In digital system environments where it is more difficult to minimize noise on the power supplies a second level of isolation is recommended: a power supply filter on the VCC_PLL pin for the MPC92432. VCC RF = 10–15 Ω CF = 22 µF VCC_PLL 10 nF MPC92432 VCC 7 33...100 nF Figure 7. VCC_PLL Power Supply Filter Figure 7 illustrates a recommended power supply filter scheme. The MPC92432 is most susceptible to noise with spectral content in the 100 kHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the VCC supply and the VCC_PLL pin of the MPC92432. From the data sheet, the VCC_PLL current (the current sourced through the VCC_PLL pin) is maximum 10 mA, assuming that a minimum of 2.985 V must be maintained on the VCC_PLL pin. The resistor shown in Figure 7 must have a resistance of 10–15 Ω to meet the voltage drop criteria. The minimum values for RF and the filter capacitor CF are defined by the filter characteristics: the RC filter should provide an attenuation greater than 40 dB for NETCOM noise whose spectral content is above 100 kHz. In the recommended filter shown in Figure 7 the filter cut-off frequency is around 3.0–4.5 kHz and the noise attenuation at 100 kHz is better than 42 dB. As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. The On-Chip Crystal Oscillator The MPC92432 features an integrated on-chip crystal oscillator to minimize system implementation cost. The integrated oscillator is a Pierce-type that uses the crystal in its parallel resonance mode. It is recommended to use a 15 to 20 MHz crystal with a load specification of CL = 10 pF. Crystals with a load specification of CL = 20 pF may be used at the expense of an resulting slightly higher frequency than specified for the crystal. Externally connected capacitors on both the XTAL_IN and XTAL_OUT pins are not required but can be used to fine-tune the crystal frequency as desired. The crystal, the trace and optional capacitors should be placed on the board as close as possible to the MPC92432 XTAL_IN and XTAL_OUT pins to reduce crosstalk of active signals into the oscillator. Short and wide traces further reduce parasitic inductance and resistance. It is further recommended to guard the crystal circuit by placing a ground ring around the traces and oscillator components. Table 23. Recommended Crystal Specifications Parameter Value Crystal Cut Fundamental AT Cut Resonance Mode Parallel Crystal Frequency 16–20 MHz Shunt Capacitance C0 5–7 pF Load Capacitance CL 10 pF Equivalent Series Resistance ESR 20–60 Ω IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 15 MPC92432 MPC92432 15 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM Jitter Performance of the MPC92432 Figure 8 and Figure 9 illustrate the RMS jitter performance of the MPC92432 across its specified VCO frequency range. The cycle-to-cycle and period jitter is a function of the VCO frequency and the output divider N. The general trend is that as the output frequency increases (higher VCO frequency and lower N-divider) the MPC92432 output jitter decreases. Optimum jitter performance can be achieved at higher VCO and output frequencies. The maximum cycle-to-cycle and period jitter published in Table 6 (AC characteristics) correspond to the jitter performance at the lowest VCO frequency limit. The VCO frequency can be calculated using formula (2). AC Test Reference and Output Termination The MPC92432 LVPECL outputs are designed to drive 50 transmission lines and require a DC termination to VTT = VCC – 2 V. Figure 10 illustrates the AC test reference for the MPC92432 as used in characterization and test of this circuit. If a separate termination voltage (VTT) is not available, applications may use alternative output termination methods such as shown in Figure 11 and Figure 12. The high-speed differential output signals of the MPC92432 are incompatible to single-ended LVCMOS signals. In order to use the synthesizer in LVCMOS clock signal environments, the dual-channel translator device MC100ES60T23 provides the necessary level conversion. The MC100ES60T23 has been specifically designed to interface with the MPC92432 and supports clock frequency up to 180 MHz. Figure 8. MPC92432 Cycle-to-Cycle Jitter Figure 9. MPC92432 Period Jitter . Pulse Generator Z = 50 Ω fREF = 16 MHz QA Z = 50 Ω QB Z = 50 Ω Z = 50 Ω Synthesizer RT = 50 Ω DUT MPC92432 RT = 50 Ω VTT Figure 10. MPC92432 AC Test Reference MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 16 16 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM VCC Qx 130 Ω Qx Z = 50 Ω Z = 50 Ω MPC92432 MPC92432 50 Ω 50 Ω 82 Ω SMD Resistor Network Figure 11. Thevenin Termination 46.4 Ω Figure 12. Resistor Network Termination VTT 50 Ω QA Z = 50 Ω QB Z = 50 Ω MPC92432 VTT MC100ES60T23 Figure 13. Interfacing with LVCMOS Logic for Frequency < 180 MHz IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Advanced Clock Drivers Devices has been acquired by Integrated Device Technology, Inc Freescale Timing Solutions Organization Freescale Semiconductor 17 MPC92432 MPC92432 17 MPC92432 1360 MHz Dual Output LVPECL Clock Synthesizer NETCOM PACKAGE DIMENSIONS 4X NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5m, 1994. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DATUM PLAN AB IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE. 4. DATUMS T, U, AND Z TO BE DETERMINED AT DATAUM PLANE AB. 5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE AC. 6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.250 PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE AB. 7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL AE NOT CAUSE THE D DIMENSION TO EXCEED 0.350. 8. MINIMUM SOLDER PLATE THICKNESS SHALL BE 0.0076. 9. EXACT SHAPE OF EACH CORNER IS OPTIONAL. 0.200 AB T-U Z 9 DETAIL Y A P A1 48 37 36 1 T U B V AE B1 12 25 13 V1 24 DIM A A1 B B1 C D E F G H J K L M N P R S S1 V V1 W AA Z S1 T, U, Z S DETAIL Y 4X 0.200 AC T-U Z 0.080 AC G AB AD AC MILLIMETERS MIN MAX 7.000 BSC 3.500 BSC 7.000 BSC 3.500 BSC 1.400 1.600 0.170 0.270 1.350 1.450 0.170 0.230 0.500 BSC 0.050 0.150 0.090 0.200 0.500 0.700 0˚ 7˚ 12˚ REF 0.090 0.160 0.250 BSC 0.150 0.250 9.000 BSC 4.500 BSC 9.000 BSC 4.500 BSC 0.200 REF 1.000 REF M˚ BASE METAL TOP & BOTTOM J 0.250 N C E GAUGE PLANE R F D 0.080 M AC T-U Z SECTION AE-AE H W L˚ K DETAIL AD AA CASE 932-03 ISSUE F 48-LEAD LQFP PACKAGE MPC92432 IDT™ 1360 MHz Dual Output LVPECL Clock Synthesizer Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc 18 18 MPC92432 Advanced Clock Drivers Devices Freescale Semiconductor MPC92432 MPC92459 PART NUMBERS 900 1360 MHz MHz Low DualVoltage Output LVDS LVPECL Clock Clock Synthesizer Synthesizer INSERT PRODUCT NAME AND DOCUMENT TITLE NETCOM NETCOM Innovate with IDT and accelerate your future networks. Contact: www.IDT.com For Sales For Tech Support 800-345-7015 408-284-8200 Fax: 408-284-2775 [email protected] 480-763-2056 Corporate Headquarters Asia Pacific and Japan Europe Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.) Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505 IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339 © 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA XX-XXXX-XXXXX