Davicom DM9006 10/100 mbps 2-port ethernet switch controller with general processor interface Datasheet

DAVICOM Semiconductor, Inc.
DM9006
10/100 Mbps 2-port Ethernet Switch Controller
with General Processor Interface
DATA SHEET
Preliminary
Version: DM9006-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
CONTENT
1.
GENERAL DESCRIPTION............................................................................................. 10
2.
BLOCK DIAGRAM......................................................................................................... 10
3.
FEATURES .................................................................................................................... 11
4.
PIN CONFIGURATION : 64 PIN LQFP.......................................................................... 12
5.
PIN DESCRIPTION ........................................................................................................ 13
5.1 Processor Bus interface ............................................................................................................................... 13
5.2 EEPROM Interfaces ....................................................................................................................................... 13
5.3 LED Pins ......................................................................................................................................................... 14
5.4 Clock Interface............................................................................................................................................... 14
5.5 Network Interface .......................................................................................................................................... 14
5.6 Miscellaneous Pins ....................................................................................................................................... 15
5.7 Power Pins ..................................................................................................................................................... 15
5.8 Strap pins table.............................................................................................................................................. 15
6.
CONTROL AND STATUS REGISTER SET................................................................... 16
6.1 Network Control Register (00H) ................................................................................................................... 18
6.2 Network Status Register (01H)..................................................................................................................... 18
6.3 TX Control Register (02H)............................................................................................................................. 18
6.4 RX Control Register (05H) ............................................................................................................................ 18
2
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.5 RX Status Register (06H) .............................................................................................................................. 19
6.6 Receive Overflow Counter Register (07H) .................................................................................................. 19
6.7 Flow Control Register (0AH)......................................................................................................................... 19
6.8 EEPROM & PHY Control Register (0BH) ..................................................................................................... 19
6.9 EEPROM & PHY Address Register (0CH) ................................................................................................... 20
6.10 EEPROM & PHY Data Registers (0DH~0EH)............................................................................................. 20
6.11 Link Change Control Register (0FH) ......................................................................................................... 20
6.12 Processor Port Physical Address Registers (10H~15H) ......................................................................... 20
6.13 Processor Port Multicast Address Registers (16H~1DH)........................................................................ 20
6.14 RX Packet Length Low Register ( 20H ) .................................................................................................... 21
6.15 RX Packet Length High Register ( 21H ) ................................................................................................... 21
6.16 RX Additional Status Register ( 26H ) ....................................................................................................... 21
6.17 RX Additional Control Register ( 27H )...................................................................................................... 21
6.18 Vendor ID Registers (28H~29H) ................................................................................................................. 21
6.19 Product ID Registers (2AH~2BH) ............................................................................................................... 21
6.20 Chip Revision Register (2CH) .................................................................................................................... 21
6.21 Transmit Check Sum Control Register (31H) ........................................................................................... 21
6.22 Receive Check Sum Control Status Register (32H)................................................................................. 22
6.23 uP Data Bus driving capability Register (38H) ......................................................................................... 22
6.24 IRQ Pin Control Register (39H) .................................................................................................................. 22
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
3
DM9006
2-port Switch with Processor Interface
6.25 TX/RX Memory Size Control Register (3FH) ............................................................................................. 23
6.26 Switch Control Register (52H).................................................................................................................... 23
6.27 VLAN Control Register (53H) ..................................................................................................................... 23
6.28 DSP PHY Control Register (58H~59H)....................................................................................................... 24
6.29 Per Port Control/Status Index Register (60H)........................................................................................... 24
6.30 Per Port Control Data Register (61H) ........................................................................................................ 24
6.31 Per Port Status Data Register (62H) .......................................................................................................... 25
6.32 Per Port Forward Control Register (65H) .................................................................................................. 25
6.33 Per Port Ingress and Egress Control Register (66H)............................................................................... 26
6.34 Per Port Bandwidth Control Setting Register (67H) ................................................................................ 27
6.35 Per Port Block Unicast Ports Control Register (68H) .............................................................................. 28
6.36 Per Port Block Multicast Ports Control Register (69H) ........................................................................... 28
6.37 Per Port Block Broadcast Ports Control Register (6AH)......................................................................... 28
6.38 Per Port Block Unknown Ports Control Register (6BH) .......................................................................... 28
6.39 Per Port Security & STP Register (6CH).................................................................................................... 28
6.40 Per Port Priority Queue Control Register (6DH)....................................................................................... 29
6.41 Per Port VLAN Tag Low Byte Register (6EH) ........................................................................................... 29
6.42 Per Port VLAN Tag High Byte Register (6FH)........................................................................................... 29
6.43 Ethernet Address Control / Status Register 1 (70H) ................................................................................ 30
6.44 Ethernet Address Data Register (71H~76H) ............................................................................................. 30
6.45 Ethernet Address Control / Status Register 2 (77H) ................................................................................ 30
4
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.46 Snooping Control Register 1 (78H)............................................................................................................ 31
6.47 Snooping Control Register 2 (79H)............................................................................................................ 31
6.48 Snooping Control Register 3 (7AH) ........................................................................................................... 32
6.49 Snooping Control Register 4 (7BH) ........................................................................................................... 32
6.50 Snooping Control Register 5 (7CH) ........................................................................................................... 32
6.51 MIB Counter Port Index Register (80H) ..................................................................................................... 32
6.52 MIB Counter Data Registers (81H~84H) .................................................................................................... 33
6.53 Port-Based VLAN Mapping Table Registers (B0H~BFH)......................................................................... 34
6.54 TOS Priority Map Registers (C0H~CFH).................................................................................................... 34
6.55 VLAN Priority Map Registers (D0H~D1H) ................................................................................................. 37
6.56 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H) ........................ 37
6.57 Memory Data Read Command with Address Increment Register (F2H)................................................ 37
6.58 Memory Data Read Address Register (F4H) ............................................................................................. 37
6.59 Memory Data Read Address Register (F5H) ............................................................................................. 37
6.60 Memory Data Write Command without Address Increment Register (F6H).......................................... 37
6.61 Memory Data Write Command with Address Increment Register (F8H) ............................................... 38
6.62 Memory Data Write Address Register (FAH) ............................................................................................ 38
6.63 Memory Data Write Address Register (FBH) ............................................................................................ 38
6.64 TX Packet Length Registers (FCH~FDH) .................................................................................................. 38
6.65 Interrupt Status Register (FEH).................................................................................................................. 38
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
5
DM9006
2-port Switch with Processor Interface
6.66 Interrupt Mask Register (FFH).................................................................................................................... 38
7.
EEPROM FORMAT........................................................................................................ 39
8.
PHY REGISTERS .......................................................................................................... 43
8.1 Basic Mode Control Register (BMCR) – 00H .............................................................................................. 44
8.2 Basic Mode Status Register (BMSR) – 01H ................................................................................................ 45
8.3 PHY ID Identifier Register #1 (PHYID1) – 02H............................................................................................. 46
8.4 PHY ID Identifier Register #2 (PHYID2) – 03H............................................................................................. 46
8.5 Auto-negotiation Advertisement Register (ANAR) – 04H.......................................................................... 46
8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H ............................................................. 47
8.7 Auto-negotiation Expansion Register (ANER) - 06H ................................................................................. 48
8.8 DAVICOM Specified Configuration Register (DSCR) – 10H ...................................................................... 49
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H ................................................ 50
8.10 10BASE-T Configuration/Status (10BTCSR) – 12H.................................................................................. 51
8.11 Power Down Control Register (PWDOR) – 13H........................................................................................ 51
8.12 (Specified config) Register – 14H .............................................................................................................. 52
8.13 DAVICOM Specified Receive Error Counter Register (RECR) – 16H ..................................................... 53
8.14 DAVICOM Specified Disconnect Counter Register (DISCR) – 17H ........................................................ 53
8.15 Power Saving Control Register (PSCR) – 1DH ......................................................................................... 53
8.16 DAVICOM indirect DATA Register (DATA) – 1EH .................................................................................... 53
8.17 DAVICOM indirect ADDR Register (ADDR) – 1FH.................................................................................... 53
6
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
8.18 DAVICOM indirect TX Amplitude Control Register (TX_OUT_CNTL) – indirect-04H ........................... 54
9.
FUNCTIONAL DESCRIPTION....................................................................................... 55
9.1 Processor bus and memory management function: ................................................................................. 55
9.1.1 Processor Interface .................................................................................................................................. 55
9.1.2 Direct Memory Access Control................................................................................................................. 55
9.1.3 Packet Transmission................................................................................................................................ 55
9.1.4 Packet Reception ..................................................................................................................................... 55
9.2 Switch function:............................................................................................................................................. 56
9.2.1 Address Learning ..................................................................................................................................... 56
9.2.2 Address Aging .......................................................................................................................................... 56
9.2.3 Packet Forwarding ................................................................................................................................... 56
9.2.4 Inter-Packet Gap (IPG) ............................................................................................................................ 56
9.2.5 Back-off Algorithm.................................................................................................................................... 56
9.2.6 Late Collision............................................................................................................................................ 56
9.2.7 Half Duplex Flow Control ......................................................................................................................... 56
9.2.8 Full Duplex Flow Control .......................................................................................................................... 57
9.2.9 Partition Mode .......................................................................................................................................... 57
9.2.10 Broadcast Storm Filtering....................................................................................................................... 57
9.2.11 Bandwidth Control.................................................................................................................................. 57
9.2.12 Port Monitoring Support ......................................................................................................................... 57
9.2.13 VLAN Support ........................................................................................................................................ 59
9.2.13.1 Port-Based VLAN................................................................................................................................ 59
9.2.13.2 802.1Q-Based VLAN........................................................................................................................... 59
9.2.13.3 Tag/Untag ........................................................................................................................................... 59
9.2.14 Priority Support ...................................................................................................................................... 59
9.2.14.1 Port-Based Priority .............................................................................................................................. 60
9.2.14.2 802.1p-Based Priority.......................................................................................................................... 60
9.2.14.3 DiffServ-Based Priority........................................................................................................................ 60
9.2.15 Address Table Accessing....................................................................................................................... 60
9.2.16 Access Rules of Address Table ............................................................................................................. 60
9.2.17 IGMP Snooping...................................................................................................................................... 63
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
7
DM9006
2-port Switch with Processor Interface
9.2.18 Port Security........................................................................................................................................... 63
9.2.19 IPv6 MLD Snooping ............................................................................................................................... 63
9.2.20 Spanning Tree Protocol Support............................................................................................................ 64
9.3 Internal PHY functions .................................................................................................................................. 65
9.3.1 100Base-TX Operation ............................................................................................................................ 65
9.3.1.1 4B5B Encoder ....................................................................................................................................... 65
9.3.1.2 Scrambler .............................................................................................................................................. 65
9.3.1.3 Parallel to Serial Converter ................................................................................................................... 65
9.3.1.4 NRZ to NRZI Encoder ........................................................................................................................... 65
9.3.1.5 MLT-3 Converter ................................................................................................................................... 65
9.3.1.6 MLT-3 Driver ......................................................................................................................................... 65
9.3.1.7 4B5B Code Group................................................................................................................................. 66
9.3.2 100Base-TX Receiver .............................................................................................................................. 67
9.3.2.1 Signal Detect ......................................................................................................................................... 67
9.3.2.2 Adaptive Equalization............................................................................................................................ 67
9.3.2.3 MLT-3 to NRZI Decoder........................................................................................................................ 67
9.3.2.4 Clock Recovery Module ........................................................................................................................ 67
9.3.2.5 NRZI to NRZ ......................................................................................................................................... 67
9.3.2.6 Serial to Parallel .................................................................................................................................... 67
9.3.2.7 Descrambler .......................................................................................................................................... 67
9.3.2.8 Code Group Alignment.......................................................................................................................... 68
9.3.2.9 4B5B Decoder....................................................................................................................................... 68
9.3.3 10Base-T Operation................................................................................................................................. 68
9.3.4 Collision Detection ................................................................................................................................... 68
9.3.5 Carrier Sense ........................................................................................................................................... 68
9.3.6 Auto-Negotiation ...................................................................................................................................... 68
10.
DC AND AC ELECTRICAL CHARACTERISTICS ..................................................... 69
10.1 Absolute Maximum Ratings ....................................................................................................................... 69
10.2 Operating Conditions.................................................................................................................................. 69
10.3 DC Electrical Characteristics ..................................................................................................................... 70
8
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
10.4 AC characteristics ....................................................................................................................................... 71
10.4.1 Power On Reset Timing ......................................................................................................................... 71
10.4.2 Processor I/O Read Timing.................................................................................................................... 72
10.4.3 Processor I/O Write Timing .................................................................................................................... 73
10.4.4 EEPROM timing ..................................................................................................................................... 74
11.
PACKAGE INFORMATION........................................................................................ 75
12.
ORDERING INFORMATION ...................................................................................... 76
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
9
DM9006
2-port Switch with Processor Interface
1. GENERAL DESCRIPTION
The DM9006 is a fully integrated and cost-effective
fast Ethernet switch controller with two ports
10M/100M PHY, and general processor bus
interface. The integrated two ports PHY are compliant
with IEEE 802.3u standards and support HP
Auto-MDIX capabilities for twisted-pair cable
transmit/receive direction automatic switching. The
general processor bus can be configured as 8-bit or
16-bit data width.
The DM9006 is a managed Switch, not only provides
basic Layer-2 switch functions but offers advanced
features that include 802.1Q VLAN, priority queuing
management, bandwidth rate control, monitoring port
traffic, multicast packet filtering, port security and
hardware-based IGMP V1/V2 Snooping, etc.
The general processor bus can be configured as 8-,
16-, or 32-bit data width and interfaces to most
embedded
CPU.
The
DM9006
provides
TCP/UDP/IPv4 checksum offload function to alleviate
host CPU load for improved system performance.
The adjustable transmit/receive buffer of processor
port can facilitate CPU in processing applications
such as Video and Voice streaming. For power
management feature, the DM9006 support wake on
LAN function via link status change or magic packet
detection.
Additionally, the MIB counters, loop-back capability
and the memory Build-in Self Test (BIST) are useful
for system and board level diagnostic.
2. BLOCK DIAGRAM
Switch Engine
Port 0
10 / 100 M
10/ 100 M
MDI / MDIX
PHY
MAC
Port 1
10/ 100 M
10/ 100 M
MDI / MDIX
PHY
MAC
8 / 16 bit
Processor
Host
Processor
Interface
MAC
Memory
Switch Fabric
Embedded
BIST
Memory
Switch
Memory
Controller
Management
Bus
10
Control
MIB
EEPROM
Registers
Counters
Interface
EEPROM
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
3. FEATURES

Ethernet Switch with two 10/100Mb PHY, and a flexible 8-bit or 16-bit general processor
bus interface
Store and Forward switching approach
Support HP Auto-MDIX
Support up-to 1K Unicast MAC addresses
Support IEEE 802.3x Flow Control in Full-duplex mode
Support Back Pressure Flow Control in Half-duplex mode
Per port supports ingress or egress bandwidth rate control
Support Broadcast/Multicast Storm Suppression
Support maximum packet length up to 1536(default)/2032 bytes
Support head of Line (HOL) blocking prevention
Support MIB counters for diagnostic
General processor bus is slave architecture
General processor bus driving capability is adjustable
General processor bus supports TCP/UDP/IPv4 checksum offload
EEPROM interface for power up configuration
Support EEPROM 93C46/93C56 with auto-detecting
Driving capability of TXD/TXE of MII is adjustable
Per port supports 4 level priority queues by Port-based, 802.1p VLAN, and IP TOS priority.
The priority queue can be set at WRR(Weighted Round Robin) or Strictly(High priority
queue first)
Support 802.1Q VLAN up-to 16 VLAN group.
Support VLAN ID tag/untag options
MAC Address Table is accessible
Support 256-entry multicast address table
Support port security function
Support 32 entry hardware-based IGMP Snooping V1, V2
uP data driving capability adjustable
64-pin LQFP 1.8V internal core, 3.3V I/O with 5V tolerant
Support Lead-Free and Halogen–Free
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
11
DM9006
2-port Switch with Processor Interface
12
VCNTL
49
VREF
VCC3
50
51
TX0-
TX0+
AVDDI
AVDD3
RX1-
RX1+
AGND
TX1-
TX1+
AVDDI
42
41
40
39
38
37
36
35
34
33
RX0+
AGND
43
44
BGRES
AVDD3
RX045
46
47
48
BGRESG
4. Pin Configuration : 64 pin LQFP
32
TEST1
31
GND
30
PWRST#
X1
52
29
EECS
X2
53
28
GND
54
27
EECK
EEDIO
LNK1_LED
SPD1_LED
55
26
VCC3
56
25
SD15
LNK0_LED
57
24
SD14
SPD0_LED
58
23
GND
TEST2
59
22
SD13
CMD
VCCI
60
21
SD12
61
20
SD11
SD10
SD9
SD8
DM9006
7
8
9
10
11
12
13
14
15
16
GND
SD3
SD4
SD5
VCC3
SD6
SD7
GND
VCCI
6
SD2
IOR#
SD1
17
5
64
SD0
GND
3
4
18
IRQ
GND
19
63
1
2
62
VCC3
CS#
IOW#
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
5. PIN DESCRIPTION
I = Input, O = Output, I/O = Input / Output, O/D = Open Drain, P = Power, PD=internal pull-low (approx. 50K ohm)
# = asserted Low
5.1 Processor Bus interface
Pin No.
Pin Name
I/O
2
IOR#
I
3
IRQ
O
5,6,7,9,10,12,14,15,
17,18,19,20,21,22,24,25
60
SD0~15
I/O
CMD
I
62
CS#
I
63
IOW#
I
Pin Name
I/O
27
28
EEDIO
EECK
I,/O
O,PD
29
EECS
O,PD
5.2 EEPROM Interfaces
Pin No.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
Processor Read Command
Default is low active. The polarity can be changed by
setting EEPROM.
Interrupt Request
Default is high active and non-open collector type. Its
polarity and output type can be changed by strap pins
or EEPROM setting.
Processor Data Bus bit 0~15
Command Type
Upon the IO transaction,
when CMD is high, SD0~15 reflect the value of DATA port
when CMD is low, SD0~15 reflect the value of INDEX port
Processor Chip Select Command
Default is low active. Its polarity can be changed by
EEPROM setting.
Processor Write Command
Default is low active. Its polarity can be changed by
EEPROM setting.
Description
EEPROM Data In/Out
EEPROM Serial Clock
This pin is used as the clock for the EEPROM data transfer.
EEPROM Chip Selection.
13
DM9006
2-port Switch with Processor Interface
5.3 LED Pins
Pin No.
55
LNK1_LED
56
SPD1_LED
57
LNK0_LED
58
SPD0_LED
5.4 Clock Interface
Pin No.
I/O
O/D
O/D
O/D
O/D
Description
Port 1 Link / Active LED
It is the combined LED of link and carrier sense signal
of the port 1.
Port 1 Speed LED
It’s low to indicate that the port 1 operates in 100M
mode. It’s floating to indicate that the port 1 operates in
10M mode.
Port 0 Link / Active LED
It is the combined LED of link and carrier sense signal
of the port 0.
Port 0 Speed LED
It’s low to indicate that the port 0 operates in 100M
mode. It’s floating to indicate that the port 0 operates in
10M mode.
Pin Name
I/O
X1
X2
I
O
Pin Name
I/O
Description
34,35
TX1+/-
I/O
37,38
RX1+/-
I/O
41,42
TX0+/-
I/O
44,45
RX0+/-
I/O
47
BGRES
I/O
48
49
50
BGRESG
VCNTL
VREF
P
I/O
O
Port 1 TP TX
These two pins are the transmit output in MDI mode or
the receive input in MDIX mode.
Port 1 TP RX
These two pins are the receive input in MDI mode or
the transmit output in MDIX mode.
Port 0 TP TX
These two pins are the transmit output in MDI mode or
the receive input in MDIX mode.
Port 0 TP RX
These two pins are the receive input in MDI mode or
the transmit output in MDIX mode.
Band gap Pin
Connect a 1.4Kohm ±1% resistor to BGRESG in
application.
Band gap Ground
1.8V Voltage control
Voltage Reference
Connect a 0.1uF capacitor to ground in application.
52
53
5.5 Network Interface
Pin No.
14
Pin Name
Description
Crystal 25MHz In
Crystal 25MHz Out
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
5.6 Miscellaneous Pins
Pin No.
Pin Name
I/O
30
PWRST#
I
32
59
TEST1
TEST2
5.7 Power Pins
Pin No.
1,13,26,51
11,61
4,8,16,23,31,54,64
39,46
33,40
36,43
Description
Power-on Reset
Low active with minimum 1ms
I,PD Tie to ground in application
I,PD Tie to ground in application
Pin Name
I/O
VCC3
VCCI
GND
AVDD3
AVDDI
AGND
P
P
P
P
P
P
Description
Digital 3.3V
Internal 1.8V core power
Digital GND
Analog 3.3V power
Analog 1.8V power
Analog GND
5.8 Strap pins table
1: pull-high 1K~10K, 0: floating (default).
Pin No.
Pin Name
28
EECK
29
EECS
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
Processor Data Bus Width
0: 16-bit, SD 0-15 is used as processor data bus (default)
1: 8-bit, SD 0-7 is used as processor data bus; SD 8-15 is left floating.
Polarity of IRQ
0: IRQ pin high active (default)
1: IRQ pin low active
15
DM9006
2-port Switch with Processor Interface
6. CONTROL AND STATUS REGISTER SET
The DM9006 implements several control and status
registers (CSR), which can be accessed by the host.
Register
NCR
NSR
TCR
RCR
RSR
ROCR
FCR
EPCR
EPAR
EPDRL
EPDRH
LCCR
PAR
MAR
RXPLLR
RXPLHR
RASR
RACR
VID
PID
CHIPR
TCSCR
RCSCSR
DRIVER
IRQCR
TRMSCR
SWITCHCR
VLANCR
DSP1,2
P_INDEX
P_CTRL
P_STUS
P_RATE
P_BW
P_UNICAST
P_MULTI
P_BCAST
P_UNKNWN
P_SSTPR
P_PRI
16
All CSR are set to their default values by power on or
software reset unless specified.
Description
Network Control Register
Network Status Register
TX Control Register
RX Control Register
RX Status Register
Receive Overflow Counter Register
Flow Control Register
EEPROM & PHY Control Register
EEPROM & PHY Address Register
EEPROM & PHY Low Byte Data Register
EEPROM & PHY High Byte Data Register
Link Change Control Register (0FH)
Processor Port Physical Address Registers
Processor Port Multicast Address Registers
RX Packet Length Low Register
RX Packet Length High Register
RX Additional Status Register
RX Additional Control Register
Vendor ID Registers
Product ID Registers
CHIP Revision Registers
Transmit Check Sum Control Register
Receive Check Sum Control Status Register
uP Data Bus driving capability Register
IRQ Pin Control Register
TX/RX Memory Size Control Register
Switch Control Register
VLAN Control Register
DSP Control Register I,II
Per Port Control/Status Index Register
Per Port Control Data Register
Per Port Status Data Register
Per Port Ingress and Egress Rate Control Register
Per Port Bandwidth Control Setting Register
Per Port Block Unicast Ports Control Register
Per Port Block Multicast Ports Control Register
Per Port Block Broadcast Ports Control Register
Per Port Block Unknown Ports Control Register
Per Port Security & STP Register
Per Port Priority Queue Control Register
Offset
00H
01H
02H
05H
06H
07H
0AH
0BH
0CH
0DH
0EH
0FH
10H-15H
16H-1DH
20H
21H
26H
27H
28H-29H
2AH-2BH
2CH
31H
32H
38H
39H
3FH
52H
53H
58H~59H
60H
61H
62H
66H
67H
68H
69H
6AH
6BH
6CH
6DH
Default value
after reset
00H
00H
00H
00H
00H
00H
00H
00H
40H
00H
00H
00H
by EEPROM
XXH
00H
00H
00H
00H
0A46H
9006H
02H
00H
00H
00H
00H
00H
00H
00H
0000H
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
VLAN_TAGL
VLAN_TAGH
P_MIB_IDX
MIB_DAT
PVLAN
TOS_MAP
VLAN_MAP
MRCMDX
MRCMD
MRRL
MRRH
MWCMDX
MWCMD
MWRL
MWRH
TXPLL
TXPLH
ISR
IMR
Per Port VLAN Tag Low Byte Register
Per Port VLAN Tag High Byte Register
Per Port MIB counter Index Register
MIB counter Data Register bit 0~7
MIB counter Data Register bit 8~15
MIB counter Data Register bit 16~23
MIB counter Data Register bit 24~31
Port-based VLAN mapping table registers
TOS Priority Map Registers
VLAN Priority Map Registers
Memory Data Pre-Fetch Read Command Without Address
Increment Register
Memory Data Read Command With Address Increment
Register
Memory Data Read_ address Register Low Byte
Memory Data Read_ address Register High Byte
Memory Data Write Command Without Address Increment
Register
Memory Data Write Command With Address Increment
Register
Memory Data Write_ address Register Low Byte
Memory Data Write _ address Register High Byte
TX Packet Length Low Byte Register
TX Packet Length High Byte Register
Interrupt Status Register
Interrupt Mask Register
Key to Default
In the register description that follows, the default column
takes the form:
<Reset Value>, <Access Type>
Where:
<Reset Value>:
1
Bit set to logic one
0
Bit set to logic zero
X
No default value
P = power on reset, by PWRST# pin, default value
H = hardware reset, by Reg. 52H bit 6, default value
S = software reset, by Reg. 00H bit 0, default value
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
6EH
6FH
80H
81H
82H
83H
84H
B0-BFH
C0-CFH
D0-D1H
F0H
01H
00H
00H
00H
00H
00H
00H
0FH
00H~FFH
50H,FAH
XXH
F2H
XXH
F4H
F5H
F6H
00H
00H
XXH
F8H
XXH
FAH
FBH
FCH
FDH
FEH
FFH
00H
00H
XXH
XXH
00H
00H
E = default value from EEPROM setting
T = default value from strap pin
<Access Type>:
RO = Read only
RW = Read/Write
R/C = Read and Clear
RW/C1=Read/Write and Cleared by write 1
WO = Write only
Reserved bits should be written with 0.
Reserved bits are undefined on read access.
17
DM9006
2-port Switch with Processor Interface
6.1 Network Control Register (00H)
Bit
Name
Default
Description
7
RESERVED
0,RO
Reserved
6
LNK_X_EN
P0,WO
Link Change Status Enable
When set, it enables to report port 0 or 1 link change status function. Clearing this
bit will also clear link change status
This bit will not be affected after a software reset
5
CLR1
PH0,RW 0: REG. 01H bit 2 and 3 can be auto-cleared after read
1: REG. 01H bit 2 and 3 can be cleared by writing 1 to respected bit.
4:2
RESERVED
0,RO
Reserved
1
LBK
PH0,
Loopback test Mode
RW
All transmit packets from processor port are forward to processor port itself.
0
RST
PH0,RW Software reset and auto clear after 10us
6.2 Network Status Register (01H)
Bit
Name
Default
Description
7:6
RESERVED
0,RO
Reserved
PH0,
Link Change Status.
5
LINK_X_ST
W/C1
This bit is set after port 0 or 1 link changed. This bit is cleared by write 1
RESERVED
0,RO
Reserved
4
3
TX2END
PHS0,
TX Packet 2 Complete Status.
RW/C1
This bit is set after transmit completion of packet index 2
If bit 5 of NCR is set, this bit is cleared by write 1; Otherwise it can be cleared by
read or write 1.
2
TX1END
PHS0,
TX Packet 1 Complete status.
RW/C1
This bit is set after transmit completion of packet index 1
If bit 5 of NCR is set, this bit is cleared by write 1; Otherwise it can be cleared by
read or write 1.
1:0
RESERVED
0,RO
Reserved
6.3 TX Control Register (02H)
Bit
Name
Default
Description
7:4
RESERVED
0,RO
Reserved
3
CRC_DIS2 PHS0,RW CRC Appends Disable for Packet Index 2
2
RESERVED
0,RO
Reserved
1
CRC_DIS1 PHS0,RW CRC Appends Disable for Packet Index 1
0
TXREQ
PHS0,RW TX Request. Auto clears after transmit completely
6.4 RX Control Register (05H)
Bit
Name
Default
7
HASHALL PHS0,RW
RESERVED PHS0,RW
6
5
RESERVED PHS0,RW
4
DIS_CRC
PHS0,RW
3
ALL
PHS0,RW
2
18
RESERVED PHS0,RW
Description
Filter All address in Hash Table
Reserved
Reserved
Discard CRC Error Packet
Pass All Multicast Packets
All received packets with bit 0 is “1” of Destination Address (DA) field are accepted
and save to receive memory.
Reserved
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
1
PRMSC
PHS0,RW
0
RXEN
PHS0,RW
6.5 RX Status Register (06H)
Bit
Name
Default
RESERVED
7
0,RO
6
MF
0,RO
5:4
PKT_TYPE
0,RO
3:2
1
0
SRCP
CE
FOE
0,RO
0,RO
0,RO
Promiscuous Mode
All received packets are accepted and save to receive memory without DA field filter.
RX Enable
Description
Reserved
Multicast Frame
Received Frame Type
00: Reserved
01: IGMP packet
10: MLD packet
11: BPDU packet
Source Port Number
CRC Error
FIFO Overflow Error
6.6 Receive Overflow Counter Register (07H)
Bit
Name
Default
Description
7
RXFU
PHS0,R/C Receive Overflow Counter Overflow
This bit is set when the ROC has an overflow condition
6:0
ROC
PHS0,R/C Receive Overflow Counter
This is a statistic counter to indicate the received packet count upon FIFO overflow
6.7 Flow Control Register (0AH)
Bit
Name
Default
7:6
RESERVED
0,RO
5
FLOW_EN
PHS0,RW
4:0
RESERVED
0,RO
Description
Reserved
RX Flow Control Enable
Enables the pause packet for high/low water threshold control
Reserved
6.8 EEPROM & PHY Control Register (0BH)
Bit
Name
Default
Description
7
RESERVED
0,RO
Reserved
6
EETYPE
0,RO
EEPROM Type
0: 93C46
1: 93C56
5
REEP
PH0,RW Reload EEPROM. Driver needs to clear it up after the operation completes
4
WEP
PH0,RW Write EEPROM Enable
3
EPOS
PH0,RW EEPROM or PHY Operation Select
When reset, select EEPROM; when set, select PHY
2
ERPRR
PH0,RW EEPROM Read or PHY Register Read Command. Driver needs to clear it up after
the operation completes.
1
ERPRW
PH0,RW EEPROM Write or PHY Register Write Command. Driver needs to clear it up after
the operation completes.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
19
DM9006
2-port Switch with Processor Interface
0
ERRE
PH0,RO
EEPROM Access Status or PHY Access Status
When set, it indicates that the EEPROM or PHY access is in progress
6.9 EEPROM & PHY Address Register (0CH)
Bit
Name
Default
Description
7:6
PHY_ADR PH01,RW PHY Address bit 1 and 0; the PHY address bit [4:2] is force to 0.
5:0
EROA
PH0,RW EEPROM Word Address or PHY Register Address
6.10 EEPROM & PHY Data Registers (0DH~0EH)
Bit
Name
Default
Description
7:0
EPDRL
PH0,RW EEPROM or PHY Low Byte Data (0DH)
This data is made to write/read low byte of word address defined in Reg. 0CH to
EEPROM or PHY
7:0
EPDRH
PH0,RW EEPROM or PHY High Byte Data (0EH)
This data is made to write/read high byte of word address defined in Reg. 0CH to
EEPROM or PHY
6.11 Link Change Control Register (0FH)
Bit
Name
Type
Description
7:6
RESERVED
0,RO
Reserved
5
LINKEN
PE0,RW Link Change Event Enable
When both set of this bit and bit 6 of NCR, it enables link change status Event
4:3
RESERVED
0,RO
Reserved
2
LINKST
PH0,RO Link Change Event Status
When set, it indicates that Link Status Change Event (link of port 0 or 1) occurred
This bit can be cleared by write 1 to bit 5 of NSR or write 0 to bit 6 of NCR.
1:0
RESERVED
0,RO
Reserved
6.12 Processor Port Physical Address Registers (10H~15H)
Bit
Name
Default
7:0
PAB5
E,RW
Physical Address Byte 5 (15H)
7:0
PAB4
E,RW
Physical Address Byte 4 (14H)
7:0
PAB3
E,RW
Physical Address Byte 3 (13H)
7:0
PAB2
E,RW
Physical Address Byte 2 (12H)
7:0
PAB1
E,RW
Physical Address Byte 1 (11H)
7:0
PAB0
E,RW
Physical Address Byte 0 (10H)
Description
6.13 Processor Port Multicast Address Registers (16H~1DH)
Bit
Name
Default
Description
7:0
MAB7
X,RW
Multicast Address Byte 7 (1DH)
7:0
MAB6
X,RW
Multicast Address Byte 6 (1CH)
7:0
MAB5
X,RW
Multicast Address Byte 5 (1BH)
7:0
MAB4
X,RW
Multicast Address Byte 4 (1AH)
7:0
MAB3
X,RW
Multicast Address Byte 3 (19H)
20
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
7:0
7:0
7:0
MAB2
MAB1
MAB0
X,RW
X,RW
X,RW
Multicast Address Byte 2 (18H)
Multicast Address Byte 1 (17H)
Multicast Address Byte 0 (16H)
6.14 RX Packet Length Low Register ( 20H )
Bit
Name
Default
7:0
RXPLL
PH,RO
RX Packet Length Low byte
Description
6.15 RX Packet Length High Register ( 21H )
Bit
Name
Default
7:0
RXPLH
PH,RO
RX Packet Length High byte
Description
6.16 RX Additional Status Register ( 26H )
Bit
Name
Default
Description
7:4
RESERVED
0,RO
Reserved
1:0
uP received pointer status, only available when RX pointer restriction is enabled
(Reg27h.7=0).
RPTRS
PH,RO
00: Within buffer
01: End of buffer
1x: Exceed buffer
6.17 RX Additional Control Register ( 27H )
Bit
Name
Default
RPRD
PHS0,RW RX pointer restriction disable
7
6:0
RESERVED
0,RO
Reserved
6.18 Vendor ID Registers (28H~29H)
Bit
Name
Default
7:0
VIDH
PE,0AH,RO
Vendor ID High Byte (29H)
7:0
VIDL
PE,46H.RO
Vendor ID Low Byte (28H)
6.19 Product ID Registers (2AH~2BH)
Bit
Name
Default
7:0
PIDH
PE,90H,RO
Product ID High Byte (2BH)
7:0
PIDL
PE,06H.RO
Product ID Low Byte (2AH)
6.20 Chip Revision Register (2CH)
Bit
Name
Default
7:0
CHIPR
02H,RO
CHIP Revision
Description
Description
Description
Description
6.21 Transmit Check Sum Control Register (31H)
Bit
Name
Default
Description
7~3
RESERVED
0,RO
Reserved
2
UDPCSE
HP0,RW
UDP Checksum Generation Enable
1
TCPCSE
HP0,RW
TCP Checksum Generation Enable
0
IPCSE
HP0,RW
IP Checksum Generation Enable
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
21
DM9006
2-port Switch with Processor Interface
6.22 Receive Check Sum Control Status Register (32H)
Bit
Name
Default
Description
7
UDPS
HP0,RO
UDP Checksum Status
1: UDP packet checksum is fail.
0: UDP packet checksum is OK or it is not a UDP packet.
6
TCPS
HP0,RO
TCP Checksum Status
1: TCP packet checksum is fail.
0: TCP packet checksum is OK or it is not a TCP packet.
5
IPS
HP0,RO
IP Checksum Status
1: IP packet checksum is ail
0: IP packet checksum is OK or it is not an IP packet.
4
UDPP
HP0,RO
This is an UDP Packet
3
TCPP
HP0,RO
This is a TCP Packet
2
IPP
HP0,RO
This is an IP Packet
1
RCSEN
HPS0,RW Receive Checksum Checking Enable
When set, the checksum status will store in packet first byte of status header.
0
DCSE
HPS0,RW Discard Checksum Error Packet
When set, IP/TCP/UDP checksum field is error, this packet will be discarded.
6.23 uP Data Bus driving capability Register (38H)
Bit
Name
Default
RESERVED
0,RW
reserved
Description
7
6:5
4:3
2
ISA_CURR
Reserved
STEP
P01,RW
P0,RW
P0,RW
1
IOW_SPIKE
P0,RW
0
IOR_SPIKE
P1,RW
SD Bus Current Driving/Sinking Capability
00: 2mA
01: 4mA (default)
10: 6mA
11: 8mA
Reserved
Data Bus Output stepping
1: disabled
0: enabled
Eliminate IOW spike
1: eliminate about 2ns IOW spike
Eliminate IOR spike
1: eliminate about 2ns IOR spike
6.24 IRQ Pin Control Register (39H)
Bit
Name
Default
22
7:5
IRQ_DELAY
PS0,RW
1
IRQ_TYPE
PET0,RW
Description
IRQ Delayed Output Interval
This field determines the IRQ delayed output interval in multiples of 40
milliseconds(ms)
IRQ Pin Output Type Control
1: IRQ open-collector output
0: IRQ direct output
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
0
IRQ_POL
PET0,RW
IRQ Pin Polarity Control
1: IRQ active low
0: IRQ active high
6.25 TX/RX Memory Size Control Register (3FH)
Bit
Name
Default
Description
7:6
Reserved
PS0,RO
Reserved
TX block size
This value defines the transmit block size in 256-byte unit.
TX memory size = TX_SIZE * 256 bytes
And then
5:0
TX_SIZE
P20h,RW
RX memory size = 16KB – (TX_SIZE + 1)*256-Byte
Note: The value of TX_SIZE should be between 14H and 30H
Note 2: if the default value is changed, the reset switch command (REG52H bit
6) should be set to initialize DM9006 memory allocation.
6.26 Switch Control Register (52H)
Bit
Name
Default
Description
7
MEM_BIST PH0,RO
Address Memory Test BIST Status
0: OK
1: Fail
6
RST_SW
P0,RW
Reset Switch Core and auto clear after 10us
5
RST_ANLG P0,RW
Reset Analog PHY Core and auto clear after 10us
4:3
SNF_PORT PHE00,RW Sniffer Port Number
Define the port number to act as the sniffer port
2
CRC_DIS
PHE0,RW
CRC Checking Disable
When set, the received CRC error packet also accepts to receive memory.
1:0
RESERVED
0,RO
Reserved
6.27 VLAN Control Register (53H)
Bit
Name
Default
Description
7
TOS6
PHE0,RW Full ToS Using Enable
1: check most significant 6-bit of TOS
0: check most significant 3-bit only of TOS
6
RESERVED
0,RO
Reserved
5
UNICAST
PHE0,RW Unicast packet can across VLAN boundary
4
VIDFFF
PHE0,RW Replace VID FFF
If the received packet is a tagged VLAN with VID equal to “FFF”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
3
VID1
PHE0,RW Replace VID 001
If the received packet is a tagged VLAN with VID equal to “001”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
2
VID0
PHE0,RW Replace VID 000
If the received packet is a tagged VLAN with VID equal to “000”, its VLAN field is
replaced with VLAN tag defined in Reg. 6EH and 6FH.
1
PRI
PHE0,RW Replace priority field in the tag with value define in Reg 6FH bit 7~5.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
23
DM9006
2-port Switch with Processor Interface
0
VLAN
PHE0,RW
VLAN mode enable
1: 802.1Q base VLAN mode enable
0: port-base VLAN only
6.28 DSP PHY Control Register (58H~59H)
58H:
Bit
7:0
Name
DSP_CTL1
Default
PH0,RW
Description
DSP Control Register 1 for testing only (register 58H)
Name
DSP_CTL2
Default
PH0,RW
Description
DSP Control Register 2 for testing only (register 59H)
59H:
Bit
7:0
6.29 Per Port Control/Status Index Register (60H)
Bit
Name
Default
Description
7:5
reserved
PHS0,RW reserved
4:2
reserved
0,RO
reserved
1:0
INDEX
PHS0,RW Port index for register 61H~84H
Write the port number to this register before write/read register 61H~84H.
Note: The processor port INDEX number is 3
6.30 Per Port Control Data Register (61H)
Bit
Name
Default
Description
7
FAST_LEV
PHE0,RW IGMP Snooping Fast Leave Enable
6
PARTI_EN
PHE0,RW Enable Partition Detection
5
NO_DIS_RX PHE0,RW Don’t Discard RX Packets when Ingress Bandwidth Control
When received packets bandwidth reach Ingress bandwidth threshold,
the packets over the threshold are not discarded but with flow control.
4
FLOW_DIS
PHE0,RW Flow control in full duplex mode, or back pressure in half duplex mode
enable
0: enable
1: disable
3
BANDWIDTH PHE0,RW Bandwidth Control
0: Control with Ingress and Egress separately, ref to Register 66H.
1: Control with Ingress or Egress, ref to Register 67H
2
BP_DIS
PHE0,RW Broadcast packet filter
0: accept broadcast packets
1: reject broadcast packets
1
MP_DIS
PHE0,RW Multicast packet filter
0: accept multicast packets
1: reject multicast packets
0
MP_STORM PHE0,RW Broadcast Storm Control
0: only broadcast packets storm are controlled
1: multicast packets also same as broadcast storm control.
24
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.31 Per Port Status Data Register (62H)
Bit
Name
Default
Description
7:6
RESERVED
P0,RO
Reserved
5
LP_FCS
P0,RO
Link Partner Flow Control Enable Status
4
BIST
P0,RO
BIST status
1: SRAM BIST fail
0: SRAM BIST pass
3
RESERVED
0,RO
Reserved
2
SPEED2
P0,RO
PHY Speed Status
0: 10Mbps,
1: 100Mbps
1
FDX2
P0,RO
PHY Duplex Status
0: half-duplex,
1: full-duplex
0
LINK2
P0,RO
PHY Link Status
0: link fail,
1: link OK
6.32 Per Port Forward Control Register (65H)
Bit
Name
Default
Description
LOOPBACK PH0,RW
Loop-Back Mode
7
The received packet will be forward to this port itself.
6
MONI_TX
PH0,RW
TX Packet Monitored
The transmitted packets are also forward to sniffer port.
5
MONI_RX
PH0,RW
RX Packet Monitored
The received packets are also forward to sniffer port.
4
DIS_BMP
PH0,RW Broad/Multicast Not Monitored
The received broadcast or multicast packets are not forward to sniffer
port.
3
Reserved
PH0,RW
Reserved
2
TX_DIS
PH0,RW
Packet Transmit Disabled
All packets can not be forward to this port.
1
RX_DIS
PH0,RW
Packet receive Disabled
All received packets are discarded.
0
ADR_DIS
PH0,RW
Address Learning Disabled
The Source Address (SA) field of packet is not learned to address table.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
25
DM9006
2-port Switch with Processor Interface
6.33 Per Port Ingress and Egress Control Register (66H)
Bit
Name
Default
Description
7:4
INGRESS
PHE0,RW Ingress Rate Control
These bits define the bandwidth threshold that received packets over the threshold
are discarded.
3:0
EGRESS
PHE0,RW
Ingress Rate table below
0000: none
0001: 64Kbps
0010: 128Kbps
0011: 256Kbps
0100: 512Kbps
0101: 1Mbps
0110: 2Mbps
0111: 4Mbps
1000: 8Mbps
1001: 16Mbps
1010: 32Mbps
1011: 48Mbps
1100: 64Mbps
1101: 72Mbps
1110: 80Mbps
1111: 88Mbps
Egress Rate Control
These bits define the bandwidth threshold that transmitted packets over the
threshold are discarded.
Egress Rate table below
0000: none
0001: 64Kbps
0010: 128Kbps
0011: 256Kbps
0100: 512Kbps
0101: 1Mbps
0110: 2Mbps
0111: 4Mbps
1000: 8Mbps
1001: 16Mbps
1010: 32Mbps
1011: 48Mbps
1100: 64Mbps
1101: 72Mbps
1110: 80Mbps
1111: 88Mbps
26
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.34 Per Port Bandwidth Control Setting Register (67H)
Bit
Name
Default
Description
7:4
BSTH
PHE0,RW Broadcast Storm Threshold
These bits define the bandwidth threshold that received broadcast packets over
the threshold are discarded.
3:0
BW CTRL
PHE0,RW
Threshold table below
0000: no broadcast storm control
0001: 8K packets/sec
0010: 16K packets/sec
0011: 64K packets/sec
0100: 5%
0101: 10%
0110: 20%
0111: 30%
1000: 40%
1001: 50%
1010: 60%
1011: 70%
1100: 80%
1101: 90%
111X: no broadcast storm control
Received packet length counted. Bandwidth table below
These bits define the bandwidth threshold that transmitted or received packets
over the threshold are discarded.
Bandwidth table below
0000: none
0001: 64Kbps
0010: 128Kbps
0011: 256Kbps
0100: 512Kbps
0101: 1Mbps
0110: 2Mbps
0111: 4Mbps
1000: 8Mbps
1001: 16Mbps
1010: 32Mbps
1011: 48Mbps
1100: 64Mbps
1101: 72Mbps
1110: 80Mbps
1111: 88Mbps
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
27
DM9006
2-port Switch with Processor Interface
6.35 Per Port Block Unicast Ports Control Register (68H)
Bit
Name
Default
Description
7:4
RESERVED
PH0,RW Reserved
3:0
BLK_UP
PH0,RW Ports of Unicast Packet Be Blocked
The received unicast packets are not forward to the assigned ports.
Note: that the assigned port definition: bit 0 for port 0, bit 1 for port 1, bit 2
reserved, and bit 3 for processor port.
6.36 Per Port Block Multicast Ports Control Register (69H)
Bit
Name
Default
Description
7:4
RESERVED
PH0,RW Reserved
3:0
BLK_MP
PH0,RW Ports of Multicast Packet Be Blocked
The received multicast packets are not forward to the assigned ports.
6.37 Per Port Block Broadcast Ports Control Register (6AH)
Bit
Name
Default
Description
7:4
RESERVED
PH0,RW Reserved
3:0
BLK_BP
PH0,RW Ports of Broadcast Packet Be Blocked
The received broadcast packets are not forward to the assigned ports.
6.38 Per Port Block Unknown Ports Control Register (6BH)
Bit
Name
Default
Description
7:4
RESERVED
PH0,RW Reserved
3:0
BLK_UKP
PH0,RW Ports of Unknown Packet Be Blocked
The packets with DA field not found in address table are not forward to
the assigned ports.
6.39 Per Port Security & STP Register (6CH)
Bit
Name
Default
Description
7:6
RESERVED
0,RO
Reserved
5:4
STPS
PH0,RW Spanning Tree Port State
There are 4 port state for supporting Spanning Tree Protocol
00: Forwarding State, The port transmits and receives packets normally &
learning is enabled.
01: Disabled State, The port will not transmit and receive any packets & learning
is disabled.
10: Learning State, The port will only forward the packets that are to and from
uP port (span packets) & leaning is enabled.
11: Blocking/Listening State, The port will only forward the packets that are to
and from uP port (span packets) & leaning is disabled.
3
RESERVED
0,RO
Reserved
2
PS_UNK
PHE0,RW Unknown source address handling when port security is enabled
0: Discard Unknown (Default)
1: Unknown to uP Port
28
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
1:0
PS_EN
PHE0,RW
Port Security Enable
00: Port Security Disable (Default)
01: First Lock
10: First Link Lock
11: Assign Lock
6.40 Per Port Priority Queue Control Register (6DH)
Bit
Name
Default
Description
7
TAG_OUT
PHE0,RW Output Packet Tagging Enable
The transmitted packets are containing VLAN tagged field.
6
PRI_DIS
PHE0,RW Priority Queue Disable
Only one transmit queue is supported in this port.
5
WFQUE
PHE0,RW Weighted Round-Robin Queuing
1: The priority weight for queue 3, 2, 1, and 0 is 8, 4, 2, and 1
respectively.
0: The queue 3 has the highest priority, and the next priorities are
queue 2, 1, and 0 respectively.
4
TOS_PRI
PHE0,RW Priority ToS over VLAN
If an IP packet with VLAN tag, the priority of this packet is decode from
ToS field.
3
TOS_OFF
PHE0,RW ToS Priority Classification Disable
The priority information from ToS field of IP packet is ignored.
2
PRI_OFF
PHE0,RW 802.1 p Priority Classification Disable
The priority information from VLAN tag field is ignored.
1:0
P_PRI
PHE0,RW Port Base priority
The priority queue number in port base.
00 : queue 0,
01 : queue 1,
10 : queue 2,
11 : queue 3
6.41 Per Port VLAN Tag Low Byte Register (6EH)
Bit
Name
Default
7:0
VID70
PHE01,RW VID[7:0]
6.42 Per Port VLAN Tag High Byte Register (6FH)
Bit
Name
Default
7:5
PRI
PHE0,RW Tag [15:13]
4
CFI
PHE0,RW Tag[12]
3:0
VID118
PHE0,RW VID[11:8]
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
Description
29
DM9006
2-port Switch with Processor Interface
6.43 Ethernet Address Control / Status Register 1 (70H)
Bit
Name
Default
Description
RESERVED
7
0,RO
Reserved
6:5
EACS
P0,RO
Status of Ethernet Address Command
00: Command OK, Entry Non-exist
a. Create an new entry when command is write
b. Do nothing when command is delete
c. Entry not found when command is search
d. Entry is invalid when command is read
01: Command OK, Entry Exist
a. Overwrite the entry when command is write
b. Delete entry when command is delete
c. Entry found when command is search
d. Entry is valid when command is read
1X: Command Error
4:3
EAI
PHY,RW Ethernet Address Table Index
00: Unicast Address Table
01: Multicast Address Table
10: IGMP Table (Read Only)
11: Reserved
2:1
EAC
PH0,RW Ethernet Address Command
00: Read
01: Write
10: Delete
11: Search
0
EAS
P0,RO
Ethernet Address Table Status
0: Available
1: Busy
6.44 Ethernet Address Data Register (71H~76H)
Bit
Name
Default
71H
EAD0
PH0,RW MAC Address bit 07~00
72H
EAD1
PH0,RW MAC Address bit 15~08
73H
EAD2
PH0,RW MAC Address bit 23~16
74H
EAD3
PH0,RW MAC Address bit 31~24
75H
EAD4
PH0,RW MAC Address bit 39~32
76H
EAD5
PH0,RW MAC Address bit 47~40
Description
6.45 Ethernet Address Control / Status Register 2 (77H)
Bit
Name
Default
Description
7
RESERVED
0,RO
Reserved
6
OVERRIDE
PH0,RW When writing table, this bit can set the entry to override the port’s setting in the
receiving disable state of STP. When reading table, it indicates the entry is override
one or not. This bit supports unicast and multicast address table both.
0: Entry is normal one.
1: Entry is override one.
30
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
5
IGMPE
PH0,RO
4
EA_STATIC
PH0,RW
3:0
PORT
PH0,RW
When reading multicast address table, this bit indicated the entry is IGMP entry or
not.
0: Non-IGMP entry
1: IGMP entry
When writing unicast address table, this bit can be used to set the entry as static or
dynamic. When reading unicast address table, it indicates the entry is static or
dynamic.
0: Entry is dynamic.
1: Entry is static, never be age-out
Forwarding Port Number (0~3), when access Unicast Address Table.
Forwarding Port Mapping {uP, P2, P1, P0}, when access Multicast Address Table.
6.46 Snooping Control Register 1 (78H)
Bit
Name
Default
Description
7
RESERVED
0,RO
Reserved
6:5
UIPMPC
PHE0,RW Unregistered IP Multicast Packet Control
The IP multicast packet with a destination address which does not match any of
groups announced in earlier IGMP Membership Reports, i.e. not found in the
IGMP membership table.
00: As normal multicast packets
01: Dropped.
10: Force forward to processor port.
11: Forward to all ports except incoming & uP port.
4
UD_IGR
PHE0,RW User-defined IGMP Router Port Configuration Enable
0: Disable, the router portmap is automatic manipulation via IGMP snooping.
1: Enable, the router portmap is static defined by user.
3
SIGS2UP
PHE0,RW IGMP Packet Forward to uP Port only when Software-IGS
2
HIGS2UP
PHE0,RW IGMP Packet Forward to uP Port also when Hardware-IGS
0: IGMP packet doesn’t forwards to processor port when Hardware based
IGMP Snooping is enabled.
1: IGMP packet also forwards to processor port when Hardware based IGMP
Snooping is enabled.
1
SIGS_EN
PHE0,RW Software-based IGMP Snooping Enable
0: Hardware based IGMP Snooping, without software intervention. (default)
1: Software based IGMP Snooping
0
IGS_EN
PHE0,RW IGMP Snooping Enable
0: Disable
1: Enable
6.47 Snooping Control Register 2 (79H)
Bit
Name
Default
Description
7
SCP_PE
PHE0,RW Snooping Control Packet Priority Enable
0: Disable
1: Enable
6:5
SCP_PRI
PHE0,RW Snooping Control Packet Priority
00: Queue 0
01: Queue 1
10: Queue 2
11: Queue 3
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
31
DM9006
2-port Switch with Processor Interface
4:3
SCP_OTC
PHE0,RW
2:0
RPP
PHE0,RW
Snooping Control Packet Output Tag Control
00: Unmodified
01: Always Tagged
10: Always Untagged
11: Reserved
Router Port Portmap
If User-defined IGMP Router Port Configuration is enabled, this 3-bit register is
used to define static router portmap, otherwise, this register is automatic
manipulation by IGMP snooping and read only.
6.48 Snooping Control Register 3 (7AH)
Bit
Name
Default
Description
7:0
QI
PHE0,RW Query Interval
Define Query Interval when Hardware-IGS is enabled
6.49 Snooping Control Register 4 (7BH)
Bit
Name
Default
Description
7:2
RESERVED
0,RO
Reserved
1:0
RV
PHE10,RW Robustness Variable
Define Robustness Variable when Hardware-IGS is enabled.
00 = Reserved
01 = 1 times
10 = 2 times (Default)
11 = 3 times
6.50 Snooping Control Register 5 (7CH)
Bit
Name
Default
Description
7:2
RESERVED
0,RO
Reserved
1
MLD2UP
PHE0,RW MLD Packet Forward to uP Port only.
0
MLDS_EN
PHE0,RW MLD Snooping Enable
0: Disable
1: Enable
6.51 MIB Counter Port Index Register (80H)
Bit
Name
Default
Description
7
READY
P0,RO
MIB counter data is ready
6
MIB_DIS
PHS0,RW When write:
0: MIB counter is enabled
1: MIB counter is disabled
When read:
0: MIB counter is disabled
1: MIB counter is enabled
5
RESERVED
0,RO
Reserved
4:0
INDEX
PHS0,RW MIB counter index 0~9, each counter is 32-bit in Register 81h~84h.
Write the MIB counter index to this register before read them.
32
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.52 MIB Counter Data Registers (81H~84H)
Register
Name
Default
Description
81H
MIB_DAT
X,RO
MIB counter Data Register bit 0~7
82H
MIB_DAT
X,RO
MIB counter Data Register bit 8~15
83H
MIB_DAT
X,RO
MIB counter Data Register bit 16~23
84H
MIB_DAT
X,RO
MIB counter Data Register bit 24~31
MIB counter: RX Byte Counter Registers (INDEX 00H)
MIB counter: RX Uni-cast Packet Counter Registers (INDEX 01H)
MIB counter: RX Multi-cast Packet Counter Registers (INDEX 02H)
MIB counter: RX Discard Packet Counter Registers (INDEX 03H)
MIB counter: RX Error Packet Counter Registers (INDEX 04H)
MIB counter: TX Byte Counter Registers (INDEX 05H)
MIB counter: TX Uni-cast Packet Counter Registers (INDEX 06H)
MIB counter: TX Multi-cast Packet Counter Registers (INDEX 07H)
MIB counter: TX Discard Packet Counter Registers (INDEX 08H)
MIB counter: TX Error Packet Counter Registers (INDEX 09H)
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
33
DM9006
2-port Switch with Processor Interface
6.53 Port-Based VLAN Mapping Table Registers (B0H~BFH)
Define the port member in VLAN group
There are 16 VLAN group that defined in Reg. B0H~BFH.
Group 0 defined in Reg. B0H, and group 1 defined in Reg. B1H, and so on.
Bit
Name
Default
Description
7:4
RESERVED PHE0,RO Reserved
3
PORT_UP
PHE1,RW Mapping to processor
2
RESERVED PHE1,RW Reserved
1
PORT_P1
PHE1,RW Mapping to port 1
0
PORT_P0
PHE1,RW Mapping to port 0
6.54 TOS Priority Map Registers (C0H~CFH)
Define the 6-bit or 3-bit of ToS field mapping to 2-bit priority queue number.
In 6-bit type, the Reg. 53H bit 7 is “1”, Reg. C0H bit [1:0] define the mapping for ToS value 0, Reg. 60H bit [3:2] define the
mapping for ToS value 1, and so on, till Reg. CFH bit [7:6] define ToS value 63.
In 3-bit type, Reg. 53H bit 7 is “0” define the mapping for ToS value 0, Reg. 60H bit [3:2] define the mapping for ToS value 1,
and so on, till Reg. C1H bit [7:6] define ToS value 7.
Reg. C0H:
Bit
7:6
5:4
3:2
1:0
Name
TOS3
TOS2
TOS1
TOS0
Default
PHE0/1,RW
PHE0,/1RW
PHE0,RW
PHE0,RW
Description
If Reg. 53H. bit 7 =1 :TOS[7:2]=03H, otherwise TOS]7:5]=03H
If Reg. 53H. bit 7 =1 :TOS[7:2]=02H, otherwise TOS]7:5]=02H
If Reg.53H. bit 7 =1 :TOS[7:2]=01H, otherwise TOS]7:5]=01H
If Reg.53H. bit 7 =1 :TOS[7:2]=00H, otherwise TOS]7:5]=00H
Name
TOS7
TOS6
TOS5
TOS4
Default
PHE0/3,RW
PHE0/3,RW
PHE0/2,RW
PHE0/2,RW
Description
If Reg.53H. bit 7=1 :TOS[7:2]=07H, otherwise TOS]7:5]=07H
If Reg.53H. bit 7=1 :TOS[7:2]=06H, otherwise TOS]7:5]=06H
If Reg.53H. bit 7=1 :TOS[7:2]=05H, otherwise TOS]7:5]=05H
If Reg.53H. bit 7=1 :TOS[7:2]=04H, otherwise TOS]7:5]=04H
Name
TOSB
TOSA
TOS9
TOS8
Default
PHE0,RW
PHE0,RW
PHE0,RW
PHE0,RW
If Reg.53H. bit 7=1 :TOS[7:2]=0BH
If Reg.53H. bit 7=1 :TOS[7:2]=0AH
If Reg.53H. bit 7=1 :TOS[7:2]=09H
If Reg.53H. bit 7=1 :TOS[7:2]=08H
Name
TOSF
TOSE
TOSD
TOSC
Default
PHE0,RW
PHE0,RW
PHE0,RW
PHE0,RW
If Reg.53H. bit 7=1 :TOS[7:2]=0FH
If Reg.53H. bit 7=1 :TOS[7:2]=0EH
If Reg.53H. bit 7=1 :TOS[7:2]=0DH
If Reg.53H. bit 7=1 :TOS[7:2]=0CH
Reg. C1H:
Bit
7:6
5:4
3:2
1:0
Reg. C2H:
Bit
7:6
5:4
3:2
1:0
Description
Reg. C3H:
Bit
7:6
5:4
3:2
1:0
34
Description
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
Reg. C4H:
Bit
7:6
5:4
3:2
1:0
Name
TOS13
TOS12
TOS11
TOS10
Default
PHE1,RW
PHE1,RW
PHE1,RW
PHE1,RW
Description
If Reg.53H. bit 7=1 :TOS[7:2]=13H
If Reg.53H. bit 7=1 :TOS[7:2]=12H
If Reg.53H. bit 7=1 :TOS[7:2]=11H
If Reg.53H. bit 7=1 :TOS[7:2]=10H
Name
TOS17
TOS16
TOS15
TOS14
Default
PHE1,RW
PHE1,RW
PHE1,RW
PHE1,RW
If Reg.53H. bit 7=1 :TOS[7:2]=17H
If Reg.53H. bit 7=1 :TOS[7:2]=16H
If Reg.53H. bit 7=1 :TOS[7:2]=15H
If Reg.53H. bit 7=1 :TOS[7:2]=14H
Name
TOS1B
TOS1A
TOS19
TOS18
Default
PHE1,RW
PHE1,RW
PHE1,RW
PHE1,RW
If Reg.53H. bit 7=1 :TOS[7:2]=1BH
If Reg.53H. bit 7=1 :TOS[7:2]=1AH
If Reg.53H. bit 7=1 :TOS[7:2]=19H
If Reg.53H. bit 7=1 :TOS[7:2]=18H
Name
TOS1F
TOS1E
TOS1D
TOS1C
Default
PHE1,RW
PHE1,RW
PHE1,RW
PHE1,RW
If Reg.53H. bit 7=1 :TOS[7:2]=1FH
If Reg.53H. bit 7=1 :TOS[7:2]=1EH
If Reg.53H. bit 7=1 :TOS[7:2]=1DH
If Reg.53H. bit 7=1 :TOS[7:2]=1CH
Name
TOS23
TOS22
TOS21
TOS20
Default
PHE2,RW
PHE2,RW
PHE2,RW
PHE2,RW
If Reg.53H. bit 7=1 :TOS[7:2]=23H
If Reg.53H. bit 7=1 :TOS[7:2]=22H
If Reg.53H. bit 7=1 :TOS[7:2]=21H
If Reg.53H. bit 7=1 :TOS[7:2]=20H
Name
TOS27
TOS26
TOS25
TOS24
Default
PHE2,RW
PHE2,RW
PHE2,RW
PHE2,RW
Reg. C5H:
Bit
7:6
5:4
3:2
1:0
Description
Reg. C6H:
Bit
7:6
5:4
3:2
1:0
Description
Reg. C7H:
Bit
7:6
5:4
3:2
1:0
Description
Reg. C8H:
Bit
7:6
5:4
3:2
1:0
Description
Reg. C9H:
Bit
7:6
5:4
3:2
1:0
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
If Reg.53H. bit 7=1 :TOS[7:2]=27H
If Reg.53H. bit 7=1 :TOS[7:2]=26H
If Reg.53H. bit 7=1 :TOS[7:2]=25H
If Reg.53H. bit 7=1 :TOS[7:2]=24H
35
DM9006
2-port Switch with Processor Interface
Reg. CAH:
Bit
7:6
5:4
3:2
1:0
Name
TOS2B
TOS2A
TOS29
TOS28
Default
PHE2,RW
PHE2,RW
PHE2,RW
PHE2,RW
Description
If Reg.53H. bit 7=1 :TOS[7:2]=2BH
If Reg.53H. bit 7=1 :TOS[7:2]=2AH
If Reg.53H. bit 7=1 :TOS[7:2]=29H
If Reg.53H. bit 7=1 :TOS[7:2]=28H
Name
TOS2F
TOS2E
TOS2D
TOS2C
Default
PHE2,RW
PHE2,RW
PHE2,RW
PHE2,RW
Description
If Reg.53H. bit 7=1 :TOS[7:2]=2FH
If Reg.53H. bit 7=1 :TOS[7:2]=2EH
If Reg.53H. bit 7 =1 :TOS[7:2]=2DH
If Reg.53H. bit 7 =1 :TOS[7:2]=2CH
Name
TOS33
TOS32
TOS31
TOS30
Default
PHE3,RW
PHE3,RW
PHE3,RW
PHE3,RW
If Reg.53H. bit 7=1 :TOS[7:2]=33H
If Reg.53H. bit 7=1 :TOS[7:2]=32H
If Reg.53H. bit 7=1 :TOS[7:2]=31H
If Reg.53H. bit 7=1 :TOS[7:2]=30H
Name
TOS37
TOS36
TOS35
TOS34
Default
PHE3,RW
PHE3,RW
PHE3,RW
PHE3,RW
If Reg.53H. bit 7=1 :TOS[7:2]=37H
If Reg.53H. bit 7=1 :TOS[7:2]=36H
If Reg.53H. bit 7=1 :TOS[7:2]=35H
If Reg.53H. bit 7=1 :TOS[7:2]=34H
Name
TOS3B
TOS3A
TOS39
TOS38
Default
PHE3,RW
PHE3,RW
PHE3,RW
PHE3,RW
If Reg.53H. bit 7=1 :TOS[7:2]=3BH
If Reg.53H. bit 7=1 :TOS[7:2]=3AH
If Reg.53H. bit 7=1 :TOS[7:2]=39H
If Reg.53H. bit 7=1 :TOS[7:2]=38H
Name
TOS3F
TOS3E
TOS3D
TOS3C
Default
PHE3,RW
PHE3,RW
PHE3,RW
PHE3,RW
Reg. CBH:
Bit
7:6
5:4
3:2
1:0
Reg. CCH:
Bit
7:6
5:4
3:2
1:0
Description
Reg. CDH:
Bit
7:6
5:4
3:2
1:0
Description
Reg. CEH:
Bit
7:6
5:4
3:2
1:0
Description
Reg. CFH:
Bit
7:6
5:4
3:2
1:0
36
Description
If Reg.53H. bit 7=1 :TOS[7:2]=3FH
If Reg.53H. bit 7=1 :TOS[7:2]=3EH
If Reg.53H. bit 7=1 :TOS[7:2]=3DH
If Reg.53H. bit 7 =1 :TOS[7:2]=3CH
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
6.55 VLAN Priority Map Registers (D0H~D1H)
Define the 3-bit of priority field VALN mapping to 2-bit priority queue number.
Reg. D0H:
Bit
Name
7:6
TAG3
5:4
TAG2
3:2
TAG1
1:0
TAG0
Reg. D1H:
Bit
7:6
5:4
3:2
1:0
Name
TAG7
TAG6
TAG5
TAG4
Default
PHE1,RW
PHE1,RW
PHE0,RW
PHE0,RW
VLAN priority tag value = 03H
VLAN priority tag value = 02H
VLAN priority tag value = 01H
VLAN priority tag value = 00H
Description
Default
PHE3,RW
PHE3,RW
PHE2,RW
PHE2,RW
VLAN priority tag value = 07H
VLAN priority tag value = 06H
VLAN priority tag value = 05H
VLAN priority tag value = 04H
Description
6.56 Memory Data Pre-Fetch Read Command without Address Increment Register (F0H)
Bit
Name
Default
Description
7:0
MRCMDX
X,RO
Read data from RX SRAM. After the read of this command, the read pointer of
internal SRAM is unchanged. And the DM9006 starts to pre-fetch the SRAM data
to internal data buffers.
6.57 Memory Data Read Command with Address Increment Register (F2H)
When register FFH bit 7 is “0”, register F5H value will be returned to 0000H, if 16K-byte boundary is reached.
When register FFH bit 7 is “1”, register F5H value will be returned to 0000H, if processor port receive memory byte boundary
address RX memory size, defined in register 3FH with default 1F00H, is reached.
Bit
Name
Default
Description
7:0
MRCMD
X,RO
Read data from RX SRAM. After the read of this command, the read pointer is
increased by 1,2, or 4, depends on the operator mode (8-bit,16-bit and 32-bit
respectively)
6.58 Memory Data Read Address Register (F4H)
When register FFH bit 7 is “0”, register F5H and F4H can be used as memory byte address to read internal 64K-byte memory.
When register FFH bit 7 is “1”, register F5H and F4H can be used as processor port receive memory byte address with
memory space range from 0 to (RX memory size - 1), defined in register 3FH with default 1EFFH.
Bit
Name
Default
Description
7:0
MDRAL
PHS0,RW Memory Data Read Address Low Byte[7:0]
6.59 Memory Data Read Address Register (F5H)
Bit
Name
Default
Description
7:0
MDRAH50 PHS0,RW Memory Data Read Byte Address High Byte[15:8]
6.60 Memory Data Write Command without Address Increment Register (F6H)
Bit
Name
Default
Description
7:0
MWCMDX
X,WO
Write data to TX SRAM. After the write of this command, the write pointer is
unchanged
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
37
DM9006
2-port Switch with Processor Interface
6.61 Memory Data Write Command with Address Increment Register (F8H)
When register FFH bit 7 is “0”, register FBH value will be returned to 0000H, if 16K-byte boundary is reached.
Bit
Name
Default
Description
7:0
MWCMD
X,WO
Write Data to TX SRAM
After the write of this command, the write pointer is increased by 1, 2, or 4, depends
on the operator mode. (8-bit, 16-bit,32-bit respectively)
6.62 Memory Data Write Address Register (FAH)
When register FFH bit 7 is “0”, register FBH and FAH can be used as memory byte address to write internal 64K-byte
memory.
When register FFH bit 7 is “1”, register FBH and FAH are reserved. The processor port transmit memory address is generated
by DM9006 automatically.
Bit
Name
Default
Description
7:0
MDWAL
PHS0,RW Memory Data Write_ address Low Byte[7:0]
6.63 Memory Data Write Address Register (FBH)
Bit
Name
Default
Description
7:0
MDWAH
PHS0,RW Memory Data Write Byte Address High Byte[15:8]
6.64 TX Packet Length Registers (FCH~FDH)
Bit
Name
Default
7:0
TXPLH
PHS0,RW TX Packet Length High byte
7:0
TXPLL
PHS0,RW TX Packet Length Low byte
6.65 Interrupt Status Register (FEH)
Bit
Name
Default
7
IOMODE
T0, RO
6
5
4
3
2
1
0
RESERVED
LNKCHG
CNT_ERR
ROO
ROS
PT
PR
PHS0,RO
PHS0,RW/C1
PHS0,RW/C1
PHS0,RW/C1
PHS0,RW/C1
PHS0,RW/C1
PHS0,RW/C1
6.66 Interrupt Mask Register (FFH)
Bit
Name
Default
7
TXRX_EN
PHS0,RW
6
RESERVED
P0,RO
5
LNKCHGI
PHS0,RW
4
CNT_ERR
PHS0,RW/C1
3
ROOI
PHS0,RW
2
ROI
PHS0,RW
1
PTI
PHS0,RW
0
PRI
PHS0,RW
38
Description
Description
Width Processor Data Bus
0: 16-bit mode
1: 8-bit mode
Reserved
Link Status Change of port 0 or 1
Memory Management error
Receive Overflow Counter Overflow
Receive Overflow
Packet Transmitted
Packet Received
Description
Enable the SRAM read/write pointer used as transmit /receive address.
Reserved
Enable Link Status Change of port 0 or 1Interrupt
Enable Memory Management error interrupt
Enable Receive Overflow Counter Overflow Interrupt
Enable Receive Overflow Interrupt
Enable Packet Transmitted Interrupt
Enable Packet Received Interrupt
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
7. EEPROM FORMAT
name
MAC address
Auto Load Control
0~2
3
Vendor ID
Product ID
pin control
4
5
6
PHY control
7
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Word
Description
6 Byte Ethernet Address
Bit[1:0] = 01: Accept Setting of WORD4 and WORD5
Bit[3:2] = 01: Accept setting of WORD6 [4:0]
Bit[5:4] = Reserved
Bit[7:6] = 01: Accept setting of WORD7 [3:0]
Bit[9:8] = 01: Accept setting of WORD8 [4:0]
Bit[11:10] = 01: Accept setting of WORD7[13:8]
Bit[13:12] = Reserved
Bit[15:14] = 01: Accept setting of WORD7 [15:14]
2 byte vendor ID (Default: 0A46H)
2 byte product ID (Default: 9013H)
When word 3 bit [3:2] =01, these bits can control the CS#, IOR#, IOW#
and IRQ pins polarity.
Bit[0]
0: CS# pin is active low (default)
1: CS# pin is active high
Bit[1]
0: IOR# pin is active low (default)
1: IOR# pin is active high
Bit[2]
0: IOW# pin is active low (default)
1: IOW# pin is active high
Bit[3]
0: IRQ pin is active high (default)
1: IRQ pin is active low
Bit[4]
0: IRQ pin is force output (default)
1: IRQ pin is open-collected
Bit [15:5] = Reserved
Bit[0]
0: The WOL pin is active high (default)
1: The WOL pin is active low
Bit[1]
0: The WOL pin is in level mode (default)
1: The WOL pin is in pulse mode
Bit[2]
0: magic wakeup event is disable (default)
1: magic wakeup event is enabled
Bit[3]
0: link change wakeup event is disable (default)
1: link change wakeup event is enabled
Bit[7:4] = Reserved
Bit[8] = LED mode
0: LED in normal mode (default, description see chapter 5.5)
1: LED be changed to following mode
LNK0_LED/LNK1_LED active low indicates traffic active
FDX0_LED/FDX1_LED active low indicates 100Mbps mode
39
DM9006
2-port Switch with Processor Interface
RESERVED
Control
8~15
16
Switch Control 1
17
RESERVED
Port 0 Control 1
18
19
Port 0 Control 2
20
Port 1 Control 1
21
40
Port 1 Control 2
22
Port 2 Control 1
23
Port 2 Control 2
24
uP Port Control 1
25
uP Port Control 2
26
Port 0 VLAN Tag
27
Port 1 VLAN Tag
28
Port 2 VLAN Tag
29
SPD0_LED/SPD1_LED active low indicates 10Mbps mode
Bit[13:9] = set to 00000 for reserved
Bit[14] = Port 1 AUTO-MDIX control 1: ON, 0: OFF(default ON)
Bit[15] = Port 0 AUTO-MDIX control 1: ON, 0: OFF(default ON)
Reserved
Bit[1:0] = 01: Accept setting of WORD 17,18
Bit[3:2] = 01: Accept setting of WORD 19~26
Bit[5:4] = 01: Accept setting of WORD 27~30
Bit[7:6] = 01: Accept setting of WORD 31
Bit[9:8] = 01: Accept setting of WORD 32~39
Bit[11:10] = 01: Accept setting of WORD 40~47
Bit[13:12] = 01: Accept setting of WORD 49~52
Bit[15:14] = Reserved, set to 0000 in application
When word 16 bit [1:0] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. 52H bit [7:0]
This word bit [15:8] will be loaded to Reg. 53H bit [7:0]
This word must be cleared to 0000, if word 16 bit [1:0]=01
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 0 Reg. 61H bit [7:0]
This word bit [15:8] will be loaded to port 0 Reg. 66H bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 0 Reg. 67H bit [7:0]
This word bit [15:8] will be loaded to port 0 Reg. 6DH bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 1 Reg. 61H bit [7:0]
This word bit [15:8] will be loaded to port 1 Reg. 66H bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 1 Reg. 67H bit [7:0]
This word bit [15:8] will be loaded to port 1 Reg. 6DH bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 2 Reg. 61H bit [7:0]
This word bit [15:8] will be loaded to port 2 Reg. 66H bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 2 Reg. 67H bit [7:0]
This word bit [15:8] will be loaded to port 2 Reg. 6DH bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 3 Reg. 61H bit [7:0]
This word bit [15:8] will be loaded to port 3 Reg. 66H bit [7:0]
When word 16 bit [3:2] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 3 Reg. 67H bit [7:0]
This word bit [15:8] will be loaded to port 3 Reg. 6DH bit [7:0]
When word 16 bit [5:4] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 0 Reg. 6EH bit [7:0]
This word bit [15:8] will be loaded to port 0 Reg. 6FH bit [7:0]
When word 16 bit [5:4[ is “01”, after power on reset:
This word bit [7:0] will be loaded to port 1 Reg. 6EH bit [7:0]
This word bit [15:8] will be loaded to port 1 Reg. 6FH bit [7:0]
When word 16 bit [5:4] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 2 Reg. 6EH bit [7:0]
This word bit [15:8] will be loaded to port 2 Reg. 6FH bit [7:0]
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
uP Port VLAN Tag
30
VLAN Priority Map
31
Port VLAN Group 0,1 32
Port VLAN Group 2,3 33
Port VLAN Group 4,5 34
Port VLAN Group 6,7 35
Port VLAN Group 8,9 36
Port VLAN Group
10,11
37
Port VLAN Group
12,13
38
Port VLAN Group
14,15
39
ToS Priority Map 0
40
ToS Priority Map 1
41
ToS Priority Map 2
42
ToS Priority Map 3
43
ToS Priority Map 4
44
ToS Priority Map 5
45
ToS Priority Map 6
46
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
When word 16 bit [5:4] is “01”, after power on reset:
This word bit [7:0] will be loaded to port 3 Reg. 6EH bit [7:0]
This word bit [15:8] will be loaded to port 3 Reg. 6FH bit [7:0]
When word 16 bit [7:6] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. D0H bit [7:0]
This word bit [15:8] will be loaded to Reg. D1H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. B0H bit [7:0]
This word bit [15:8] will be loaded to Reg. B1H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. B2H bit [7:0]
This word bit [15:8] will be loaded to Reg. B3H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. B4H bit [7:0]
This word bit [15:8] will be loaded to Reg. B5H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. B6H bit [7:0]
This word bit [15:8] will be loaded to Reg. B7H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. B8H bit [7:0]
This word bit [15:8] will be loaded to Reg. B9H bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. BAH bit [7:0]
This word bit [15:8] will be loaded to Reg. BBH bit [7:0]
When word 16 bit [9:8] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. BCH bit [7:0]
This word bit [15:8] will be loaded to Reg. BDH bit [7:0]
When word 16 bit 9:8 is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. BEH bit [7:0]
This word bit [15:8] will be loaded to Reg. BFH bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. C0H bit [7:0]
This word bit [15:8] will be loaded to Reg. C1H bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. C2H bit [7:0]
This word bit [15:8] will be loaded to Reg. C3H bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. C4H bit [7:0]
This word bit [15:8] will be loaded to Reg. C5H bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. C6H bit [7:0]
This word bit [15:8] will be loaded to Reg. C7H bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. C8H bit 7~0
This word bit [15:8] will be loaded to Reg. C9H bit 7~0
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. CAH bit [7:0]
This word bit [15:8] will be loaded to Reg. CBH bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0] will be loaded to Reg. CCH bit [7:0]
41
DM9006
2-port Switch with Processor Interface
ToS Priority Map 7
47
RESERVED
48
Port Security Control 49
Snooping Control 1
50
Snooping Control 2
51
Snooping Control 3
52
42
This word bit [15:8] will be loaded to Reg. CDH bit [7:0]
When word 16 bit [11:10] is “01”, after power on reset:
This word bit [7:0]0 will be loaded to Reg. CEH bit [7:0]
This word bit [15:8] will be loaded to Reg. CFH bit [7:0]
Reserved
When word 16 bit [13:12] is “01”, after power on reset:
This word bit [3:0] will be loaded to port 0 register 6CH bit [2:0]
This word bit [7:4] will be loaded to port 1 register 6CH bit [2:0]
This word bit [11:8] will be loaded to port 2 register 6CH bit [2:0]
When word 16 bit [13:12] is “01”, after power on reset:
This word bit [7:0] will be loaded to register 78H
This word bit [15:8] will be loaded to register 79H
When word 16 bit [13:12] is “01”, after power on reset:
This word bit [7:0] will be loaded to register 7AH
This word bit [15:8] will be loaded to register 7BH
When word 16 bit [13:12] is “01”, after power on reset:
This word bit [1:0] will be loaded to register 7CH bit [1:0]
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
8. PHY REGISTERS
MII Register Description
AD Name
15
14
13
12
11
10
9
8
D
00H CONTR Reset Loop Speed Auto-N Power Isolate Restart Full
OL
back
select Enable Down
Auto-N Duplex
0
0
1
1
0
0
0
1
01H STATU T4 TX FDX TX HDX 10 FDX 10
Reserved
S
Cap. Cap.
Cap.
Cap. HDX
Cap.
0
1
1
1
1
0000
02H PHYID1 0
0
0
0
0
0
0
1
03H PHYID2
OUI_LSB
101110
04H Auto-Ne
g.
Advertis
e
05H Link
Part.
Ability
06H Auto-Ne
g.
Expansi
on
10H Specifi
ed
Config.
11H Specifi
ed
Conf/Sta
t
12H 10T
Conf/Sta
t
13H PWDO
R
14H Specifie
d config
16H RCVER
7
6
Coll.
Test
0
5
1
1
0
VNDR_MDL
0
0
TX
FDX
Adv
TX 10 FDX 10 HDX
HDX
Adv
Adv
Adv
LP
Next
Page
Reserved
LP
FC
LP
T4
LP
TX
FDX
LP
LP
LP
TX 10 FDX 10 HDX
HDX
Reserved
100
FDX
100
HDX
Rsvd
LP
Enable
BP BP_AD Reserv
ALIGN POK
edr
10
FDX
TX
0
Jabber
Detect
Extd
Cap.
1
0
0
0
0
0
1
1
0000
Advertised Protocol Selector Field
Link Partner Protocol Selector Field
Pardet LP Next Next Pg New Pg
LP
Fault Pg Able Able
Rcv
AutoN
Cap.
Force
Rsvd.
Reserv RMII
ed
mode 100LNK
10 HDX Reserv Revers Revers
ed
ed
ed
HBE SQUE JAB
Enable Enable Enable
1
MDL_REV
T4
Adv
BP
SCR
0
0
001011
FC
Adv
BP
4B5B
2
000_0000
Pream. Auto-N Remote Auto-N Link
Supr. Compl. Fault
Cap. Status
Reserved
LP
RF
3
Reserved
Next FLP Rcv Remote
Page
Ack
Fault
LP
Ack
4
COL RPDCT Reset Pream.
LED
R-EN St. Mch Supr.
PHY ADDR [4:0]
Serial
Sleep Remote
mode LoopOut
Auto-N. Monitor Bit [3:0]
Reserved
Polarity
Reverse
PD10D PD100l PDchip PDcrm PDaeq PDdrv PDecli PDeclo PD10
RV
TSTSE TSTSE FORCE FORCE PREA TX10M NWAY Reserv MDIX_ AutoNe Mdix_fix Mdix_d MonSel MonSel Reserv PD_val
1
2
_TXSD _FEF MBLEX _PWR _PWR
ed
CNTL g_dlpbk Value
own
1
0
ed
ue
Receiver Error Counter
17H DIS_con
nect
1DH PSCR
Reserved
Reversed
Reversed
Disconnect_counter
PREA AMPLIT TX_P
MBLE UDE
WR
X
1EH DATA
Reversed
indirect data
1FH ADDR
Key to Default
In the register description that follows, the default
column takes the form:
<Reset Value>, <Access Type> / <Attribute(s)>
Where:
<Reset Value>:
1
Bit set to logic one
0
Bit set to logic zero
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
indirect address
X
No default value
<Access Type>:
RO = Read only,
RW = Read/Write
<Attribute (s)>:
SC = Self clearing, P = Value permanently set
43
DM9006
2-port Switch with Processor Interface
8.1 Basic Mode Control Register (BMCR) – 00H
44
Bit
15
Bit Name
Reset
14
Loopback
13
Speed selection
12
Auto-negotiation
enable
11
Power down
10
Isolate
9
Restart
Auto-negotiation
8
Duplex mode
Default
Description
0, RW/SC Reset
1=Software reset
0=Normal operation
This bit sets the status and controls the PHY registers to their
default states. This bit, which is self-clearing, will keep returning a
value of one until the reset process is completed
0, RW
Loopback
Loop-back control register
1 = Loop-back enabled
0 = Normal operation
When in 100Mbps operation mode, setting this bit may cause the
descrambler to lose synchronization and produce a 720ms "dead
time" before any valid data appears at the MII receive outputs
1, RW
Speed Select
1 = 100Mbps
0 = 10Mbps
Link speed may be selected either by this bit or by auto-negotiation.
When auto-negotiation is enabled and bit 12 is set, this bit will return
auto-negotiation selected medium type
1, RW
Auto-negotiation Enable
1 = Auto-negotiation is enabled, bit 8 and 13 will be in
auto-negotiation status
0, RW
Power Down
While in the power-down state, the PHY should respond to
management transactions. During the transition to power-down
state and while in the power-down state, the PHY should not
generate spurious signals on the MII
1=Power down
0=Normal operation
0,RW
Isolate
Force to 0 in application.
0,RW/SC Restart Auto-negotiation
1 = Restart auto-negotiation. Re-initiates the auto-negotiation
process. When auto-negotiation is disabled (bit 12 of this register
cleared), this bit has no function and it should be cleared. This bit is
self-clearing and it will keep returning to a value of 1 until
auto-negotiation is initiated by the DM9006. The operation of the
auto-negotiation process will not be affected by the management
entity that clears this bit
0 = Normal operation
1,RW
Duplex Mode
1 = Full duplex operation. Duplex selection is allowed when
Auto-negotiation is disabled (bit 12 of this register is cleared). With
auto-negotiation enabled, this bit reflects the duplex capability
selected by auto-negotiation
0 = Normal operation
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
7
Collision test
0,RW
6-0
Reserved
0,RO
Collision Test
1 = Collision test enabled. When set, this bit will cause the COL
signal to be asserted in response to the assertion of TX_EN in
internal MII interface.
0 = Normal operation
Reserved
Read as 0, ignore on write
8.2 Basic Mode Status Register (BMSR) – 01H
Bit
15
Bit Name
100BASE-T4
Default
0,RO/P
14
100BASE-TX
full-duplex
1,RO/P
13
100BASE-TX
half-duplex
1,RO/P
12
10BASE-T
full-duplex
1,RO/P
11
10BASE-T
half-duplex
1,RO/P
10-7
Reserved
0,RO
6
MF preamble
suppression
1,RO
5
Auto-negotiation
Complete
0,RO
4
Remote fault
0, RO
3
Auto-negotiation
ability
1,RO/P
2
Link status
0,RO
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
100BASE-T4 Capable
1 = DM9006 is able to perform in 100BASE-T4 mode
0 = DM9006 is not able to perform in 100BASE-T4 mode
100BASE-TX Full Duplex Capable
1 = DM9006 is able to perform 100BASE-TX in full duplex mode
0 = DM9006 is not able to perform 100BASE-TX in full duplex mode
100BASE-TX Half Duplex Capable
1 = DM9006 is able to perform 100BASE-TX in half duplex mode
0 = DM9006 is not able to perform 100BASE-TX in half duplex
mode
10BASE-T Full Duplex Capable
1 = DM9006 is able to perform 10BASE-T in full duplex mode
0 = DM9006 is not able to perform 10BASE-TX in full duplex mode
10BASE-T Half Duplex Capable
1 = DM9006 is able to perform 10BASE-T in half duplex mode
0 = DM9006 is not able to perform 10BASE-T in half duplex mode
Reserved
Read as 0, ignore on write
MII Frame Preamble Suppression
1 = PHY will accept management frames with preamble suppressed
0 = PHY will not accept management frames with preamble
suppressed
Auto-negotiation Complete
1 = Auto-negotiation process completed
0 = Auto-negotiation process not completed
Remote Fault
1 = Remote fault condition detected (cleared on read or by a chip
reset). Fault criteria and detection method is DM9006
implementation specific. This bit will set after the RF bit in the
ANLPAR (bit 13, register address 05) is set
0 = No remote fault condition detected
Auto Configuration Ability
1 = DM9006 is able to perform auto-negotiation
0 = DM9006 is not able to perform auto-negotiation
Link Status
1 = Valid link is established (for either 10Mbps or 100Mbps
operation)
0 = Link is not established
The link status bit is implemented with a latching function, so that
45
DM9006
2-port Switch with Processor Interface
1
Jabber detect
0, RO
0
Extended
capability
1,RO/P
the occurrence of a link failure condition causes the link status bit to
be cleared and remain cleared until it is read via the management
interface
Jabber Detect
1 = Jabber condition detected
0 = No jabber
This bit is implemented with a latching function. Jabber conditions
will set this bit unless it is cleared by a read to this register through a
management interface or a DM9006 reset. This bit works only in
10Mbps mode
Extended Capability
1 = Extended register capable
0 = Basic register capable only
8.3 PHY ID Identifier Register #1 (PHYID1) – 02H
The PHY Identifier Registers #1 and #2 work together in a single identifier of the DM9006. The Identifier consists
of a concatenation of the Organizationally Unique Identifier (OUI), a vendor's model number, and a model
revision number. DAVICOM Semiconductor's IEEE assigned OUI is 00606E.
Bit
15-0
Bit Name
OUI_MSB
Default
<0181H>
Description
OUI Most Significant Bits
This register stores bit 3 to 18 of the OUI (00606E) to bit 15 to 0 of
this register respectively. The most significant two bits of the OUI
are ignored (the IEEE standard refers to these as bit 1 and 2)
8.4 PHY ID Identifier Register #2 (PHYID2) – 03H
Bit
15-10
Bit Name
OUI_LSB
Default
<101110>,
RO/P
9-4
VNDR_MDL
<001011>,
RO/P
3-0
MDL_REV
<0000>,
RO/P
Description
OUI Least Significant Bits
Bit 19 to 24 of the OUI (00606E) are mapped to bit 15 to 10 of this
register respectively
Vendor Model Number
Five bits of vendor model number mapped to bit 9 to 4 (most
significant bit to bit 9)
Model Revision Number
Five bits of vendor model revision number mapped to bit 3 to 0
(most significant bit to bit 4)
8.5 Auto-negotiation Advertisement Register (ANAR) – 04H
This register contains the advertised abilities of this DM9006 device as they will be transmitted to its link partner
during Auto-negotiation.
46
Bit
15
Bit Name
NP
Default
0,RO/P
14
ACK
0,RO
Description
Next page Indication
1 = Next page available
0 = No next page available
The DM9006 has no next page, so this bit is permanently set to 0
Acknowledge
1 = Link partner ability data reception acknowledged
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
13
RF
12-11
Reserved
10
FCS
9
T4
8
TX_FDX
7
TX_HDX
6
10_FDX
5
10_HDX
4-0
Selector
0 = Not acknowledged
The DM9006's auto-negotiation state machine will automatically
control this bit in the outgoing FLP bursts and set it at the
appropriate time during the auto-negotiation process. Software
should not attempt to write to this bit.
0, RW
Remote Fault
1 = Local device senses a fault condition
0 = No fault detected
X, RW
Reserved
Write as 0, ignore on read
1, RW
Flow Control Support
1 = Controller chip supports flow control ability
0 = Controller chip doesn’t support flow control ability
0, RO/P
100BASE-T4 Support
1 = 100BASE-T4 is supported by the local device
0 = 100BASE-T4 is not supported
The DM9006 does not support 100BASE-T4 so this bit is
permanently set to 0
1, RW
100BASE-TX Full Duplex Support
1 = 100BASE-TX full duplex is supported by the local device
0 = 100BASE-TX full duplex is not supported
1, RW
100BASE-TX Support
1 = 100BASE-TX half duplex is supported by the local device
0 = 100BASE-TX half duplex is not supported
1, RW
10BASE-T Full Duplex Support
1 = 10BASE-T full duplex is supported by the local device
0 = 10BASE-T full duplex is not supported
1, RW
10BASE-T Support
1 = 10BASE-T half duplex is supported by the local device
0 = 10BASE-T half duplex is not supported
<00001>, RW Protocol Selection Bits
These bits contain the binary encoded protocol selector supported
by this node
<00001> indicates that this device supports IEEE 802.3 CSMA/CD
8.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 05H
This register contains the advertised abilities of the link partner when received during Auto-negotiation.
Bit
15
Bit Name
NP
Default
0, RO
14
ACK
0, RO
13
RF
0, RO
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Description
Next Page Indication
1 = Link partner, next page available
0 = Link partner, no next page available
Acknowledge
1 = Link partner ability data reception acknowledged
0 = Not acknowledged
The DM9006's auto-negotiation state machine will automatically
control this bit from the incoming FLP bursts. Software should not
attempt to write to this bit
Remote Fault
47
DM9006
2-port Switch with Processor Interface
12-11
Reserved
10
FCS
9
T4
8
TX_FDX
7
TX_HDX
6
10_FDX
5
10_HDX
4-0
Selector
1 = Remote fault indicated by link partner
0 = No remote fault indicated by link partner
0, RO
Reserved
Read as 0, ignore on write
0, RO
Flow Control Support
1 = Controller chip supports flow control ability by link partner
0 = Controller chip doesn’t support flow control ability by link
partner
0, RO
100BASE-T4 Support
1 = 100BASE-T4 is supported by the link partner
0 = 100BASE-T4 is not supported by the link partner
0, RO
100BASE-TX Full Duplex Support
1 = 100BASE-TX full duplex is supported by the link partner
0 = 100BASE-TX full duplex is not supported by the link partner
0, RO
100BASE-TX Support
1 = 100BASE-TX half duplex is supported by the link partner
0 = 100BASE-TX half duplex is not supported by the link partner
0, RO
10BASE-T Full Duplex Support
1 = 10BASE-T full duplex is supported by the link partner
0 = 10BASE-T full duplex is not supported by the link partner
0, RO
10BASE-T Support
1 = 10BASE-T half duplex is supported by the link partner
0 = 10BASE-T half duplex is not supported by the link partner
<00000>, RO Protocol Selection Bits
Link partner’s binary encoded protocol selector
8.7 Auto-negotiation Expansion Register (ANER) - 06H
48
Bit
15-5
Bit Name
Reserved
Default
0, RO
4
PDF
0, RO/LH
3
LP_NP_ABLE
0, RO
2
NP_ABLE
0,RO/P
1
PAGE_RX
0, RO
0
LP_AN_ABLE
0, RO
Description
Reserved
Read as 0, ignore on write
Local Device Parallel Detection Fault
PDF = 1: A fault detected via parallel detection function.
PDF = 0: No fault detected via parallel detection function
Link Partner Next Page Able
LP_NP_ABLE = 1: Link partner, next page available
LP_NP_ABLE = 0: Link partner, no next page
Local Device Next Page Able
NP_ABLE = 1: DM9006, next page available
NP_ABLE = 0: DM9006, no next page
DM9006 does not support this function, so this bit is always 0
New Page Received
A new link code word page received. This bit will be automatically
cleared when the register (register 6) is read by management
Link Partner Auto-negotiation Able
A “1” in this bit indicates that the link partner supports
Auto-negotiation
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
8.8 DAVICOM Specified Configuration Register (DSCR) – 10H
Bit
Bit Name
Default
Description
15
BP_4B5B
0,RW
Bypass 4B5B Encoding and 5B4B Decoding
1 = 4B5B encoder and 5B4B decoder function bypassed
0 = Normal 4B5B and 5B4B operation
14
BP_SCR
0, RW
Bypass Scrambler/Descrambler Function
1 = Scrambler and descrambler function bypassed
0 = Normal scrambler and descrambler operation
13
BP_ALIGN
0, RW
Bypass Symbol Alignment Function
1 = Receive functions (descrambler, symbol alignment and symbol
decoding functions) bypassed. Transmit functions (symbol
encoder and scrambler) bypassed
0 = Normal operation
12
BP_ADPOK
0, RW
BYPASS ADPOK
Force signal detector (SD) active. This register is for debug only,
not release to customer
1: Forced SD is OK,
0: Normal operation
11
Reserved
RW
Reserved
Force to 0 in application
TX
1,
RW
100BASE-TX
Mode Control
10
1 = 100BASE-TX operation
0 = 100BASE-FX operation
9
Reserved
0, RO
Reserved
8
Reserved
0, RW
Reserved
7
F_LINK_100
0, RW
Force Good Link in 100Mbps
1 = Force 100Mbps good link status
0 = Normal 100Mbps operation
This bit is useful for diagnostic purposes
6
Reserved
0, RW
Reserved
Force to 0 in application.
5
COL_LED
0, RW
COL LED Control (valid in PHY test mode)
4
RPDCTR-EN
1, RW
Reduced Power Down Control Enable
This bit is used to enable automatic reduced power down
1 = Enable automatic reduced power down
0 = Disable automatic reduced power down
3
SMRST
0, RW
Reset State Machine
When writes 1 to this bit, all state machines of PHY will be reset.
This bit is self-clear after reset is completed
2
MFPSC
1, RW
MF Preamble Suppression Control
MII frame preamble suppression control bit
1 = MF preamble suppression bit on
0 = MF preamble suppression bit off
1
SLEEP
0, RW
Sleep Mode
Writing a 1 to this bit will cause PHY entering the Sleep mode and
power down all circuit except oscillator and clock generator circuit.
When waking up from Sleep mode (write this bit to 0), the
configuration will go back to the state before sleep; but the state
machine will be reset
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
49
DM9006
2-port Switch with Processor Interface
0
RLOUT
0, RW
Remote Loop out Control
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing
8.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H
Bit Bit Name Default
Description
15
100FDX
1, RO 100M Full Duplex Operation Mode
After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it
means the operation 1 mode is a 100M full duplex mode. The software can read bit
[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when
it is not in the auto-negotiation mode
14
100HDX
1, RO 100M Half Duplex Operation Mode
After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it
means the operation 1 mode is a 100M half duplex mode. The software can read bit
[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when
it is not in the auto-negotiation mode
13
10FDX
1, RO 10M Full Duplex Operation Mode
After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it
means the operation 1 mode is a 10M Full Duplex mode. The software can read bit
[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when
it is not in the auto-negotiation mode
12
10HDX
1, RO 10M Half Duplex Operation Mode
After auto-negotiation is completed, results will be written to this bit. If this bit is 1, it
means the operation 1 mode is a 10M half duplex mode. The software can read bit
[15:12] to see which mode is selected after auto-negotiation. This bit is invalid when
it is not in the auto-negotiation mode
11 Reserved
0, RO Reserved
Read as 0, ignore on write
10 Reserved
0,RW Reserved
9
Reserved
0,RW Reserved
8-4 PHYADR[4:0] 1, RW PHY Address Bit 4:0
The first PHY address bit transmitted or received is the MSB of the address (bit 4). A
station management entity connected to multiple PHY entities must know the
appropriate address of each PHY
3-0 ANMB[3:0] 0, RO Auto-negotiation Monitor Bits
These bits are for debug only. The auto-negotiation status will be written to these
bits.
B3 B2 B1 B0
0 0 0 0 In IDLE state
0 0 0 1 Ability match
0 0 1 0 Acknowledge match
0 0 1 1 Acknowledge match fail
0 1 0 0 Consistency match
0 1 0 1 Consistency match fail
0 1 1 0 Parallel detects signal link ready
0 1 1 1 Parallel detects signal link ready fail
1 0 0 0 Auto-negotiation completed successfully
50
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
8.10 10BASE-T Configuration/Status (10BTCSR) – 12H
Bit
15
Bit Name
Reserved
Default
0, RO
14
LP_EN
1, RW
13
HBE
1,RW
12
SQUELCH
1, RW
11
JABEN
1, RW
10
SERIAL
0, RW
9-1
Reserved
0, RO
0
POLR
0, RO
Description
Reserved
Read as 0, ignore on write
Link Pulse Enable
1 = Transmission of link pulses enabled
0 = Link pulses disabled, good link condition forced
This bit is valid only in 10Mbps operation
Heartbeat Enable
1 = Heartbeat function enabled
0 = Heartbeat function disabled
When the DM9006 is configured for full duplex operation, this bit will
be ignored (the collision/heartbeat function is invalid in full duplex
mode)
Squelch Enable
1 = Normal squelch
0 = Low squelch
Jabber Enable
Enables or disables the Jabber function when the DM9006 is in
10BASE-T full duplex or 10BASE-T transceiver Loopback mode
1 = Jabber function enabled
0 = Jabber function disabled
10M Serial Mode (valid in PHY test mode)
Force to 0, in application.
Reserved
Read as 0, ignore on write
Polarity Reversed
When this bit is set to 1, it indicates that the 10Mbps cable polarity is
reversed. This bit is automatically set and cleared by 10BASE-T
module
8.11 Power Down Control Register (PWDOR) – 13H
Bit
15-9
Bit Name
Reserved
Description
Reserved
Read as 0, ignore on write
8
PD10DRV
0, RW
Vendor power down control test
7
PD100DL
0, RW
Vendor power down control test
6
PDchip
0, RW
Vendor power down control test
5
PDcrm
0, RW
Vendor power down control test
4
PDaeq
0, RW
Vendor power down control test
3
PDdrv
0, RW
Vendor power down control test
2
PDedi
0, RW
Vendor power down control test
1
PDedo
0, RW
Vendor power down control test
0
PD10
0, RW
Vendor power down control test
* When selected, the power down value is control by Register 20.0
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Default
0, RO
51
DM9006
2-port Switch with Processor Interface
8.12 (Specified config) Register – 14H
Bit
Bit Name
Default
15
TSTSE1
0,RW
14
TSTSE2
0,RW
13
FORCE_TXSD
0,RW
12
FORCE_FEF
0,RW
11
PREAMBLEX
0,RW
10
TX10M_PWR
1,RW
9
NWAY_PWR
0,RW
8
Reserved
0, RO
7
MDIX_CNTL
6
5
4
3
2
1
0
52
Description
Vendor test select 1 control
Vendor test select 2 control
Force Signal Detect
1: force SD signal OK in 100M
0: normal SD signal.
Vendor test select control
Preamble Saving Control
0: when bit 10 is set, the 10BASE-T transmit preamble count is
reduced. When bit 11 of register 1DH is set, 12-bit preamble is
reduced; otherwise 22-bit preamble is reduced.
1: transmit preamble bit count is normal in 10BASE-T mode
10BASE-T mode Transmit Power Saving Control
1: enable transmit power saving in 10BASE-T mode
0: disable transmit power saving in 10BASE-T mode
Auto-negotiation Power Saving Control
1: disable power saving during auto-negotiation period
0: enable power saving during auto-negotiation period
Reserved
Read as 0, ignore on write
MDI/MDIX,RO The polarity of MDI/MDIX value
1: MDIX mode
0: MDI mode
AutoNeg_dpbk
0,RW
Auto-negotiation Loopback
1: test internal digital auto-negotiation Loopback
0: normal.
Mdix_fix Value
0, RW
MDIX_CNTL force value:
When Mdix_down = 1, MDIX_CNTL value depend on the register
value.
Mdix_down
0,RW
MDIX Down
Manual force MDI/MDIX.
0: Enable HP Auto-MDIX
1: Disable HP Auto-MDIX ,
MDIX_CNTL value depend on Reg.14H.bit5
MonSel1
0,RW
Vendor monitor select 1
MonSel0
0,RW
Vendor monitor select 0
Reserved
0,RW
Reserved
Force to 0, in application.
PD_value
0,RW
Power down control value
Decision the value of each field Reg.13H.
1: power down
0: normal
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
8.13 DAVICOM Specified Receive Error Counter Register (RECR) – 16H
Bit
Bit Name
Default
Description
15-0
Rcv_ Err_ Cnt
0, RO
Receive Error Counter
Receive error counter that increments upon detection of RXER.
Clean by reading this register.
8.14 DAVICOM Specified Disconnect Counter Register (DISCR) – 17H
Bit
Bit Name
Default
Description
15-8
Reserved
0, RO
Reserved
7-0
Disconnect
Counter
0, RO
Disconnect Counter that increment upon detection of
disconnection. Clean by reading this register.
8.15 Power Saving Control Register (PSCR) – 1DH
Bit
Bit Name
Default
Description
15-12
RESERVED
0,RO
RESERVED
11
PREAMBLEX
0,RW
Preamble Saving Control
when both bit 10 and 11 of register 14H are set, the 10BASE-T
transmit preamble count is reduced.
1: 12-bit preamble is reduced.
0: 22-bit preamble is reduced.
10
AMPLITUDE
0,RW
Transmit Amplitude Control Disabled
1: when cable is unconnected with link partner, the TX amplitude is
reduced for power saving.
0: disable Transmit amplitude reduce function
9
TX_PWR
0.RW
Transmit Power Saving Control Disabled
1: when cable is unconnected with link partner, the driving current
of transmit is reduced for power saving.
0: disable transmit driving power saving function
8-0
RESERVED
0,RO
RESERVED
8.16 DAVICOM indirect DATA Register (DATA) – 1EH
Bit
Bit Name
Default
Description
15-0
DATA
0, RW
In-direct DATA register
When write, data to register that addressing by ADDR
When read, data from register that addressing by ADDR
8.17 DAVICOM indirect ADDR Register (ADDR) – 1FH
Bit
Bit Name
Default
15-8
Reserved
0, RO
Reserved
3-0
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
ADDR
0, RW
Description
In-direct ADDR register
1: addressing to power saving control register (same as REG
1DH)
2: reserved
3: reserved
4: addressing to TX amplitude control register
53
DM9006
2-port Switch with Processor Interface
8.18 DAVICOM indirect TX Amplitude Control Register (TX_OUT_CNTL) – indirect-04H
Bit
Bit Name
Default
Description
15-6
Reserved
0, RO
Reserved
5-0
54
TX
AMPLITUDE
0, RW
TX amplitude control
To tune the amplitude of TX +/-.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9. FUNCTIONAL DESCRIPTION
9.1 Processor bus and memory management function:
When the bit 7 of IMR is cleared, there is a 64K9.1.1 Processor Interface
byte memory space in the DM9006 can be accessed.
In the general processor mode, the chip selection
This configured type of internal memory is used for
is just coming from pin CS#. There are only two
testing only. The memory write address (register
addressing ports through the access of the host
FAh/FBh) and the memory read address (register
interface.
F4h/F5h) represent the physical memory address of
One port is the INDEX port and the other is the
the DM9006 internal memory. It is noted that after the
DATA port. The INDEX port is decoded by the CMD
memory had been written by memory write command,
pin=0 and the DATA by the CMD pin=1. The contents
the switch reset command (bit 6 of register 52h)
of the INDEX port are the register address of the
should be set before normal switch function operation,
DATA port. Before the access of any register, the
since the controlled data in internal memory may be
address of the register must be saved in the INDEX
corrupted.
port before.
9.1.2 Direct Memory Access Control
The DM9006 provides DMA capability to simplify
the access of the internal memory. After the setting of
the starting address of the internal memory and then
issuing a dummy read/write command to load the
current data to internal data buffer, the desired
location of the internal memory can be accessed by
the read/write command registers. The memory’s
address will be increased with the size equal to the
current operation mode (i.e. the byte or word mode)
and the data of the next location will be loaded to
internal data buffer automatically. It is noted that the
data of the first access (the dummy read/write
command) in a sequential burst should be ignored
because that the data was the contents of the last
read/write command.
There are two configured types of internal
memory which are controlled by bit 7 of IMR. When
the bit 7 of IMR is set, the internal memory is used for
transmit and receive buffers. The transmit buffer
occupies 8K bytes. And the receive buffer occupies
7.75K bytes. Both the transmit and receive buffer
address need not to be programmed instead that they
are managed by the DM9006 automatically. In
transmit function, after power on reset or each time
after the transmit command is issued (bit 0 of TCR is
set), the next starting transmit buffer address is
loaded. In receive function, the 7.75K-byte receive
buffer can be treated as a continued logic memory
space. The memory address will wrap to address 0 if
the end of address is reached.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
9.1.3 Packet Transmission
There are two packets, sequentially named as
index I and index II, can be stored in the TX SRAM at
the same time. The index register 02h controls the
insertion of CRC.
The start address of transmission is 00h and the
current packet is index I after software or hardware
reset. Firstly write data to the TX SRAM using the
DMA port and then write the byte count to byte count
register at index register 0fch and 0fdh. Set the bit 1
of control register. The DM9006 starts to transmit the
index I packet. Before the transmission of the index I
packet ends, the data of the next (index II) packet can
be moved to TX SRAM. After the index I packet ends
the transmission, write the byte count data of the
index II to BYTE_COUNT register and then set the bit
1 of control register to transmit the index II packet.
The following packets, named index I, II, I, II… use
the same way to be transmitted.
9.1.4 Packet Reception
The RX SRAM is a ring data structure. Each
packet has a 4-byte header followed with the data of
the reception packet which CRC field is included. The
format of the 4-byte header is 01h, status,
BYTE_COUNT low, and BYTE_COUNT high. It is
noted that the start address of each packet is in the
proper address boundary which depends on the
operation mode (byte or word mode).
55
DM9006
2-port Switch with Processor Interface
9.2 Switch function:
9.2.1 Address Learning
The DM9016 stores MAC addresses, port number
and time stamp information in the Hash-based
Address Table. The table can learn up to 1K unicast
address entries. The DM9016 provides two methods
to learn address in the table, self-learning and
manual learning.
Self-learning
The self-learning mechanism means the DM9016
learn the MAC addresses of incoming packets in real
time without CPU’s assistance.
The switch engine creates a new entry if incoming
packet’s Source Address (SA) does not exist and the
packet is valid (error-free). If SA was found and
incoming port mismatch with port number in table,
update the entry with SA and incoming port number.
Those entries will be created, updated or aged
dynamically.
Besides, the DM9016 has an option to disable
address learning for individual port. This feature can
be set by bit 0 of register 65h.
Manual Learning
The DM9016 also provides manual learning
mechanism with CPU’s assistance. The CPU can
create, update or delete entry for flexible
management. In addition to above, the entry can be
set as static one that will not be aged-out forever.
9.2.2 Address Aging
The time stamp information of address table is
used in the aging process. The switch engine
updates time stamp whenever the corresponding SA
receives. The switch engine would delete the entry if
its time stamp is not updated for a period of time.
The period can be programmed or disabled through
bit 0 & 1 of register 52h.
9.2.3 Packet Forwarding
The DM9006 forwards the incoming packet
according to following decision:
(1). If DA is Multicast/Broadcast, the packet is
forwarded to all ports, except to the port on which the
packet was received.
(2). Switch engine would look up address table
based on DA when incoming packets is UNICAST. If
the DA was not found in address table, the packet is
56
treated as a multicast packet and forward to other
ports. If the DA was found and its destination port
number is different to source port number, the packet
is forward to destination port.
(3). Switch engine also look up VLAN, Port
Monitor setting and other forwarding constraints for
the forwarding decision, more detail will discuss in
later sections.
The DM9006 will filter incoming packets under
following conditions:
(1). Error packets, including CRC errors,
alignment errors, illegal size errors.
(2). PAUSE packets.
(3). If incoming packet is UNICAST and its
destination port number is equal to source port
number.
9.2.4 Inter-Packet Gap (IPG)
IPG is the idle time between any two valid packets
at the same port. The typical number is 96 bits time.
In other word, the value is 9.6u sec for 10Mbps and
960n sec for 100Mbps.
9.2.5 Back-off Algorithm
The DM9006 implements the binary exponential
back-off algorithm in half-duplex mode compliant to
IEEE standard 802.3.
9.2.6 Late Collision
Late Collision is a type of collision. If a collision
error occurs after the first 512 bit times of data are
transmitted, the packet is dropped.
9.2.7 Half Duplex Flow Control
The DM9006 supports IEEE standard 802.3x flow
control frames on both transmit and receive sides.
On the receive side, The DM9006 will defer
transmitting next normal frames, if it receives a pause
frame from link partner.
On the transmit side, The DM9006 issues pause
frame with maximum pause time when internal
resources such as received buffers, transmit queue
and transmit descriptor ring are unavailable. Once
resources are available, The DM9006 sends out a
pause frame with zero pause time allows traffic to
resume immediately.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9.2.8 Full Duplex Flow Control
The DM9006 supports half-duplex backpressure.
The inducement is the same as full duplex mode.
When flow control is required, the DM9006 sends jam
pattern, thus forcing a collision.
The flow control ability can be set in bit 4 of
register 61h.
9.2.9 Partition Mode
The DM9006 provides a partition mode for each
port, see bit 6 of register 61h. The port enters
partition mode when more than 64 consecutive
collisions are occurred. In partition mode the port
continuous to transmit but it will not receive. The port
returned to normal operation mode when a good
packet is seen on the wire. The detail description of
partition mode represent following:
(1). Entering Partition State
A port will enter the Partition State when either of
the following conditions occurs:
z The port detects a collision on every one of 64
consecutive re-transmit attempts to the same packet.
z The port detects a single collision which occurs
for more than 512 bit times.
z Transmit defer timer time out, which indicates
the transmitting packet is deferred to long.
(2). While in Partition state:
The port will continue to transmit its pending
packet, regardless of the collision detection, and will
not allow the usual Back-off Algorithm. Additional
packets pending for transmission will be transmitted,
while ignoring the internal collision indication. This
frees up the ports transmit buffers which would
otherwise be filled up at the expense of other ports
buffers. The assumption is that the partition is
signifying a system failure situation (bad
connection/cable/station), thus dropping packets is a
small price to pay vs. the cost of halting the switch
due to a buffer full condition.
(3). Exiting from Partition State
The Port exits from Partition State, following the
end of a successful packet transmission.
A
successful packet transmission is defined as no
collisions were detected on the first 512 bits of the
transmission.
9.2.10 Broadcast Storm Filtering
The DM9006 has an option to limit the traffic of
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
broadcast or multicast packets, to protect the switch
from lower bandwidth availability.
There are two type of broadcast storm control,
one is throttling broadcast packet only, the other
includes multicast. This feature can be set through bit
1 of register 61h.
The broadcast storm threshold can be
programmed by EEPROM or register 67h, the default
setting is no broadcast storm protecting.
9.2.11 Bandwidth Control
The DM9006 supports two type of bandwidth
control for each port. One is the ingress and egress
bandwidth rate can be control separately, the other is
combined together, this function can be set through
bit 3 of register 61h. The bandwidth control is
disabled by default.
For separated bandwidth control mode, the
threshold rate is defined in register 66h. For
combined mode, it is defined in register 67h.
The behavior of bandwidth control as below:
(1).For the ingress control, if flow control function
is enabled, Pause or Jam packet will be transmitted.
The ingress packets will be dropped if flow control is
disabled.
(2).For the egress control, the egress port will not
transmit any packets. On the other hand, the ingress
bandwidth of source port will be throttled that prevent
packets from forwarding.
(3).In combined mode, if the sum of ingress and
egress bandwidth over threshold, the bandwidth will
be throttled.
9.2.12 Port Monitoring Support
The DM9006 supports “Port Monitoring” function
on per port base, detail as below:
(1). Sniffer Port and Monitor Port
There is only one port can be selected as “sniffer
port” by register 52h, multiple ports can be set as
“receive monitor port” or “transmit monitor port” in
per-port register 65h.
(2).Receive monitor
All packets received on the “receive monitor port”
are send a copy to “sniffer port”. For example, port 0
is set as “receive monitor port” and port 3 (processor
port) is selected as “sniffer port”. If a packet is
received form port 0 and destined to port 1 after
forwarding decision, the DM9006 will forward it to port
1 and processor port in the end.
(3).Transmit monitor
All packets transmitted on the “transmit monitor
57
DM9006
2-port Switch with Processor Interface
port” are send a copy to “sniffer port”. For example,
port 1 is set as “transmit monitor port” and processor
port is selected as “sniffer port”. If a packet is
received from port 0 and predestined to port 1 after
forwarding decision, the DM9006 will forward it to port
1 and processor port in the end.
(4).Exception
The DM9006 has an optional setting that
broadcast/multicast packets are not monitored (see
bit 4 of register 65h). It’s useful to avoid unnecessary
bandwidth.
58
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9.2.13 VLAN Support
9.2.13.1 Port-Based VLAN
The DM9006 supports port-based VLAN as
default, up to 16 groups. Each port has a default VID
called PVID (Port VID, see register 6Fh). The
DM9006 used LSB 4-bytes of PVID as index and
mapped to register B0h~BFh, to define the VLAN
groups.
Dest.
Src.
Dest.
Src.
9.2.13.2 802.1Q-Based VLAN
Regarding IEEE 802.1Q standard, Tag-based
VLAN uses an extra tag to identify the VLAN
membership of a frame across VLAN-aware
switch/router. A tagged frame is four bytes longer
than an untagged frame and contains two bytes of
TPID (Tag Protocol Identifier) and two bytes of TCI
(Tag Control Information).
Length/Type
TPID
TCI
Data
Length / Type
Standard frame
Data
Tagged frame
0x8100
2 bytes
Priority
CFI
VID
12 bits
1 bits
port.
The DM9006 will remove the tag from the
The DM9006 also supports 16 802.1Q-based
packet and recalculate CRC before sending it out.
VLAN groups, as specified in bit 1 of register 53h. It’s
(3). Receive untagged packet and forward to Tag
obvious that the tagged packets can be assigned to
port.
several different VLANs which are determined
The DM9006 will insert the PVID tag when an
according to the VID inside the VLAN Tag. Therefore,
untagged packet enters the port, and recalculate
the operation is similar to port-based VLAN. The
CRC before delivering it.
DM9006 used LSB 4-bytes VID of received packet
(4). Receive tagged packet and forward to Tag
with VLAN tag and VLAN Group Mapping Register
port.
(B0h~BFh) to configure the VLAN partition. If the
Received packet will forward to destination port
destination port of received packet is not same VLAN
without modification.
group with received port, it will be discarded.
3 bits
9.2.13.3 Tag/Untag
User can define each port as Tag port or Un-tag
port by bit 7 of register 6Dh in 802.1Q-based VLAN
mode. The operation of Tag and Un-tag can explain
as below conditions:
(1). Receive untagged packet and forward to
Un-tag port.
Received packet will forward to destination port
without modification.
(2). Receive tagged packet and forward to Un-tag
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
9.2.14 Priority Support
The DM9006 supports Quality of Service (QoS)
mechanism for multimedia communication such as
VoIP and video conferencing.
The DM9006 provides three priority classifications:
Port-based, 802.1p-based and DiffServ-based priority.
See next section for more detail. The DM9006 offers
four level queues for transmit on per-port based.
The DM9006 provides two packet scheduling
algorithms: Weighted Round-Robin Queuing and
59
DM9006
2-port Switch with Processor Interface
Strict Priority Queuing. Weighted Round-Robin
Queuing (WRR) based on their priority and queue
weight. Queues with larger weights get more service
than smaller. This mechanism can get highly efficient
bandwidth and smooth the traffic. Strict Priority
Queuing (SPQ) based on priority only. The Packet on
the highest priority queue is transmitted first. The next
highest-priority queue is work until last queue empties,
and so on. This feature can be set in bit 5 of register
6Dh.
9.2.14.1 Port-Based Priority
Port based priority is the simplest scheme and as
default. Each port has a 2-bit priority value as index
for splitting ingress packets to the corresponding
transmit queue. This value can be set in bit 0 and 1 of
register 6Dh.
9.2.14.2 802.1p-Based Priority
802.1p priority can be disabled by bit 2 of register
6Dh, it is enabled by default.
The DM9006 extracts 3-bit priority field from
received packet with 802.1p VLAN tag, and maps this
field against VLAN Priority Map Registers (D0h~D1h)
to determine which transmit queue is designated. The
VLAN Priority Map is programmable.
9.2.14.3 DiffServ-Based Priority
DiffServ based priority uses the most significant
6-bit of the ToS field in standard IPv4 header, and
maps this field against ToS Priority Map Registers
(C0h~CFh) to determine which transmit queue is
designated. The ToS Priority Map is programmable
too. In addition, User can only refer to most
significant 3-bit of the ToS field optionally, see bit 7 of
register 53h.
9.2.15 Address Table Accessing
Type of Address Table
There are three types of address table in the DM9016.
The description is represented below:
(1). Unicast Address Table
This table is used for destination MAC address
lookup and source MAC address learning. The table
can have up to 1024 entries. If the table is full, the
latest one will kick out the eldest one. The
programming method can refer to next section.
(2). Multicast Address Table
This table stores multicast addresses up to 256
entries and can be maintained by host CPU for
custom filtering and forwarding multicast packets. If
the table is full, the latest one will kick out the eldest
one. All of entries in multicast address table are static
one. In addition to host CPU, multicast address table
can be manipulated by internal switch engine, if
60
hardware-based IGMP Snooping function is enabled.
(3). IGMP Membership Table
This table is used to establish IPv4 multicast
forwarding
rule
under
IGMP
protocol
if
hardware-based IGMP Snooping function is enabled.
It is automatic maintained by internal engine
according to snooping IGMP control packets, and can
only support to read out by the host CPU. The
maximum of entries of table is 16. If the table is full,
never join anymore.
9.2.16 Access Rules of Address Table
The DM9016 The procedure and flow chart of Entry
Write is described as following:
Entry Write
(1). Check the busy bit of Ethernet Address
Control/Status Register 1 (Reg70H.0) to seek
the availability of access engine. Waiting until
engine is available and to keep on following.
(2). Write the MAC address to the Ethernet Address
Data Registers (Reg71H~76H).
(3). Write the Port Number (if target is unicast
address table) or Port Map (if target is multicast
address table) to Ethernet Address Data
Register (Reg77H.[3:0]).
(4). If need, write the entry’s attributes that includes
both static and overriding to Ethernet Address
Control/Status Register 1 (Reg77H).
(5). Write the “WRITE” command and assign the
target table to Ethernet Address Control/Status
Register 1 (Reg70H.[4:1]) to start the operation.
(6). Check the busy bit again, wait for available.
(7). Read the command status from Ethernet
Address
Control/Status
Register
1
(Reg70H.[6:5]).
Entry Delete
(1). Check the busy bit of Ethernet Address
Control/Status Register 1 (Reg70H.0) to seek
the availability of access engine. Waiting until
engine is available and to keep on following.
(2). Write the MAC address to the Ethernet Address
Data Register (Reg71H~76H).
(3). Write the “DELETE” command and assign the
target table to Ethernet Address Control/Status
Register 1 (Reg70H.[4:1]) to start the operation.
(4). Check the busy bit again, wait for available.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
(5). Read the command status from Ethernet
Address
Control/Status
Register
1
(Reg70H.[6:5]).
Entry Search
(1). Check the busy bit of Ethernet Address
Control/Status Register 1 (Reg70H.0) to seek
the availability of access engine. Waiting until
engine is available and to keep on following.
(2). Write the MAC address to the Ethernet Address
Data Register (Reg71H~76H).
(3). Write the “SEARCH” command and assign the
target table to Ethernet Address Control/Status
Register 1 (Reg70H.[4:1]) to start the operation.
read the entry’s MAC address from Ethernet
Address Data Register (Reg71H~76H). If target
is IGMP membership table, read the entry
sequence (the sequence number of entry in
address table) from Ethernet Address Data
Register (Reg71H~72H).
(8). If need, read the entry’s attributes that include
static, IGMP signature and overriding from
Ethernet Address Control/Status Register 2
(Reg77H.[6:4]).
Entry Write
Start
(4). Check the busy bit again, wait for available.
(5). Read the command status from Ethernet
Address
Control/Status
Register
1
(Reg70H.[6:5]).
(6). Read the Port Number or Port Map from
Ethernet Address Control/Status Register 2
(Reg77H.[3:0])
(7). If need, read the entry sequence (the sequence
number of entry in address table) from Ethernet
Address Data Register (Reg71H~72H).
(8). If need, read the entry’s attributes that include
static (unicast address table only), IGMP
signature (multicast address table only) and
overriding from Ethernet Address Control/Status
Register 2 (77H.[6:4]).
Entry Read
(1). Check the busy bit of Ethernet Address
Control/Status Register 1 (Reg70H.0) to seek
the availability of access engine. Waiting until
engine is available and to keep on following.
(2). Write the entry sequence to the Ethernet
Address Data Register (Reg71H~76H).
(3). Write the “READ” command and assign the
target table to Ethernet Address Control/Status
Register 1 (Reg70H.[4:1]) to start the operation.
Busy
Reg70h.0
1
0
Set MAC Address (Reg71h~76h)
Set Port Number/Mapping (Reg77h)
Set static/dynamic* (Reg77h)
Set overriding* (Reg77h)
Issue Command (Reg70h)
Busy
Reg70h.0
1
0
Check Status
(Reg70h.[6:5])
Finish
(4). Check the busy bit again, wait for available.
(5). Read the command status from Ethernet
Address Control/Status Register 1 (70H.[6:5]).
(6). Read the Port Number or Port Map from
Ethernet Address Control/Status Register 2
(Reg77H.[3:0])
(7). If target is unicast or multicast address table,
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
61
DM9006
2-port Switch with Processor Interface
Entry Read
Entry Search
Start
Start
Busy
Reg70h.0
Busy
Reg70h.0
1
1
0
Set Entry Sequence
(Reg71h~72h)
0
Set MAC Address
(Reg71h~76h)
Issue Command (Reg70h)
Issue Command (Reg70h)
Busy
Reg70h.0
1
Busy
Reg70h.0
1
0
0
Check Status (Reg70h.[6:5])
Read Port Number/Mapping (Reg77h)
Read Entry Sequence* (Reg71-72h)
Read Attribute* (Reg77h)
Finish
62
Check Status (Reg70h.[6:5])
Read Port Number/Mapping (Reg77h)
Read MAC Address (Reg71-76h)
Read Entry Sequence* (Reg71-72h)
Read Attribute* (Reg77h)
Finish
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9.2.17 IGMP Snooping
IGMP introduction
The Internet Group Management Protocol (IGMP) is
a communications protocol used to manage the
membership of Internet Protocol multicast groups.
IGMP is used by IP hosts and adjacent multicast
routers to establish multicast group memberships.
There are three versions of IGMP, as defined by
"Request for Comments" (RFC) documents of the
Internet Engineering Task Force (IETF). IGMP v1 is
defined by RFC 1112, IGMP v2 is defined by RFC
2236 and IGMP v3 is defined by RFC 3376.
IGMP snooping is a feature that allows the switch to
"listen in" on the IGMP protocol conversation
between hosts and routers.
The IGMP snooping switch hears an IGMP report
from a host with a given multicast group address. It
adds the host's port number to the multicast list for
that group, and when the switch hears an IGMP
Leave, it removes the host's port from the table entry.
Finally, switch will only forward multicast traffic to the
hosts interested in that traffic. Therefore, this function
can effectively reduce multicast traffic.
Hardware-based IGMP Snooping
The DM9016 supports IGMP v1/v2 snooping and the
maximal group is 16 without any software effort.
The DM9016 automatically manipulates and updates
IGMP membership table and Multicast table
according to IGMP control packets, such as
membership report and leave.
If IGMP membership table is full, the later incoming
IGMP Membership Report (Join) packet will be
ignored and the group address won’t be registered
into multicast address table. After that, the
unregistered IP multicast packets (the destination
MAC address can not be found in the multicast
address table) will be treated as normal multicast
packets by default. The additional forwarding control
method can see the register Reg78H.[6:5].
The DM9016 supports router ports auto-detect and
auto-aging mechanism. The port which receives
IGMP Query packets will be treated as router port by
default. The router port also can be define as static
one by user (see Reg78H.4) and the port map of the
router port can be programmed at Reg79H.[2:0].
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Keep in mind that the uP port (port 3) is never treated
as router port. The DM9016 leaves the router port if
the time (Router Present Timeout, 400sec by default)
is expired that the port never receives IGMP Query
during this period.
If receiving V1REPORT or V2REPORT (group join),
DM9016 creates new or updates the entry. If
receiving LEAVE, DM9016 deletes the entry directly
when Fast Leave is enabled, or waiting until timeout.
DM9016 removes the entry that was never updated
after the timer of host timeout (Group Membership
Interval) is expired. This timer is programmable in
DM9016 and defined by RFC 2236 as ((the
Robustness Variable) times (the Query Interval)) plus
(one Query Response Interval). The setting of the
Robustness Variable and the Query Interval can see
Reg7AH and Reg7BH.
9.2.18 Port Security
DM9016 supports three types of port security function
on each port, see the Port Security & STP Register
(Reg6CH.[1:0]).
(1). First Lock:
The DM9016 locks the source MAC address of first
received packet on the port and the disables the
learning function in this mode.
After that, on detecting incoming packet, the DM916
compares source MAC address of incoming with the
locked one. The DM9016 forwards the packet if
match, or drops by default.
If port’s link status is changed, the first received
packet would be locked again after link on. It’s
noticeable that the previous one was kept in address
table until aging out or removed by user.
(2). First Link Lock:
The lock scheme is same as first lock except that
don’t lock again when link status is changed.
(3). Assign Lock:
The DM9016 allows user to assign the locked entries
by programming instead of dynamic learning. The
port’s learning function is disabled in this mode.
9.2.19 IPv6 MLD Snooping
The DM9016 forwards the IPv6 Multicast Listener Discovery
(MLD) packets to the processor port when MLD Snooping is
enabled and the MLD packets meet following scenario:
63
DM9006
2-port Switch with Processor Interface
z
IPv6 Multicast packets.
z
The Hop Limit in IPv6 header is 1.
z
Setting: Reg6CH[5:4] = 2’b01
z
The Next Header in IPv6 header is 0x3A (ICMPv6) or
0x00 (and next header of hop-by-hop option header is
0x3A).
z
Description: The port will neither receive
nor transmit any packets. Learning is
disabled.
z
The Type in ICMP header is 0x82 (Multicast Listener
Query), 0x83 (Multicast Listener Report) or 0x84
(Multicast Listener Done).
z
Software Action: None.
(1). Disable State:
9.2.20 Spanning Tree Protocol Support
The DM9016 supports Spanning Tree Protocol and
provides four types of port state, Forwarding, Disable,
Learning and Blocking/Listening, see the Port
Security & STP Register (Reg6CH.[1:0]). This
function
needs
the
cooperation
n with external CPU. The following figure is the port
state diagram of Spanning Tree Protocol.
(2). Blocking State:
z
Setting: Reg6CH[5:4] = 2’b11
z
Description: Only the BPDUs or
overriding packet will be received and
transmitted. Leaning is disabled.
z
Software Action: In order to establish
spanning tree, the receiving BPDUs will be
forward to processor port but the
processor should not send BPDUs to the
port in this state.
(3). Listening State:
Power-on
Initialization
z
Setting: Reg6CH[5:4] = 2’b11
z
Description: Only the BPDUs and
overriding packet will be received and
transmitted. Leaning is disabled.
z
Software Action: The receiving BPDUs
will be forward to processor port and the
processor can send BPDUs to the port in
this state.
Blocking
State
(4). Learning State:
Listening
State
Learning
State
Disabled
State
z
Setting: Reg6CH[5:4] = 2’b10
z
Description: Only the BPDUs and
overriding packet will be received and
transmitted. Leaning is enabled.
z
Software Action: The receiving BPDUs
will be forward to processor port and the
processor can send BPDUs to the port in
this state.
(5). Forwarding State:
Forwarding
State
64
z
Setting: Reg6CH[5:4] = 2’b00
z
Description: The port participates in
frame relay, learning, and STA calculation.
z
Software Action: The receiving BPDUs
will be forward to processor port and the
processor can send BPDUs to the port in
this state.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9.3 Internal PHY functions
9.3.1 100Base-TX Operation
The transmitter section contains the following
functional blocks:
- 4B5B Encoder
- Scrambler
- Parallel to Serial Converter
- NRZ to NRZI Converter
- NRZI to MLT-3
- MLT-3 Driver
9.3.1.1 4B5B Encoder
The 4B5B encoder converts 4-bit (4B) nibble data
generated by the MAC Reconciliation Layer into a
5-bit (5B) code group for transmission, see reference
Table 1. This conversion is required for control and
packet data to be combined in code groups. The
4B5B encoder substitutes the first 8 bits of the MAC
preamble with a J/K code-group pair (11000 10001)
upon transmit. The 4B5B encoder continues to
replace subsequent 4B preamble and data nibbles
with corresponding 5B code-groups. At the end of the
transmit packet, upon the deassertion of the Transmit
Enable signal from the MAC Reconciliation layer, the
4B5B encoder injects the T/R code-group pair (01101
00111) indicating the end of frame. After the T/R
code-group pair, the 4B5B encoder continuously
injects IDLEs into the transmit data stream until
Transmit Enable is asserted and the next transmit
packet is detected.
9.3.1.2 Scrambler
The scrambler is required to control the radiated
emissions (EMI) by spreading the transmit energy
across the frequency spectrum at the media
connector and on the twisted pair cable in
100Base-TX operation.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
By scrambling the data, the total energy presented to
the cable is randomly distributed over a wide
frequency range. Without the scrambler, energy
levels on the cable could peak beyond FCC
limitations at frequencies related to the repeated 5B
sequences, like the continuous transmission of IDLE
symbols. The scrambler output is combined with the
NRZ 5B data from the code-group encoder via an
XOR logic function. The result is a scrambled data
stream with sufficient randomization to decrease
radiated emissions at critical frequencies.
9.3.1.3 Parallel to Serial Converter
The Parallel to Serial Converter receives parallel 5B
scrambled data from the scrambler, and serializes it
(converts it from a parallel to a serial data stream).
The serialized data stream is then presented to the
NRZ to NRZI encoder block
9.3.1.4 NRZ to NRZI Encoder
After the transmit data stream has been scrambled
and serialized, the data must be NRZI encoded for
compatibility with the TP-PMD standard, for 100Base
-TX transmission over Category-5 unshielded twisted
pair cable.
9.3.1.5 MLT-3 Converter
The MLT-3 conversion is accomplished by converting
the data stream output, from the NRZI encoder into
two binary data streams, with alternately phased logic
one event.
9.3.1.6 MLT-3 Driver
The two binary data streams created at the MLT-3
converter are fed to the twisted pair output driver,
which converts these streams to current sources and
alternately drives either side of the transmit
transformer’s primary winding, resulting in a minimal
current MLT-3 signal.
65
DM9006
2-port Switch with Processor Interface
9.3.1.7 4B5B Code Group
Symbol
Meaning
Data 0
Data 1
Data 2
Data 3
Data 4
Data 5
Data 6
Data 7
Data 8
Data 9
Data A
Data B
Data C
Data D
Data E
Data F
4B code
3210
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
1110
1111
5B Code
43210
11110
01001
10100
10101
01010
01011
01110
01111
10010
10011
10110
10111
11010
11011
11100
11101
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
I
J
K
T
R
H
Idle
SFD (1)
SFD (2)
ESD (1)
ESD (2)
Error
undefined
0101
0101
undefined
undefined
undefined
11111
11000
10001
01101
00111
00100
V
V
V
V
V
V
V
V
V
V
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
Invalid
undefined
undefined
undefined
undefined
undefined
undefined
undefined
undefined
undefined
undefined
00000
00001
00010
00011
00101
00110
01000
01100
10000
11001
Table 1
66
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
9.3.2 100Base-TX Receiver
The 100Base-TX receiver contains several function
blocks that convert the scrambled 125Mb/s serial
data to synchronous 4-bit nibble data.
The receive section contains the following functional
blocks:
- Signal Detect
- Digital Adaptive Equalization
- MLT-3 to Binary Decoder
- Clock Recovery Module
- NRZI to NRZ Decoder
- Serial to Parallel
- Descrambler
- Code Group Alignment
- 4B5B Decoder
9.3.2.1 Signal Detect
The signal detects function meets the specifications
mandated by the ANSI XT12 TP-PMD 100Base-TX
standards for both voltage thresholds and timing
parameters.
9.3.2.2 Adaptive Equalization
When transmitting data over copper twisted pair
cable at high speed, attenuation based on frequency
becomes a concern. In high speed twisted pair
signaling, the frequency content of the transmitted
signal can vary greatly during normal operation based
on the randomness of the scrambled data stream.
This variation in signal attenuation, caused by
frequency variations, must be compensated for to
ensure the integrity of the received data. In order to
ensure quality transmission when employing MLT-3
encoding, the compensation must be able to adapt to
various cable lengths and cable types depending on
the installed environment. The selection of long cable
lengths for a given implementation requires
significant compensation, which will be over-killed in
a situation that includes shorter, less attenuating
cable lengths. Conversely, the selection of short or
intermediate
cable
lengths
requiring
less
compensation will cause serious under-compensation
for longer length cables. Therefore, the compensation
or equalization must be adaptive to ensure proper
conditioning of the received signal independent of the
cable length.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
9.3.2.3 MLT-3 to NRZI Decoder
The DM9006 decodes the MLT-3 information from
the Digital Adaptive Equalizer into NRZI data.
9.3.2.4 Clock Recovery Module
The Clock Recovery Module accepts NRZI data from
the MLT-3 to NRZI decoder. The Clock Recovery
Module locks onto the data stream and extracts the
125 MHz reference clock. The extracted and
synchronized clock and data are presented to the
NRZI to NRZ decoder.
9.3.2.5 NRZI to NRZ
The transmit data stream is required to be NRZI
encoded for compatibility with the TP-PMD standard
for 100Base-TX transmission over Category-5
unshielded twisted pair cable. This conversion
process must be reversed on the receive end. The
NRZI to NRZ decoder receives the NRZI data stream
from the Clock Recovery Module and converts it to a
NRZ data stream to be presented to the Serial to
Parallel conversion block.
9.3.2.6 Serial to Parallel
The Serial to Parallel Converter receives a serial data
stream from the NRZI to NRZ converter. It converts
the data stream to parallel data to be presented to the
descrambler.
9.3.2.7 Descrambler
Because of the scrambling process requires to
control the radiated emissions of transmit data
streams, the receiver must descramble the receive
data streams. The descrambler receives scrambled
parallel data streams from the Serial to Parallel
converter, and it descrambles the data streams, and
presents the data streams to the Code Group
alignment block.
67
DM9006
2-port Switch with Processor Interface
9.3.2.8 Code Group Alignment
The Code Group Alignment block receives un-aligned
5B data from the descrambler and converts it into 5B
code group data. Code Group Alignment occurs after
the J/K is detected and subsequent data is aligned on
a fixed boundary.
9.3.5 Carrier Sense
Carrier Sense (CRS) is asserted in half-duplex
operation during transmission or reception of data.
During full-duplex mode, CRS is asserted only during
receive operations.
9.3.6 Auto-Negotiation
9.3.2.9 4B5B Decoder
The 4B5B Decoder functions as a look-up table that
translates incoming 5B code groups into 4B (Nibble)
data. When receiving a frame, the first 2 5-bit code
groups receive the start-of-frame delimiter (J/K
symbols). The J/K symbol pair is stripped and two
nibbles of preamble pattern are substituted. The last
two code groups are the end-of-frame delimiter (T/R
Symbols).
The T/R symbol pair is also stripped from the nibble,
presented to the Reconciliation layer.
9.3.3 10Base-T Operation
The 10Base-T transceiver is IEEE 802.3u compliant.
When the DM9006 is operating in 10Base-T mode,
the coding scheme is Manchester. Data processed
for transmit is presented in nibble format, converted
to a serial bit stream, then the Manchester encoded.
When receiving, the bit stream, encoded by the
Manchester, is decoded and converted into nibble
format.
9.3.4 Collision Detection
For half-duplex operation, a collision is detected
when the transmit and receive channels are active
simultaneously. Collision detection is disabled in full
duplex operation.
68
The objective of Auto-negotiation is to provide a
means to exchange information between linked
devices and to automatically configure both devices
to take maximum advantage of their abilities. It is
important to note that Auto-negotiation does not test
the characteristics of the linked segment. The
Auto-Negotiation function provides a means for a
device to advertise supported modes of operation to
a remote link partner, acknowledge the receipt and
understanding of common modes of operation, and to
reject un-shared modes of operation. This allows
devices on both ends of a segment to establish a link
at the best common mode of operation. If more than
one common mode exists between the two devices, a
mechanism is provided to allow the devices to
resolve to a single mode of operation using a
predetermined priority resolution function.
Auto-negotiation also provides a parallel detection
function for devices that do not support the
Auto-negotiation feature. During Parallel detection
there is no exchange of information of configuration.
Instead, the receive signal is examined. If it is
discovered that the signal matches a technology,
which the receiving device supports, a connection will
be automatically established using that technology.
This allows devices not to support Auto-negotiation
but support a common mode of operation to establish
a link.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
10. DC AND AC ELECTRICAL CHARACTERISTICS
10.1 Absolute Maximum Ratings
Symbol
Parameter
VCC3
3.3V Supply Voltage
VCCI
1.8V core power supply
AVDD3
Analog power supply 3.3V
AVDDI
Analog power supply 1.8V
DC Input Voltage (VIN)
VIN
Storage Temperature range
TSTG
Ambient Temperature
TA
Lead Temperature
LT
(TL, soldering, 10 sec.).
10.2 Operating Conditions
Symbol
Parameter
VCC3
3.3V Supply Voltage
VCCI
1.8V core power supply
AVDD3
Analog power supply 3.3V
AVDDI
Analog power supply 1.8V
PD
100BASE-TX
(Power
Dissipation)
10BASE-TX
Auto-negotiation or cable off
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Min.
-0.3
-0.3
-0.3
-0.3
-0.5
-65
0
-
Max.
3.6
1.95
3.6
1.95
5.5
+150
+70
+260
Unit
V
V
V
V
V
°C
°C
°C
Min.
3.135
1.71
3.135
1.71
-
Typ.
3.300
1.80
3.300
1.80
230
70
140
250
Max.
3.465
1.89
3.465
1.89
-
Unit
V
V
V
V
mA
mA
mA
mA
-
360
-
mA
-
30
170
40
-
mA
mA
mA
Conditions
Lead-free Device
Conditions
1.8V only
3.3V only
TX idle, 1.8V only
50% utilization,
1.8V only
100% utilization,
1.8V only
3.3V only
1.8V only
3.3V only
69
DM9006
2-port Switch with Processor Interface
10.3 DC Electrical Characteristics
Symbol
Parameter
Min.
Typ. Max. Unit
Inputs
VIL
Input Low Voltage
0.8
V
VIH
Input High Voltage
2.0
V
IIL
Input Low Leakage Current
-1
uA
IIH
Input High Leakage Current
1
uA
Outputs
VOL
Output Low Voltage
0.4
V
VOH
Output High Voltage
2.4
V
Receiver
VICM
RX+/RX- Common Mode Input
1.8
V
Voltage
Transmitter
VTD100 100TX+/- Differential Output Voltage
1.9
2.0
2.1
V
VTD10 10TX+/- Differential Output Voltage
4.4
5
5.6
V
ITD100 100TX+/- Differential Output Current
│19│
│20│ │21│
mA
ITD10
10TX+/- Differential Output Current
│44│
│50│ │56│
mA
Note: Vcond1 = VCC3 = 3.3V, VCCI = 1.8V, AVDD3 = 3.3V, AVDDI = 1.8V.
70
Conditions
Vcond1
Vcond1
VIN = 0.0V, Vcond1
VIN = 3.3V, Vcond1
IOL =4mA
IOH = -4mA
100 Ω Termination
Across
Peak to Peak
Peak to Peak
Absolute Value
Absolute Value
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
10.4 AC characteristics
10.4.1 Power On Reset Timing
T1
PWRST#
T4
Strap pins
T2
EECS
T3
CS#
T5
Symbol
Parameter
Min.
Typ.
Max.
Unit
Conditions
T1
T2
T3
T4
T5
PWRST# Low Period
Strap pin hold time with PWRST#
PWRST# high to EECS high
PWRST# high to EECS burst end
PWRST# high to CS# available
1
40
--
5
-400
4
--
ms
ns
us
ms
us
-
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
71
DM9006
2-port Switch with Processor Interface
10.4.2 Processor I/O Read Timing
CS#,CMD
T1
T2
IOR#
T4
T3
SD0~15
T5
Symbol
T1
T2
T3
T4
Parameter
CS#,CMD valid to IOR# valid
IOR# invalid to CS#,CMD invalid
IOR# width
IOR# invalid to next IOR#/IOW# valid
When read DM9006 register
T4
IOR# invalid to next IOR#/IOW# valid
When read DM9006 memory with F0h register
T3+T4 IOR# invalid to next IOR#/IOW# valid
When read DM9006 memory with F2h register
T5
System Data(SD) Delay time
T6
IOR# invalid to System Data(SD) invalid
*1 : the Unit: clk is under the internal system clock 50MHz.(20ns).
72
T6
Min.
5
5
20
2
Typ.
Max.
Unit
ns
ns
ns
Clk *1
4
Clk *1
1
Clk *1
25
10
ns
ns
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
10.4.3 Processor I/O Write Timing
CS#,CMD
IOW#
T1
T2
T4
T3
∫∫
T6
SD0~15
T5
Symbol
T1
T2
T3
T4
Parameter
CS#,CMD valid to IOW# valid
IOW# Invalid to CS#,CMD Invalid
IOW# Width
IOW# Invalid to next IOW#/IOR# valid
When write DM9006 INDEX port
T4
IOW# Invalid to next IOW#/IOR# valid
When write DM9006 DATA port
T3+T4 IOW# Invalid to next IOW#/IOR# valid
When write DM9006 memory
T5
System Data(SD) Setup Time
T6
System Data(SD) Hold Time
*1 : the Unit: clk is under the internal system clock 50MHz.(20ns).
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
Min.
5
5
20
1
Typ.
Max.
Unit
ns
ns
ns
Clk *1
2
Clk *1
1
Clk *1
5
3
ns
ns
73
DM9006
2-port Switch with Processor Interface
10.4.4 EEPROM timing
T1
T2
EECS
T3
EECK
T6
T4
EEDIO
T5
Symbol
T1
T2
T3
T4
T5
T6
T7
74
Parameter
EECS Setup Time
EECS Hold Time
EECK Frequency
EEDIO Setup Time in output state
EEDIO Hold Time in output state
EEDIO Setup Time in input state
EEDIO Hold Time in input state
T7
Min.
8
8
Typ.
480
2080
0.38
460
2100
Max.
Unit
ns
ns
MHz
ns
ns
ns
ns
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
DM9006
2-port Switch with Processor Interface
11. PACKAGE INFORMATION
64 Pins LQFP Package Outline Information:
Symbol
A
A1
A2
b
b1
c
c1
D
D1
E
E1
e
L
L1
R1
R2
S
θ
θ1
θ2
θ3
Min
0.05
1.35
0.17
0.17
0.09
0.09
0.45
0.08
0.08
0.20
o
0
o
0
Dimension in mm
Nom
1.40
0.22
0.20
12.00 BSC
10.00 BSC
12.00 BSC
10.00 BSC
0.50 BSC
0.60
1.00 REF
o
3.5
o
12 TYP
o
12 TYP
Max
1.60
0.15
1.45
0.27
0.23
0.20
0.16
0.75
0.20
o
7
-
Dimension in inch
Min
Nom
Max
0.063
0.002
0.006
0.053
0.055
0.057
0.007
0.009
0.011
0.007
0.008
0.009
0.004
0.008
0.004
0.006
0.472 BSC
0.394 BSC
0.472 BSC
0.394 BSC
0.020 BSC
0.018
0.024
0.030
0.039 REF
0.003
0.003
0.008
0.008
o
o
o
0
3.5
7
o
0
o
12 TYP
o
12 TYP
1. Dimension D1 and E1 do not include resin fin.
2. All dimensions are base on metric system.
3. General appearance spec should base on its final visual inspection spec.
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009
75
DM9006
2-port Switch with Processor Interface
12. ORDERING INFORMATION
Part Number
DM9006EP
Pin Count
64
Package
LQFP
(Pb-free)
Support Lead-Free and Halogen–Free
Disclaimer
The information appearing in this publication is
believed to be accurate. Integrated circuits sold by
DAVICOM Semiconductor are covered by the
warranty and patent indemnification provisions
stipulated in the terms of sale only. DAVICOM makes
no warranty, express, statutory, implied or by
description regarding the information in this
publication or regarding the information in this
publication or regarding the freedom of the described
chip(s) from patent infringement.
FURTHER,
DAVICOM
MAKES
NO
WARRANTY
OF
MERCHANTABILITY OR FITNESS FOR ANY
PURPOSE. DAVICOM reserves the right to halt
production or alter the specifications and prices at
any time without notice. Accordingly, the reader is
cautioned to verify that the data sheets and other
information in this publication are current before
placing orders. Products described herein are
intended for use in normal commercial applications.
Applications involving unusual environmental or
reliability requirements, e.g. military equipment or
medical life support equipment, are specifically not
recommended without additional processing by
DAVICOM for such applications. Please note that
application circuits illustrated in this document are for
reference purposes only.
DAVICOM’s terms and conditions printed on the
order acknowledgment govern all sales by DAVICOM.
DAVICOM will not be bound by any terms
inconsistent with these unless DAVICOM agrees
otherwise in writing. Acceptance of the buyer’s orders
shall be based on these terms.
Company Overview
DAVICOM Semiconductor Inc. develops and
manufactures integrated circuits for integration into
data communication products. Our mission is to
design and produce IC products that are the
industry’s best value for Data, Audio, Video, and
Internet/Intranet applications. To achieve this goal,
we have built an organization that is able to develop
chipsets in response to the evolving technology
requirements of our customers while still delivering
products that meet their cost requirements.
Products
We offer only products that satisfy high performance
requirements and which are compatible with major
hardware and software standards. Our currently
available and soon to be released products are based
on our proprietary designs and deliver high quality,
high performance chipsets that comply with modem
communication standards and Ethernet networking
standards.
Contact Windows
For additional information about DAVICOM products, contact the Sales department at:
Headquarters
Hsin-chu Office:
No.6 Li-Hsin Rd. VI,
Science-based Park,
Hsin-chu City, Taiwan, R.O.C.
TEL: + 886-3-5798797
FAX: + 886-3-5646929
E-MAIL: [email protected]
Web: http://www.davicom.com.tw
WARNING
Conditions beyond those listed for the absolute maximum may destroy or damage the products. In addition, conditions for sustained periods at near the limits of
the operating ranges will stress and may temporarily (and permanently) affect and damage structure, performance and/or function.
76
Preliminary datasheet
DM9006-13-DS-P01
September 1, 2009

Open as PDF

Similar pages