TI ADS4149 12-bit, 200-msps, ultralow-power adc Datasheet

ADS4128
www.ti.com
SBAS578 – MAY 2012
12-Bit, 200-MSPS, Ultralow-Power ADC
Check for Samples: ADS4128
FEATURES
DESCRIPTION
•
•
The ADS4128 is a 12-bit analog-to-digital converter
(ADC) with sampling rates up to 200 MSPS. This
device uses innovative design techniques to achieve
high dynamic performance, while consuming
extremely low power at 1.8-V supply. The device is
well-suited
for
multi-carrier,
wide-bandwidth
communications applications.
1
23
•
•
•
•
•
•
•
Maximum Sample Rate: 200 MSPS
Ultralow Power with 1.8-V Single Supply:
– 230-mW Total Power at 200 MSPS
High Dynamic Performance:
– SNR: 69 dBFS at 170 MHz
– SFDR: 85 dBc at 170 MHz
Dynamic Power Scaling with Sample Rate
Output Interface:
– Double Data Rate (DDR) LVDS with
Programmable Swing and Strength
– Standard Swing: 350 mV
– Low Swing: 200 mV
– Default Strength: 100-Ω Termination
– 2x Strength: 50-Ω Termination
– 1.8-V Parallel CMOS Interface Also
Supported
Programmable Gain up to 6 dB for SNR and
SFDR Trade-Off
DC Offset Correction
Supports Low Input Clock Amplitude Down To
200 mVPP
Package: 7-mm × 7-mm QFN-48
The ADS4128 has fine-gain options that can be used
to improve SFDR performance at lower full-scale
input ranges, especially at high input frequencies. It
includes a dc offset correction loop that can be used
to cancel the ADC offset. At lower sampling rates, the
ADC automatically operates at scaled-down power
with no loss in performance.
The ADS4128 is available in a compact QFN-48
package and is specified over the industrial
temperature range (–40°C to +85°C)
Family Comparison
WITH ANALOG INPUT
BUFFERS
SAMPLING RATE
FAMILY
65 MSPS
125 MSPS
160 MSPS
200 MSPS
250 MSPS
200 MSPS
250 MSPS
ADS412x
12-bit family
ADS4122
ADS4125
ADS4126
ADS4128
ADS4129
—
ADS41B29
ADS414x
14-bit family
ADS4142
ADS4145
ADS4146
—
ADS4149
—
ADS41B49
9-bit
—
—
—
—
—
—
ADS58B19
11-bit
—
—
—
—
—
ADS58B18
—
1
2
3
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2012, Texas Instruments Incorporated
ADS4128
SBAS578 – MAY 2012
www.ti.com
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with
appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more
susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
ORDERING INFORMATION (1)
PRODUCT
PACKAGELEAD
PACKAGE
DESIGNATOR
SPECIFIED
TEMPERATURE
RANGE
ADS4128
QFN-48
RGZ
–40°C to +85°C
(1)
(2)
ECO PLAN (2)
GREEN (RoHS, no
Sb/Br)
LEAD AND
BALL FINISH
PACKAGE
MARKING
Cu and NiPdAu
AZ4128
ORDERING
NUMBER
TRANSPORT MEDIA,
QUANTITY
ADS4128IRGZR
Tape and Reel, 2500
ADS4128IRGZT
Tape and Reel, 250
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com.
Eco Plan is the planned eco-friendly classification. Green (RoHS, no Sb/Br): TI defines Green to mean Pb-Free (RoHS compatible) and
free of Bromine- (Br) and Antimony- (Sb) based flame retardants. Refer to the Quality and Lead-Free (Pb-Free) Data web site for more
information.
The ADS4128 is pin-compatible with the previous generation ADS6149 family; this architecture enables easy
migration. However, there are some important differences between the generations, as summarized in Table 1.
Table 1. MIGRATING FROM THE ADS6149 FAMILY
ADS6149 FAMILY
ADS4149 FAMILY (Includes ADS4128)
PINS
Pin 21 is NC (not connected)
Pin 21 is NC (not connected)
Pin 23 is MODE
Pin 23 is RESERVED in the ADS4128. It is reserved as a digital control pin for an (as yet) undefined
function in the next-generation ADC series.
SUPPLY
AVDD is 3.3 V
AVDD is 1.8 V
DRVDD is 1.8 V
No change
INPUT COMMON-MODE VOLTAGE
VCM is 1.5 V
VCM is 0.95 V
SERIAL INTERFACE
Protocol: 8-bit register address and 8-bit register
data
No change in protocol
New serial register map
EXTERNAL REFERENCE MODE
Supported
Not supported
ADS61B49 FAMILY
ADS41B49 AND ADS58B18 FAMILY
PINS
Pin 21 is NC (not connected)
Pin 21 is 3.3-V AVDD_BUF (supply for the analog input buffers)
Pin 23 is MODE
Pin 23 is a digital control pin for the RESERVED function.
Pin 23 functions as SNR Boost enable (B18 only).
SUPPLY
AVDD is 3.3 V
AVDD is 1.8 V, AVDD_BUF is 3.3 V
DRVDD is 1.8 V
No change
INPUT COMMON-MODE VOLTAGE
VCM is 1.5 V
VCM is 1.7 V
SERIAL INTERFACE
Protocol: 8-bit register address and 8-bit register
data
No change in protocol
New serial register map
EXTERNAL REFERENCE MODE
Supported
2
Not supported
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
ABSOLUTE MAXIMUM RATINGS (1)
Over operating free-air temperature range, unless otherwise noted.
Supply voltage range
Voltage
VALUE
UNIT
AVDD
–0.3 to 2.1
V
DRVDD
–0.3 to 2.1
V
Between AGND and DRGND
–0.3 to 0.3
V
Between AVDD to DRVDD (when
AVDD leads DRVDD)
0 to 2.1
V
Between DRVDD to AVDD (when
DRVDD leads AVDD)
0 to 2.1
V
–0.3 to minimum (1.9, AVDD + 0.3)
V
–0.3 to AVDD + 0.3
V
INP, INM
Voltage applied to input pins
Temperature range
CLKP, CLKM (2), DFS, OE
RESET, SCLK, SDATA, SEN
–0.3 to 3.9
V
Operating free-air, TA
–40 to +85
°C
Operating junction, TJ
Storage, Tstg
Electrostatic discharge (ESD)
ratings
(1)
(2)
Human body model (HBM)
+125
°C
–65 to +150
°C
2
kV
Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may
degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond
those specified is not implied.
When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP and CLKM is less than |0.3 V|.
This setting prevents the ESD protection diodes at the clock input pins from turning on.
THERMAL INFORMATION
ADS4128
THERMAL METRIC (1)
RGZ (QFN)
UNITS
48 PINS
θJA
Junction-to-ambient thermal resistance
27.9
θJCtop
Junction-to-case (top) thermal resistance
15.1
θJB
Junction-to-board thermal resistance
5.4
ψJT
Junction-to-top characterization parameter
0.3
ψJB
Junction-to-board characterization parameter
5.4
θJCbot
Junction-to-case (bottom) thermal resistance
1.7
(1)
°C/W
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
3
ADS4128
SBAS578 – MAY 2012
www.ti.com
RECOMMENDED OPERATING CONDITIONS
Over operating free-air temperature range, unless otherwise noted.
ADS4128
MIN
TYP
MAX
UNIT
SUPPLIES
AVDD
Analog supply voltage
1.7
1.8
1.9
V
DRVDD
Digital supply voltage
1.7
1.8
1.9
V
ANALOG INPUTS
Differential input voltage range (1)
2
Input common-mode voltage
Maximum analog input frequency
VPP
VCM ± 0.05
V
(2)
400
MHz
With 1-VPP input amplitude (2)
800
MHz
With 2-VPP input amplitude
CLOCK INPUT
Input clock sample rate
Low-speed mode
Enabled (3)
20
80
MSPS
Disabled (3)
> 80
200
MSPS
Sine wave, ac-coupled
Input clock amplitude differential
(VCLKP – VCLKM)
Input clock duty cycle
0.2
1.5
VPP
LVPECL, ac-coupled
1.6
VPP
LVDS, ac-coupled
0.7
VPP
LVCMOS, single-ended, ac-coupled
1.8
V
Low-speed mode enabled
40
50
60
%
Low-speed mode disabled
35
50
65
%
DIGITAL OUTPUTS
CLOAD
Maximum external load capacitance from each
output pin to DRGND
5
pF
RLOAD
Differential load resistance between the LVDS
output pairs (LVDS mode)
100
Ω
TA
Operating free-air temperature
(1)
(2)
(3)
–40
+85
°C
With 0-dB gain. See the Fine Gain section in the Application Information for relation between input voltage range and gain.
See the Theory of Operation section in the Application Information.
See the Serial Interface section for details on low-speed mode.
Table 2. HIGH PERFORMANCE MODES (1) (2) (3)
(1)
(2)
(3)
4
MODE
DESCRIPTION
Mode 1
Set the MODE 1 register bits to get best performance across sample clock and input signal frequencies.
Register address = 03h, register data = 03h
Mode 2
Set the MODE 2 register bit to get best performance at high input signal frequencies.
Register address = 4Ah, register data = 01h
It is recommended to use these modes to get best performance. These modes can be set using the serial interface only.
See the Serial Interface section for details on register programming.
Note that these modes cannot be set when the serial interface is not used (when the RESET pin is tied high); see the Device
Configuration section.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
ELECTRICAL CHARACTERISTICS
Typical values are at +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, 50% clock duty cycle, –1-dBFS differential analog input, 1-dB
gain, and DDR LVDS interface, unless otherwise noted.
Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8 V, and
DRVDD = 1.8 V. Note that after reset, the device is in 0-dB gain mode.
ADS4128
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution
Bits
fIN = 10 MHz
fIN = 70 MHz
SNR
Signal-to-noise ratio, LVDS
fIN = 100 MHz
fIN = 170 MHz
SINAD
Signal-to-noise and distortion ratio, LVDS
SFDR
Spurious-free dynamic range
Total harmonic distortion
Second-harmonic distortion
Third-harmonic distortion
dBFS
fIN = 10 MHz
69.8
dBFS
fIN = 70 MHz
69.2
dBFS
fIN = 100 MHz
69.1
dBFS
68.8
dBFS
fIN = 300 MHz
67
dBFS
fIN = 10 MHz
87
dBc
fIN = 70 MHz
80
dBc
fIN = 100 MHz
82
dBc
85
dBc
fIN = 300 MHz
74
dBc
fIN = 10 MHz
84
dBc
fIN = 70 MHz
78
dBc
fIN = 100 MHz
79
dBc
83
dBc
fIN = 300 MHz
73
dBc
fIN = 10 MHz
90
dBc
fIN = 70 MHz
84
dBc
fIN = 100 MHz
83
dBc
65.5
70
69
85
dBc
fIN = 300 MHz
74
dBc
fIN = 10 MHz
87
dBc
fIN = 70 MHz
80
dBc
fIN = 100 MHz
82
dBc
86
dBc
fIN = 300 MHz
79
dBc
fIN = 10 MHz
93
dBc
fIN = 70 MHz
93
dBc
fIN = 100 MHz
91
dBc
90
dBc
88
dBc
f1 = 46 MHz, f2 = 50 MHz,
each tone at –7 dBFS
–85
dBFS
f1 = 185 MHz, f2 = 190 MHz,
each tone at –7 dBFS
–90
dBFS
fIN = 170 MHz
Worst spur
(other than second and third harmonics)
fIN = 170 MHz
70
70
75
fIN = 300 MHz
IMD
Two-tone intermodulation distortion
dBFS
dBFS
fIN = 170 MHz
HD3
dBFS
69
fIN = 170 MHz
HD2
70
69.7
68.2
fIN = 170 MHz
THD
dBFS
fIN = 300 MHz
fIN = 170 MHz
65.8
70
Input overload recovery
Recovery to within 1% (of final value) for
6-dB overload with sine-wave input
PSRR
AC power-supply rejection ratio
For 50-mVPP signal on AVDD supply,
up to 10 MHz
ENOB
Effective number of bits
fIN = 170 MHz
DNL
Differential nonlinearity
fIN = 170 MHz
INL
Integrated nonlinearity
fIN = 170 MHz
1
Clock cycles
> 30
dB
11.2
–0.95
LSBs
±0.2
1.6
LSBs
±0.5
±5
LSBs
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
5
ADS4128
SBAS578 – MAY 2012
www.ti.com
ELECTRICAL CHARACTERISTICS: GENERAL
Typical values are at +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, 50% clock duty cycle, and 0-dB gain, unless otherwise noted.
Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8 V, and
DRVDD = 1.8 V.
ADS4128
PARAMETER
MIN
TYP
MAX
UNIT
ANALOG INPUTS
Differential input voltage range
Differential input resistance (at dc); see Figure 41
Differential input capacitance; see Figure 42
VPP
MΩ
4
Analog input bandwidth
Analog input common-mode current (per input pin)
VCM
2
>1
Common-mode output voltage
pF
550
MHz
0.6
µA/MSPS
0.95
VCM output current capability
V
4
mA
DC ACCURACY
Offset error
–15
Temperature coefficient of offset error
2.5
15
0.003
EGREF
Gain error as a result of internal reference inaccuracy
alone
EGCHAN
Gain error of channel alone
–2
2
–0.2
Temperature coefficient of EGCHAN
mV
mV/°C
±1
%FS
%FS
Δ%/°C
0.001
POWER SUPPLY
IAVDD
IDRVDD (1)
Analog supply current
85
Output buffer supply current
LVDS interface with 100-Ω external termination
Low LVDS swing (200 mV)
43
Output buffer supply current
LVDS interface with 100-Ω external termination
Standard LVDS swing (350 mV)
55
Output buffer supply current (1) (2)
CMOS interface (2)
8-pF external load capacitance
fIN = 2.5 MHz
33
mA
Analog power
6
mA
72
mA
153
mW
77
mW
Digital power
CMOS interface (2)
8-pF external load capacitance
fIN = 2.5 MHz
59
mW
10
Standby
(2)
mA
Digital power
LVDS interface
Low LVDS swing (200 mV)
Global power-down
(1)
113
185
25
mW
mW
The maximum DRVDD current with CMOS interface depends on the actual load capacitance on the digital output lines. Note that the
maximum recommended load capacitance on each digital output line is 10 pF.
In CMOS mode, the DRVDD current scales with the sampling frequency, the load capacitance on the output pins, input frequency, and
the supply voltage (see the CMOS Interface Power Dissipation section in the Application Information).
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
DIGITAL CHARACTERISTICS
Typical values are at +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, and 50% clock duty cycle, unless otherwise noted.
Minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8 V, and
DRVDD = 1.8 V.
ADS4128
PARAMETER
TEST CONDITIONS
MIN
RESET, SCLK, SDATA, and SEN support
1.8-V and 3.3-V CMOS logic levels
1.3
OE only supports 1.8-V CMOS logic
levels
1.3
TYP
MAX
UNIT
DIGITAL INPUTS (RESET, SCLK, SDATA, SEN, OE)
VIH
High
VIL
Low
Input voltage
VIH
High
V
0.4
V
V
VIL
Low
IIH
High,
SDATA,
SCLK (1)
VHIGH = 1.8 V
10
µA
High, SEN
VHIGH = 1.8 V
0
µA
Low,
SDATA,
SCLK
VLOW = 0 V
0
µA
Low, SEN
VLOW = 0 V
10
µA
DRVDD
V
Input current
IIL
0.4
V
DIGITAL OUTPUTS (CMOS interface: D0 to D11, OVR_SDOUT)
VOH
Output voltage
VOL
DRVDD –
0.1
High
Low
0
0.1
V
DIGITAL OUTPUTS (LVDS interface: DA0P and DA0M to DA11P and DA11M, DB0P and DB0M to DB11P and DB11M, CLKOUTP and CLKOUTM)
VODH
High
Output voltage (2)
VODL
Low
VOCM
(1)
(2)
Standard-swing LVDS
270
Low-swing LVDS
Standard-swing LVDS
430
+200
–430
Low-swing LVDS
Output common-mode voltage
+350
–350
mV
–270
–200
0.85
1.05
mV
mV
mV
1.25
V
SDATA and SCLK have an internal 180-kΩ pull-down resistor.
With an external 100-Ω termination.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
7
ADS4128
SBAS578 – MAY 2012
www.ti.com
PIN CONFIGURATION (LVDS MODE)
D10_D11_P
D10_D11_M
D8_D9_P
D8_D9_M
D6_D7_P
D6_D7_M
D4_D5_P
D4_D5_M
D2_D3_P
D2_D3_M
D0_D1_P
D0_D1_M
RGZ PACKAGE(1)
QFN-48
(TOP VIEW)
48
47
46
45
44
43
42
41
40
39
38
37
DRGND
1
36
DRGND
DRVDD
2
35
DRVDD
OVR_SDOUT
3
34
NC
CLKOUTM
4
33
NC
CLKOUTP
5
32
NC
DFS
6
31
NC
OE
7
30
RESET
AVDD
8
29
SCLK
AGND
15
16
17
18
19
20
21
22
23
24
AVDD
14
RESERVED
13
AVDD
AGND
NC
25
AVDD
AGND 12
AVDD
AVDD
AGND
26
AGND
CLKM 11
INP
SEN
INM
SDATA
27
AGND
28
VCM
9
CLKP 10
(1) The PowerPAD™ is connected to DRGND.
Figure 1. LVDS Pinout
8
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Pin Assignments (LVDS Mode)
PIN NAME
PIN NUMBER
PINS
FUNCTION
AGND
9, 12, 14, 17, 19, 25
6
I
Analog ground
DESCRIPTION
AVDD
8, 18, 20, 22, 24, 26
6
I
1.8-V analog power supply
CLKM
11
1
I
Differential clock input, negative
CLKOUTM
4
1
O
Differential output clock, complement
CLKOUTP
5
1
O
Differential output clock, true
CLKP
10
1
I
Differential clock input, positive
D0_D1_P
Refer to Figure 1
1
O
Differential output data D0 and D1 multiplexed, true
D0_D1_M
Refer to Figure 1
1
O
Differential output data D0 and D1 multiplexed, complement
D2_D3_P
Refer to Figure 1
1
O
Differential output data D2 and D3 multiplexed, true
D2_D3_M
Refer to Figure 1
1
O
Differential output data D2 and D3 multiplexed, complement
D4_D5_P
Refer to Figure 1
1
O
Differential output data D4 and D5 multiplexed, true
D4_D5_M
Refer to Figure 1
1
O
Differential output data D4 and D5 multiplexed, complement
D6_D7_P
Refer to Figure 1
1
O
Differential output data D6 and D7 multiplexed, true
D6_D7_M
Refer to Figure 1
1
O
Differential output data D6 and D7 multiplexed, complement
D8_D9_P
Refer to Figure 1
1
O
Differential output data D8 and D9 multiplexed, true
D8_D9_M
Refer to Figure 1
1
O
Differential output data D8 and D9 multiplexed, complement
D10_D11_P
Refer to Figure 1
1
O
Differential output data D10 and D11 multiplexed, true
D10_D11_M
Refer to Figure 1
1
O
Differential output data D10 and D11 multiplexed, complement
DFS
6
1
I
Data format select input. This pin sets the DATA FORMAT (twos complement or offset
binary) and the LVDS and CMOS output interface type. See Table 8 for detailed
information.
DRGND
1, 36, PAD
2
I
Digital and output buffer ground
DRVDD
2, 35
2
I
1.8-V digital and output buffer supply
INM
16
1
I
Differential analog input, negative
INP
15
1
I
Differential analog input, positive
NC
Refer to Figure 1
5
—
OE
7
1
I
Output buffer enable input, active high; this pin has an internal 180-kΩ pull-up resistor to
DRVDD.
OVR_SDOUT
3
1
O
This pin functions as an out-of-range indicator after reset when register bit
READOUT = 0, and functions as a serial register readout pin when READOUT = 1.
RESERVED
23
1
I
Digital control pin, reserved for future use
Do not connect
RESET
30
1
I
Serial interface RESET input.
When using the serial interface mode, the internal registers must initialize through
hardware RESET by applying a high pulse on this pin or by using the software reset
option; refer to the Serial Interface section.
When RESET is tied high, the internal registers are reset to the default values. In this
condition, SEN can be used as an analog control pin.
RESET has an internal 180-kΩ pull-down resistor.
SCLK
29
1
I
This pin functions as a serial interface clock input when RESET is low. When RESET is
high, SCLK has no function and should be tied to ground.
This pin has an internal 180-kΩ pull-down resistor.
SDATA
28
1
I
This pin functions as a serial interface data input when RESET is low. When RESET is
high, SDATA functions as a STANDBY control pin (see Table 10).
This pin has an internal 180-kΩ pull-down resistor.
SEN
27
1
I
This pin functions as a serial interface enable input when RESET is low. When RESET
is high, SEN has no function and should be tied to AVDD.
This pin has an internal 180-kΩ pull-up resistor to AVDD.
VCM
13
1
O
Outputs the common-mode voltage (0.95 V) that can be used externally to bias the
analog input pins.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
9
ADS4128
SBAS578 – MAY 2012
www.ti.com
PIN CONFIGURATION (CMOS MODE)
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RGZ PACKAGE(2)
QFN-48
(TOP VIEW)
48
47
46
45
44
43
42
41
40
39
38
37
NC
CLKOUT
5
32
NC
DFS
6
31
NC
OE
7
30
RESET
AVDD
8
29
SCLK
AGND
9
28
SDATA
CLKP 10
27
SEN
CLKM 11
26
AVDD
AGND 12
25
AGND
13
14
15
16
17
18
19
20
21
22
23
24
AVDD
NC
33
RESERVED
34
4
AVDD
3
UNUSED
NC
OVR_SDOUT
AVDD
DRVDD
AVDD
35
AGND
2
AGND
DRVDD
INP
DRGND
INM
36
AGND
1
VCM
DRGND
(2) The PowerPAD is connected to DRGND.
Figure 2. CMOS Pinout
10
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Pin Assignments (CMOS Mode)
PIN NAME
PIN NUMBER
PINS
FUNCTION
AGND
9, 12, 14, 17, 19, 25
6
I
Analog ground
DESCRIPTION
AVDD
8, 18, 20, 22, 24, 26
6
I
1.8-V analog power supply
CLKM
11
1
I
Differential clock input, negative
CLKOUT
5
1
O
CMOS output clock
CLKP
10
1
I
Differential clock input, positive
D0
Refer to Figure 2
1
O
12-bit CMOS output data
D1
Refer to Figure 2
1
O
12-bit CMOS output data
D2
Refer to Figure 2
1
O
12-bit CMOS output data
D3
Refer to Figure 2
1
O
12-bit CMOS output data
D4
Refer to Figure 2
1
O
12-bit CMOS output data
D5
Refer to Figure 2
1
O
12-bit CMOS output data
D6
Refer to Figure 2
1
O
12-bit CMOS output data
D7
Refer to Figure 2
1
O
12-bit CMOS output data
D8
Refer to Figure 2
1
O
12-bit CMOS output data
D9
Refer to Figure 2
1
O
12-bit CMOS output data
D10
Refer to Figure 2
1
O
12-bit CMOS output data
D11
Refer to Figure 2
1
O
12-bit CMOS output data
DFS
6
1
I
Data format select input. This pin sets the DATA FORMAT (twos complement or offset
binary) and the LVDS and CMOS output interface type. See Table 8 for detailed
information.
DRGND
1, 36, PAD
2
I
Digital and output buffer ground
DRVDD
2, 35
2
I
1.8-V digital and output buffer supply
INP
15
1
I
Differential analog input, positive
INM
16
1
I
Differential analog input, negative
NC
Refer to Figure 2
5
—
OE
7
1
I
Output buffer enable input, active high; this pin has an internal 180-kΩ pull-up resistor to
DRVDD.
OVR_SDOUT
3
1
O
This pin functions as an out-of-range indicator after reset when register bit
READOUT = 0, and functions as a serial register readout pin when READOUT = 1.
Do not connect
RESET
30
1
I
Serial interface RESET input.
When using the serial interface mode, the internal registers must initialize through
hardware RESET by applying a high pulse on this pin or by using the software reset
option; refer to the Serial Interface section.
When RESET is tied high, the internal registers are reset to the default values. In this
condition, SEN can be used as an analog control pin.
RESET has an internal 180-kΩ pull-down resistor.
RESERVED
23
1
I
Digital control pin, reserved for future use
SCLK
29
1
I
This pin functions as a serial interface clock input when RESET is low. When RESET is
high, SCLK has no function and should be tied to ground.
This pin has an internal 180-kΩ pull-down resistor.
SDATA
28
1
I
This pin functions as a serial interface data input when RESET is low. When RESET is
high, SDATA functions as a STANDBY control pin (see Table 10).
This pin has an internal 180-kΩ pull-down resistor.
SEN
27
1
I
This pin functions as a serial interface enable input when RESET is low. When RESET
is high, SEN has no function and should be tied to AVDD.
This pin has an internal 180-kΩ pull-up resistor to AVDD.
UNUSED
4
1
—
Unused pin in CMOS mode
VCM
13
1
O
Outputs the common-mode voltage (0.95 V) that can be used externally to bias the
analog input pins.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
11
ADS4128
SBAS578 – MAY 2012
www.ti.com
FUNCTIONAL BLOCK DIAGRAM
AVDD
AGND
DRVDD
DDR LVDS
Interface
DRGND
CLKP
CLKOUTP
CLOCKGEN
CLKOUTM
CLKM
D0_D1_P
D0_D1_M
D2_D3_P
D2_D3_M
Low-Latency Mode
(Default After Reset)
INP
INM
12-Bit
ADC
Sampling
Circuit
Common
Digital Functions
D4_D5_P
DDR
Serializer
D4_D5_M
D6_D7_P
D6_D7_M
D8_D9_P
D8_D9_M
Control
Interface
Reference
VCM
D10_D11_P
D10_D11_M
OVR_SDOUT
DFS
SEN
SDATA
SCLK
RESET
Device
OE
Figure 3. Block Diagram
12
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TIMING CHARACTERISTICS
Dn_Dn + 1_P
Logic 0
VODL
Logic 1
VODH
Dn_Dn + 1_M
VOCM
GND
(1) With external 100-Ω termination.
Figure 4. LVDS Output Voltage Levels
TIMING REQUIREMENTS: LVDS and CMOS Modes (1)
Typical values are at +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, sine wave input clock,
CLOAD = 5 pF (2), and RLOAD = 100 Ω (3), unless otherwise noted. Minimum and maximum values are across the full temperature
range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8 V, and DRVDD = 1.7 V to 1.9 V.
PARAMETER
tA
CONDITIONS
Aperture delay
Aperture delay variation
tJ
MIN
TYP
MAX
0.6
0.8
1.2
Between two devices at the same temperature and DRVDD
supply
ps
100
Time to valid data after coming out of STANDBY mode
Time to valid data after coming out of PDN GLOBAL mode
ADC latency (4)
ns
±100
Aperture jitter
Wakeup time
UNIT
fS rms
5
25
100
500
µs
µs
Low-latency mode (default after reset)
10
Clock
cycles
Low-latency mode disabled
(gain enabled, offset correction disabled)
16
Clock
cycles
Low-latency mode disabled
(gain and offset correction enabled)
17
Clock
cycles
DDR LVDS MODE (5) (6)
tSU
tH
tPDI
(1)
(2)
(3)
(4)
(5)
(6)
(7)
Data setup time (3)
Data hold time
(3)
Data valid (7) to zero-crossing of CLKOUTP
1.05
1.55
ns
Zero-crossing of CLKOUTP to data becoming invalid (7)
0.35
0.6
ns
3
4.2
Clock propagation delay
Input clock rising edge crossover to output clock rising edge
crossover
1 MSPS ≤ sampling frequency ≤ 200 MSPS
Variation of tPDI
Between two devices at the same temperature and DRVDD
supply
5.4
±0.6
ns
ns
Timing parameters are ensured by design and characterization but are not production tested.
CLOAD is the effective external single-ended load capacitance between each output pin and ground.
RLOAD is the differential load resistance between the LVDS output pair.
At higher frequencies, tPDI is greater than one clock period and overall latency = ADC latency + 1.
Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold
time specifications take into account the effect of jitter on the output data and clock.
The LVDS timings are unchanged for low latency disabled and enabled.
Data valid refers to a logic high of 1.26 V and a logic low of 0.54 V.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
13
ADS4128
SBAS578 – MAY 2012
www.ti.com
TIMING REQUIREMENTS: LVDS and CMOS Modes(1) (continued)
Typical values are at +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, sine wave input clock,
CLOAD = 5 pF(2), and RLOAD = 100 Ω(3), unless otherwise noted. Minimum and maximum values are across the full temperature
range: TMIN = –40°C to TMAX = +85°C, AVDD = 1.8 V, and DRVDD = 1.7 V to 1.9 V.
PARAMETER
CONDITIONS
MIN
TYP
MAX
42
48
54
UNIT
DDR LVDS MODE (continued)
LVDS bit clock duty
cycle
Duty cycle of differential clock,
(CLKOUTP – CLKOUTM)
1 MSPS ≤ sampling frequency ≤ 200 MSPS
tRISE, tFALL
Data rising time,
Data falling time
Rising time measured from –100 mV to +100 mV
Falling time measured from +100 mV to –100 mV
1 MSPS ≤ sampling frequency ≤ 200 MSPS
0.14
ns
tCLKRISE,
tCLKFALL
Output clock rising time,
Output clock falling time
Rising time measured from –100 mV to +100 mV
Falling time measured from +100 mV to –100 mV
1 MSPS ≤ sampling frequency ≤ 200 MSPS
0.14
ns
tOE
Output enable (OE) to
data delay
Time to valid data after OE becomes active
PARALLEL CMOS MODE
Input clock to data delay
Input clock rising edge crossover to start of data valid (9)
tDV
Data valid time
Time interval of valid data (9)
Clock propagation delay
Input clock rising edge crossover to output clock rising edge
crossover
1 MSPS ≤ sampling frequency ≤ 200 MSPS
Output clock duty cycle
Duty cycle of output clock, CLKOUT
1 MSPS ≤ sampling frequency ≤ 200 MSPS
tRISE, tFALL
Data rising time,
Data falling time
tCLKRISE,
tCLKFALL
tOE
(8)
(9)
14
100
ns
–0.3
ns
(8)
tSTART
tPDI
50
%
3.5
4.2
4
5.5
ns
7
ns
47
%
Rising time measured from 20% to 80% of DRVDD
Falling time measured from 80% to 20% of DRVDD
1 ≤ sampling frequency ≤ 200 MSPS
0.35
ns
Output clock rising time,
Output clock falling time
Rising time measured from 20% to 80% of DRVDD
Falling time measured from 80% to 20% of DRVDD
1 ≤ sampling frequency ≤ 200 MSPS
0.35
ns
Output enable (OE) to
data delay
Time to valid data after OE becomes active
20
40
ns
Low-latency mode enabled.
Data valid refers to a logic high of 1.26 V and a logic low of 0.54 V.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Table 3. LVDS Timing Across Sampling Frequencies
SAMPLING
FREQUENCY
(MSPS)
SETUP TIME (ns)
HOLD TIME (ns)
MIN
TYP
MAX
MIN
TYP
MAX
200
1.05
1.55
—
0.35
0.6
—
185
1.1
1.7
—
0.35
0.6
—
160
1.6
2.1
—
0.35
0.6
—
125
2.3
3
—
0.35
0.6
—
80
4.5
5.2
—
0.35
0.6
—
Table 4. CMOS Timing Across Sampling Frequencies (Low Latency Enabled)
TIMING SPECIFIED WITH RESPECT TO OUTPUT CLOCK
SAMPLING
FREQUENCY
(MSPS)
MIN
TYP
MAX
MIN
TYP
MAX
MIN
TYP
MAX
200
1.6
2.2
—
1.8
2.5
—
4
5.5
7
185
1.8
2.4
—
1.9
2.7
—
4
5.5
7
160
2.3
2.9
—
2.2
3
—
4
5.5
7
125
3.1
3.7
—
3.2
4
—
4
5.5
7
80
5.4
6
—
5.4
6
—
4
5.5
7
tSETUP (ns)
tHOLD (ns)
tPDI (ns)
Table 5. CMOS Timing Across Sampling Frequencies (Low Latency Disabled)
TIMING SPECIFIED WITH RESPECT TO OUTPUT CLOCK
SAMPLING
FREQUENCY
(MSPS)
tSETUP (ns)
tHOLD (ns)
MIN
TYP
MAX
200
1
1.6
185
1.3
2
160
1.8
125
80
tPDI (ns)
MIN
TYP
MAX
MIN
TYP
MAX
—
2
2.8
—
4
5.5
7
—
2.2
3
—
4
5.5
7
2.5
—
2.5
3.3
—
4
5.5
7
2.5
3.2
—
3.5
4.3
—
4
5.5
7
4.8
5.5
—
5.7
6.5
—
4
5.5
7
Table 6. CMOS Timing Across Sampling Frequencies (Low Latency Enabled)
TIMING SPECIFIED WITH RESPECT TO INPUT CLOCK
tSTART (ns)
tDV (ns)
SAMPLING FREQUENCY
(MSPS)
MIN
TYP
MAX
MIN
TYP
MAX
200
—
—
–0.3
3.5
4.2
—
185
—
—
–1
3.9
4.5
—
170
—
—
–1.5
4.3
5
—
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
15
ADS4128
SBAS578 – MAY 2012
www.ti.com
Table 7. CMOS Timing Across Sampling Frequencies (Low Latency Disabled)
TIMING SPECIFIED WITH RESPECT TO INPUT CLOCK
tSTART (ns)
tDV (ns)
SAMPLING FREQUENCY
(MSPS)
MIN
TYP
MAX
MIN
TYP
MAX
200
—
—
0.3
3.5
4.2
—
185
—
—
0
3.9
4.5
—
170
—
—
–1.3
4.3
5
—
N+3
N+2
N+1
Sample N
N+4
N + 12
N + 11
N + 10
Input Signal
tA
CLKP
Input Clock
CLKM
CLKOUTM
CLKOUTP
tPDI
tH
10 Clock Cycles
DDR LVDS
(1)
tSU
(2)
Output Data
(DXP, DXM)
E
O
N - 10
E
O
N-9
E
O
N-8
E
O
N-7
O
E
E
N-6
O
O
E
E
O
N+1
N
E
O
E
O
N+2
tPDI
CLKOUT
tSU
Parallel CMOS
10 Clock Cycles
Output Data
N - 10
N-9
N-8
(1)
N-7
tH
N-1
N
N+1
(1) ADC latency in low-latency mode. At higher sampling frequencies, tDPI is greater than one clock cycle which then makes the overall
latency = ADC latency + 1.
(2) E = Even bits (D0, D2, D4, and so on). O = Odd bits (D1, D3, D5, and so on).
Figure 5. Latency Diagram
16
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
CLKM
Input
Clock
CLKP
tPDI
CLKOUTP
Output
Clock
CLKOUTM
tSU
Output Dn_Dn + 1_P
Data Pair Dn_Dn + 1_M
tSU
tH
Dn
(1)
Dn + 1
tH
(1)
(1) Dn = bits D0, D2, D4, and so on. Dn + 1 = bits D1, D3, D5, and so on.
Figure 6. LVDS Mode Timing
CLKM
Input
Clock
CLKP
tPDI
Output
Clock
CLKOUT
tSU
Output
Data
Dn
tH
Dn
(1)
CLKM
Input
Clock
CLKP
tSTART
tDV
Output
Data
Dn
Dn
(1)
Dn = bits D0, D1, D2, and so on.
Figure 7. CMOS Mode Timing
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
17
ADS4128
SBAS578 – MAY 2012
www.ti.com
DEVICE CONFIGURATION
The ADS4128 has several modes that can be configured using a serial programming interface, as described in
Table 8, Table 9, and Table 10. In addition, the device has two dedicated parallel pins for quickly configuring
commonly used functions. The parallel pins are DFS (analog 4-level control pin) and OE (digital control pin). The
analog control pins can be easily configured using a simple resistor divider (with 10% tolerance resistors).
Table 8. DFS: Analog Control Pin
VOLTAGE APPLIED ON DFS
DESCRIPTION
(Data Format and Output Interface)
0, +100 mV/–0 mV
Twos complement and DDR LVDS
(3/8) AVDD ± 100 mV
Twos complement and parallel CMOS
(5/8) AVDD ± 100 mV
Offset binary and parallel CMOS
AVDD, +0 mV/–100 mV
Offset binary and DDR LVDS
Table 9. OE: Digital Control Pin
VOLTAGE APPLIED ON OE
DESCRIPTION
0
Output data buffers disabled
AVDD
Output data buffers enabled
When the serial interface is not used, the SDATA pin can also be used as a digital control pin to place the device
in standby mode. To enable this, the RESET pin must be tied high. In this mode, SEN and SCLK do not have
any alternative functions. Keep SEN tied high and SCLK tied low on the board.
Table 10. SDATA: Digital Control Pin
VOLTAGE APPLIED ON SDATA
DESCRIPTION
0
Normal operation
Logic high
Device enters standby
AVDD
(5/8) AVDD
3R
(5/8) AVDD
GND
AVDD
2R
(3/8) AVDD
3R
(3/8) AVDD
To Parallel Pin
Figure 8. Simplified Diagram to Configure DFS Pin
18
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
SERIAL INTERFACE
The analog-to-digital converter (ADC) has a set of internal registers that can be accessed by the serial interface
formed by the SEN (serial interface enable), SCLK (serial interface clock), and SDATA (serial interface data)
pins. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA are latched at every
SCLK falling edge when SEN is active (low). The serial data are loaded into the register at every 16th SCLK
falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data
can be loaded in multiples of 16-bit words within a single active SEN pulse. The first eight bits form the register
address and the remaining eight bits are the register data. The interface can function with an SCLK frequency
from 20 MHz down to very low speeds (of a few Hertz) and also with a non-50% SCLK duty cycle.
Register Initialization
After power-up, the internal registers must be initialized to default values. This initialization can be accomplished
in one of two ways:
1. Either through hardware reset by applying a high pulse on the RESET pin (of widths greater than 10 ns), as
shown in Figure 9; or
2. By applying a software reset. When using the serial interface, set the RESET bit (D7 in register 00h) high.
This setting initializes the internal registers to default values and then self-resets the RESET bit low. In this
case, the RESET pin is kept low.
Register Address
SDATA
A7
A6
A5
A4
A3
Register Data
A2
A1
A0
D7
D6
D5
tSCLK
D4
tDSU
D3
D2
D1
D0
tDH
SCLK
tSLOADS
tSLOADH
SEN
RESET
Figure 9. Serial Interface Timing
SERIAL INTERFACE TIMING CHARACTERISTICS
Typical values are at +25°C, minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX =
+85°C, AVDD = 1.8 V, and DRVDD = 1.8 V, unless otherwise noted.
PARAMETER
MIN
> dc
TYP
MAX
UNIT
20
MHz
fSCLK
SCLK frequency (equal to 1/tSCLK)
tSLOADS
SEN to SCLK setup time
25
ns
tSLOADH
SCLK to SEN hold time
25
ns
tDSU
SDATA setup time
25
ns
tDH
SDATA hold time
25
ns
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
19
ADS4128
SBAS578 – MAY 2012
www.ti.com
Serial Register Readout
The serial register readout function allows the contents of the internal registers to be read back on the
OVR_SDOUT pin. This readback may be useful as a diagnostic check to verify the serial interface
communication between the external controller and the ADC.
After power-up and device reset, the OVR_SDOUT pin functions as an over-range indicator pin by default. When
the readout mode is enabled, OVR_SDOUT outputs the contents of the selected register serially:
1. Set the READOUT register bit to '1'. This setting puts the device in serial readout mode and disables any
further writes to the internal registers except the register at address 0. Note that the READOUT bit itself is
also located in register 0. The device can exit readout mode by writing READOUT = 0. Only the contents of
the register at address 0 cannot be read in the register readout mode.
2. Initiate a serial interface cycle specifying the address of the register (A7 to A0) whose content has to be
read.
3. The device serially outputs the contents (D7 to D0) of the selected register on the OVR_SDOUT pin.
4. The external controller can latch the contents at the falling edge of SCLK.
5. To exit the serial readout mode, the reset register bit READOUT = 0 enables writes into all registers of the
device. At this point, the OVR_SDOUT pin becomes an over-range indicator pin.
Register Address A[7:0] = 00h
SDATA
0
0
0
0
0
0
Register Data D[7:0] = 01h
0
0
0
0
0
0
0
0
0
1
SCLK
SEN
OVR_SDOUT
(1)
a) Enable Serial Readout (READOUT = 1)
Register Address A[7:0] = 43h
SDATA
A7
A6
A5
A4
A3
A2
Register Data D[7:0] = XX (don’t care)
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
0
1
0
0
0
0
0
0
SCLK
SEN
OVR_SDOUT
(2)
b) Read Contents of Register 43h. This Register Has Been Initialized with 40h (device is put in global power-down mode).
(1) The OVR_SDOUT pin functions as OVR (READOUT = 0).
(2) The OVR_SDOUT pin functions as a serial readout (READOUT = 1).
Figure 10. Serial Readout Timing Diagram
20
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
RESET TIMING CHARACTERISTICS
Power Supply
AVDD, DRVDD
t1
RESET
t3
t2
SEN
NOTE: A high pulse on the RESET pin is required in the serial interface mode in case of initialization through hardware reset. For parallel
interface operation, RESET must be permanently tied high.
Figure 11. Reset Timing Diagram
RESET TIMING REQUIREMENTS
Typical values are at +25°C and minimum and maximum values are across the full temperature range: TMIN = –40°C to TMAX
= +85°C, unless otherwise noted.
PARAMETER
TEST CONDITIONS
t1
Power-on delay
Delay from power-up of AVDD and DRVDD to RESET
pulse active
t2
Reset pulse width
Pulse width of active RESET signal that resets the
serial registers
t3
(1)
Delay from RESET disable to SEN active
MIN
TYP
MAX
1
UNIT
ms
10
ns
1 (1)
100
µs
ns
The reset pulse is needed only when using the serial interface configuration. If the pulse width is greater than 1 µs, the device can enter
the parallel configuration mode briefly and then return back to serial interface mode.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
21
ADS4128
SBAS578 – MAY 2012
www.ti.com
SERIAL REGISTER MAP
Table 11 summarizes the functions supported by the serial interface.
Table 11. Serial Interface Register Map (1)
(1)
REGISTER
ADDRESS
DEFAULT VALUE
AFTER RESET
A[7:0] (Hex)
D[7:0] (Hex)
D7
D6
D5
D4
D3
D2
D1
D0
00
00
0
0
0
0
0
0
RESET
READOUT
01
00
0
0
03
00
0
0
0
0
0
HIGH PERF MODE 1
25
00
26
00
0
3D
00
DATA FORMAT
3F
00
40
00
REGISTER DATA
LVDS SWING
0
DISABLE
GAIN
GAIN
0
TEST PATTERNS
LVDS
LVDS DATA
CLKOUT
STRENGTH
STRENGTH
0
0
0
0
EN
OFFSET
CORR
0
0
0
0
0
0
0
CUSTOM PATTERN HIGH D[11:4]
CUSTOM PATTERN D[3:0]
0
CMOS CLKOUT
STRENGTH
EN
CLKOUT
RISE
CLKOUT FALL POSN
0
0
DIS LOW
LATENCY
STBY
0
PDN
GLOBAL
0
PDN OBUF
0
0
0
0
0
0
0
0
41
00
LVDS CMOS
42
00
43
00
4A
00
BF
00
CLKOUT RISE POSN
0
CF
00
DF
00
0
0
0
OFFSET CORR TIME CONSTANT
LOW SPEED
0
0
EN LVDS SWING
OFFSET PEDESTAL
FREEZE
OFFSET
CORR
0
EN
CLKOUT
FALL
0
0
HIGH PERF
MODE 2
0
0
0
0
0
0
Multiple register functions can be programmed in a single write operation.
DESCRIPTION OF SERIAL REGISTERS
For best performance, two special mode register bits must be enabled:
HI PERF MODE 1 and HI PERF MODE 2.
Register Address 00h (Default = 00h)
7
6
5
4
3
2
1
0
0
0
0
0
0
0
RESET
READOUT
Bits[7:2]
Always write '0'
Bit 1
RESET: Software reset applied
This bit resets all internal registers to default values and self-clears to 0 (default = 1).
Bit 0
READOUT: Serial readout
This bit sets the serial readout of the registers.
0 = Serial readout of registers disabled; the OVR_SDOUT pin functions as an over-voltage
indicator.
1 = Serial readout enabled; the OVR_SDOUT pin functions as a serial data readout.
22
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Register Address 01h (Default = 00h)
7
6
5
4
3
2
LVDS SWING
Bits[7:2]
(1)
0
0
0
0
LVDS SWING: LVDS swing programmability (1)
000000 =
011011 =
110010 =
010100 =
111110 =
001111 =
Bits[1:0]
1
Default LVDS swing; ±350 mV with external 100-Ω termination
LVDS swing increases to ±410 mV
LVDS swing increases to ±465 mV
LVDS swing increases to ±570 mV
LVDS swing decreases to ±200 mV
LVDS swing decreases to ±125 mV
Always write '0'
The EN LVDS SWING register bits must be set to enable LVDS swing control.
Register Address 03h (Default = 00h)
7
6
5
4
3
2
1
0
0
0
0
0
0
HI PERF MODE 1
Bits[7:2]
Always write '0'
Bits[1:0]
HI PERF MODE 1: High-performance mode 1
00 = Default performance after reset
01 = Do not use
10 = Do not use
11 = For best performance across sampling clock and input signal frequencies, set the HIGH PERF
MODE 1 bits
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
23
ADS4128
SBAS578 – MAY 2012
www.ti.com
Register Address 25h (Default = 00h)
7
6
5
4
GAIN
Bits[7:4]
3
2
1
DISABLE GAIN
0
TEST PATTERNS
GAIN: Gain programmability
These bits set the gain programmability in 0.5-dB steps.
0000
0001
0010
0011
0100
0101
0110
Bit 3
=
=
=
=
=
=
=
0-dB gain (default after reset)
0.5-dB gain
1.0-dB gain
1.5-dB gain
2.0-dB gain
2.5-dB gain
3.0-dB gain
0111
1000
1001
1010
1011
1100
=
=
=
=
=
=
3.5-dB
4.0-dB
4.5-dB
5.0-dB
5.5-dB
6.0-dB
gain
gain
gain
gain
gain
gain
DISABLE GAIN: Gain setting
This bit sets the gain.
0 = Gain enabled; gain is set by the GAIN bits only if low-latency mode is disabled
1 = Gain disabled
Bits[2:0]
TEST PATTERNS: Data capture
These bits verify data capture.
000 = Normal operation
001 = Outputs all '0's
010 = Outputs all '1's
011 = Outputs toggle pattern
Output data D[11:0] is an alternating sequence of 010101010101 and 101010101010.
100 = Outputs digital ramp
Output data increments by one LSB (12-bit) every fourth clock cycle from code 0 to code 4095
101 = Output custom pattern (use registers 3Fh and 40h for setting the custom pattern)
110 = Unused
111 = Unused
24
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Register Address 26h (Default = 00h)
7
6
0
5
0
4
0
3
0
0
2
1
0
0
LVDS CLKOUT
STRENGTH
LVDS DATA
STRENGTH
Bits[7:2]
Always write '0'
Bit 1
LVDS CLKOUT STRENGTH: LVDS output clock buffer strength
This bit determines the external termination to be used with the LVDS output clock buffer.
0 = 100-Ω external termination (default strength)
1 = 50-Ω external termination (2x strength)
Bit 0
LVDS DATA STRENGTH: LVDS data buffer strength
This bit determines the external termination to be used with all of the LVDS data buffers.
0 = 100-Ω external termination (default strength)
1 = 50-Ω external termination (2x strength)
Register Address 3Dh (Default = 00h)
7
6
DATA FORMAT
Bits[7:6]
5
4
3
2
1
0
EN OFFSET
CORR
0
0
0
0
0
DATA FORMAT: Data format selection
These bits selects the data format.
00 = The DFS pin controls data format selection
10 = Twos complement
11 = Offset binary
Bit 5
ENABLE OFFSET CORR: Offset correction setting
This bit sets the offset correction.
0 = Offset correction disabled
1 = Offset correction enabled
Bits[4:0]
Always write '0'
Register Address 3Fh (Default = 00h)
7
6
5
4
3
2
1
0
CUSTOM
PATTERN D11
CUSTOM
PATTERN D10
CUSTOM
PATTERN D9
CUSTOM
PATTERN D8
CUSTOM
PATTERN D7
CUSTOM
PATTERN D6
CUSTOM
PATTERN D5
CUSTOM
PATTERN D4
Bits[7:0]
CUSTOM PATTERN
These bits set the custom pattern.
Register Address 40h (Default = 00h)
7
6
5
4
3
2
1
0
CUSTOM
PATTERN D3
CUSTOM
PATTERN D2
CUSTOM
PATTERN D1
CUSTOM
PATTERN D0
0
0
0
0
Bits[7:2]
CUSTOM PATTERN
These bits set the custom pattern.
Bits[3:0]
Always write '0'
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
25
ADS4128
SBAS578 – MAY 2012
www.ti.com
Register Address 41h (Default = 00h)
7
6
LVDS CMOS
Bits[7:6]
5
4
CMOS CLKOUT STRENGTH
3
EN CLKOUT
RISE
2
1
CLKOUT RISE POSN
0
EN CLKOUT
FALL
LVDS CMOS: Interface selection
These bits select the interface.
00 = The DFS pin controls the selection of either LVDS or CMOS interface
10 = The DFS pin controls the selection of either LVDS or CMOS interface
01 = DDR LVDS interface
11 = Parallel CMOS interface
Bits[5:4]
CMOS CLKOUT STRENGTH
Controls strength of CMOS output clock only.
00 = Maximum strength (recommended and used for specified timings)
01 = Medium strength
10 = Low strength
11 = Very low strength
Bit 3
ENABLE CLKOUT RISE
0 = Disables control of output clock rising edge
1 = Enables control of output clock rising edge
Bits[2:1]
CLKOUT RISE POSN: CLKOUT rise control
Controls position of output clock rising edge
LVDS interface:
00 = Default position (timings are specified in this condition)
01 = Setup reduces by 500 ps, hold increases by 500 ps
10 = Data transition is aligned with rising edge
11 = Setup reduces by 200 ps, hold increases by 200 ps
CMOS interface:
00 = Default position (timings are specified in this condition)
01 = Setup reduces by 100 ps, hold increases by 100 ps
10 = Setup reduces by 200 ps, hold increases by 200 ps
11 = Setup reduces by 1.5 ns, hold increases by 1.5 ns
Bit 0
ENABLE CLKOUT FALL
0 = Disables control of output clock falling edge
1 = Enables control of output clock falling edge
26
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Register Address 42h (Default = 00h)
7
6
CLKOUT FALL CTRL
Bits[7:6]
5
0
4
3
2
1
0
0
DIS LOW
LATENCY
STBY
0
0
CLKOUT FALL CTRL
Controls position of output clock falling edge
LVDS interface:
00 = Default position (timings are specified in this condition)
01 = Setup reduces by 400 ps, hold increases by 400 ps
10 = Data transition is aligned with rising edge
11 = Setup reduces by 200 ps, hold increases by 200 ps
CMOS interface:
00 = Default position (timings are specified in this condition)
01 = Falling edge is advanced by 100 ps
10 = Falling edge is advanced by 200 ps
11 = Falling edge is advanced by 1.5 ns
Bits[5:4]
Always write '0'
Bit 3
DIS LOW LATENCY: Disable low latency
This bit disables low-latency mode.
0 = Low-latency mode is enabled. Digital functions such as gain, test patterns, and offset correction
are disabled.
1 = Low-latency mode is disabled. This setting enables the digital functions. See the Digital
Functions and Low-Latency Mode section.
Bit 2
STBY: Standby mode
This bit sets the standby mode.
0 = Normal operation
1 = Only the ADC and output buffers are powered down; internal reference is active; wake-up time
from standby is fast
Bits[1:0]
Always write '0'
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
27
ADS4128
SBAS578 – MAY 2012
www.ti.com
Register Address 43h (Default = 00h)
7
6
5
4
3
2
1
0
PDN GLOBAL
0
PDN OBUF
0
0
EN LVDS SWING
Bit 0
Always write '0'
Bit 6
PDN GLOBAL: Power-down
0
This bit sets the state of operation.
0 = Normal operation
1 = Total power down; the ADC, internal references, and output buffers are powered down; slow
wake-up time.
Bit 5
Always write '0'
Bit 4
PDN OBUF: Power-down output buffer
This bit set the output data and clock pins.
0 = Output data and clock pins enabled
1 = Output data and clock pins powered down and put in high-impedance state
Bits[3:2]
Always write '0'
Bits[1:0]
EN LVDS SWING: LVDS swing control
00
01
10
11
=
=
=
=
LVDS swing control using LVDS SWING register bits is disabled
Do not use
Do not use
LVDS swing control using LVDS SWING register bits is enabled
Register Address 4Ah (Default = 00h)
7
0
6
0
5
0
4
0
Bits[7:1]
Always write '0'
Bit[0]
HI PERF MODE 2: High-performance mode 2
3
0
2
0
1
0
0
HI PERF
MODE 2
This bit is recommended for high input signal frequencies greater than 230 MHz.
0 = Default performance after reset
1 = For best performance with high-frequency input signals, set the HIGH PERF MODE 2 bit
28
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Register Address BFh (Default = 00h)
7
6
5
OFFSET PEDESTAL
Bits[7:4]
4
3
2
1
0
0
0
0
0
OFFSET PEDESTAL
These bits set the offset pedestal.
When the offset correction is enabled, the final converged value after the offset is corrected is the
ADC mid-code value. A pedestal can be added to the final converged value by programming these
bits.
Bits[3:0]
OFFSET PEDESTAL VALUE
PEDESTAL
0111
0110
0101
—
000000
—
1111
1110
—
1000
7 LSB
6 LSB
5 LSB
—
0 LSB
—
–1 LSB
–2 LSB
—
–8 LSB
Always write '0'
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
29
ADS4128
SBAS578 – MAY 2012
www.ti.com
Register Address CFh (Default = 00h)
7
6
FREEZE
OFFSET
CORR
BYPASS
OFFSET
CORR
Bit 7
5
4
3
2
OFFSET CORR TIME CONSTANT
1
0
0
0
FREEZE OFFSET CORR
This bit sets the freeze offset correction.
0 = Estimation of offset correction is not frozen (bit EN OFFSET CORR must be set)
1 = Estimation of offset correction is frozen (bit EN OFFSET CORR must be set). When frozen, the
last estimated value is used for offset correction every clock cycle. See OFFSET CORRECTION,
Offset Correction.
Bit 6
Always write '0'
Bits[5:2]
OFFSET CORR TIME CONSTANT
These bits set the offset correction time constant for the correction loop time constant in number of
clock cycles.
Bits[1:0]
VALUE
TIME CONSTANT (Number of Clock Cycles)
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1M
2M
4M
8M
16 M
32 M
64 M
128 M
256 M
512 M
1G
2G
Always write '0'
Register Address DFh (Default = 00h)
7
6
0
0
5
4
LOW SPEED
Bits[7:1]
Always write '0'
Bit 0
LOW SPEED: Low-speed mode
3
2
1
0
0
0
0
0
00, 01, 10 = Low-speed mode disabled (default state after reset); this setting is recommended for
sampling rates greater than 80 MSPS.
11 = Low-speed mode enabled; this setting is recommended for sampling rates less than or equal
to 80 MSPS.
30
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TYPICAL CHARACTERISTICS
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
FFT FOR 10-MHz INPUT SIGNAL
FFT FOR 170-MHz INPUT SIGNAL
0
0
SFDR = 88.7 dBc
SNR = 70.7 dBFS
SINAD = 70.6 dBFS
THD = 87.3 dBc
−20
−20
−40
Amplitude (dBFS)
Amplitude (dBFS)
−40
−60
−60
−80
−80
−100
−100
−120
SFDR = 90.8 dBc
SNR = 69.5 dBFS
SINAD = 69.5 dBFS
THD = 90.4 dBc
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
−120
100
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
100
G001
G002
Figure 12.
Figure 13.
FFT FOR 300-MHz INPUT SIGNAL
FFT FOR TWO-TONE INPUT SIGNAL
0
0
SFDR = 78.3 dBc
SNR = 68.8 dBFS
SINAD = 68.1 dBFS
THD = 75.8 dBc
−20
Each Tone at
−7−dBFS Amplitude
fIN1 = 185 MHz
fIN2 = 190 MHz
IMD3 = 92.88 dBFS
−10
−20
−30
−40
Amplitude (dBFS)
Amplitude (dBFS)
−40
−60
−80
−50
−60
−70
−80
−90
−100
−100
−110
−120
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
100
−120
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
G003
Figure 14.
100
G004
Figure 15.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
31
ADS4128
SBAS578 – MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
FFT FOR TWO-TONE INPUT SIGNAL
SFDR vs INPUT FREQUENCY
0
95
Each Tone at −36−dBFS Amplitude
fIN1 = 185 MHz
fIN2 = 190 MHz
IMD3 = 104.2 dBFS
−10
−20
90
−30
85
80
SFDR (dBc)
Amplitude (dBFS)
−40
−50
−60
−70
75
70
−80
−90
65
−100
60
−110
−120
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
55
100
0
50
100
150 200 250 300 350
Input Frequency (MHz)
400
450
500
G005
G006
Figure 16.
Figure 17.
SNR vs INPUT FREQUENCY
SFDR vs DIGITAL GAIN
72
105
10 MHz
70 MHz
150 MHz
170 MHz
100
71
95
90
SFDR (dBc)
SNR (dBFS)
70
220 MHz
300 MHz
400 MHz
500 MHz
69
68
85
80
75
70
67
65
66
60
65
0
50
100
150 200 250 300 350
Input Frequency (MHz)
400
450
500
55
0
0.5
1
1.5
2
2.5 3 3.5 4
Digital Gain (dB)
G007
Figure 18.
32
4.5
5
5.5
6
G008
Figure 19.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TYPICAL CHARACTERISTICS (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SINAD vs DIGITAL GAIN
PERFORMANCE ACROSS INPUT AMPLITUDE
120
79
75
10 MHz
70 MHz
150 MHz
170 MHz
73
Input Frequency = 40 MHz
220 MHz
300 MHz
400 MHz
500 MHz
78
SNR (dBFS)
SFDR (dBc)
SFDR (dBFS)
110
77
100
76
90
75
80
74
70
73
60
72
50
71
40
70
30
SNR (dBFS)
SINAD (dBFS)
69
67
65
63
SFDR (dBc, dBFS)
71
61
59
69
−46
57
0
0.5
1
1.5
2
2.5 3 3.5 4
Digital Gain (dB)
4.5
5
5.5
−41
−36
−31 −26 −21 −16
Amplitude (dBFS)
−11
−6
−1
20
6
G010
G009
Figure 20.
Figure 21.
Input Frequency = 170 MHz
SNR (dBFS)
SFDR (dBc)
SFDR (dBFS)
86
73
Input Frequency = 40 MHz
SNR
SFDR
74
100
72
84
73
90
71.5
83
72
80
71
82
71
70
70.5
81
70
60
70
80
69
50
69.5
79
68
40
69
78
67
30
68.5
77
66
−46
−41
−36
−31 −26 −21 −16
Amplitude (dBFS)
−11
−6
−1
20
SNR (dBFS)
72.5
SFDR (dBc, dBFS)
110
75
SNR (dBFS)
PERFORMANCE vs INPUT COMMON-MODE VOLTAGE
120
68
0.8
0.85
0.9
0.95
1
1.05
Input Common−Mode Voltage (V)
85
76
1.1
G011
Figure 22.
SFDR (dBc)
PERFORMANCE ACROSS INPUT AMPLITUDE
76
G012
Figure 23.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
33
ADS4128
SBAS578 – MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SFDR vs AVDD SUPPLY AND TEMPERATURE
SNR vs AVDD SUPPLY AND TEMPERATURE
86
70.8
Input Frequency = 40 MHz
85
70.7
84
70.6
SNR (dBFS)
83
82
81
70.5
70.4
70.3
AVDD = 1.7 V
AVDD = 1.75 V
AVDD = 1.8 V
AVDD = 1.85 V
AVDD = 1.9 V
80
79
−40
−15
10
35
Temperature (°C)
AVDD = 1.7 V
AVDD = 1.75 V
AVDD = 1.8 V
AVDD = 1.85 V
AVDD = 1.9 V
70.2
60
70.1
−40
85
−15
10
35
Temperature (°C)
60
85
G013
G014
Figure 24.
Figure 25.
PERFORMANCE vs DRVDD SUPPLY
PERFORMANCE vs CLOCK AMPLITUDE
87
70.8
Input Frequency = 40 MHz
Input Frequency = 40 MHz
86
72
87
70.6
85
71
86
70.5
84
70
85
70.4
83
69
84
70.3
82
68
83
70.2
81
67
82
80
66
70.1
SNR (dBFS)
70.7
SFDR (dBc)
SNR (dBFS)
88
73
SNR
SFDR
70
1.7
81
SNR
SFDR
1.8
1.8
1.9
Differential Clock Amplitude (VPP)
79
1.9
65
0.2
0.5
0.8
1.1
1.4
1.7
2
Differential Clock Amplitude (VPP)
G015
Figure 26.
34
SFDR (dBc)
SFDR (dBc)
Input Frequency = 40 MHz
2.3
80
2.6
G016
Figure 27.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TYPICAL CHARACTERISTICS (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
PERFORMANCE vs CLOCK AMPLITUDE
PERFORMANCE vs CLOCK DUTY CYCLE
99
72
77
96
71.5
75
93
71
73
90
70.5
71
87
70
69
84
67
81
65
78
68.5
63
75
68
72
67.5
69
2.6
67
79
87
61
SNR
SFDR
59
0.2
0.5
0.8
1.1
1.4
1.7
2
Differential Clock Amplitude (VPP)
2.3
86.5
86
85.5
85
84.5
69.5
84
69
83.5
83
82.5
SNR
THD
25
35
45
55
Input Clock Duty Cycle (%)
65
75
82
G017
G018
Figure 28.
Figure 29.
CMRR vs FREQUENCY
CMRR SPECTRUM
5
0
fIN = 70 MHz, SFDR = 81 dBc
fCMRR = 10 MHz, 100 mVPP
Amplitude (fIN) = -1 dBFS
Amplitude (fCMRR) = -74 dBFS
Amplitude (fIN + fCMRR) = -87 dBFS
Amplitude (fIN - fCMRR) = -86 dBFS
Input Frequency = 70 MHz
50 − mVPP Signal Superimposed
on Input Common−Mode Voltage (0.95 V)
−10
THD (dBc)
SNR (dBFS)
SFDR (dBc)
SNR (dBFS)
Input Frequency = 170 MHz
-15
−20
fIN = 70 MHz
Amplitude (dB)
CMRR (dB)
-35
−30
−40
-55
fCMRR = 10 MHz
fIN - fCMRR = 60 MHz
fIN + fCMRR =
80 MHz
-75
−50
-95
−60
−70
0
50
100
150
200
250
Input Common−Mode Signal Frequency (MHz)
300
-115
0
G019
Figure 30.
25
50
75
Frequency (MHz)
100
G020
Figure 31.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
35
ADS4128
SBAS578 – MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
PSRR vs FREQUENCY
ZOOMED VIEW OF SPECTRUM WITH PSRR SIGNAL
5
0
Input Frequency = 10 MHz
50 − mVPP Signal Applied on AVDD Supply
fIN
−10
-15
−20
fIN = 10 MHz
fPSRR = 1 MHz
Amplitude (fIN) = -1 dBFS
Amplitude (fPSRR) = -81 dBFS
Amplitude (fIN + fPSRR) = -67.7 dBFS
Amplitude (fIN - fPSRR) = -68.8 dBFS
-35
Amplitude (dB)
PSRR (dB)
−30
−40
-55
fIN - fPSRR
fIN + fPSRR
−50
-75
fPSRR
−60
-95
−70
−80
-115
0
20
40
60
80
Frequency of Signal on Supply (MHz)
0
100
10
20
30
40
50
Frequency (MHz)
G021
Figure 32.
G022
Figure 33.
POWER vs SAMPLING FREQUENCY
DRVDD CURRENT vs SAMPLING FREQUENCY
80
200
AVDD Power
DRVDD Power, 200−mV LVDS
DRVDD Power, 350−mV LVDS
180
CMOS, 6−pF Load Capacitor
CMOS, 8−pF Load Capacitor
LVDS, 350−mV Swing
LVDS, 200−mV Swing
70
160
60
DRVDD Current (mA)
Power (mW)
140
120
100
80
50
40
30
60
20
40
10
20
0
0
20
40
60
80 100 120 140
Sampling Speed (MSPS)
160
180
200
0
0
20
40
60
80 100 120 140
Sampling Speed (MSPS)
G023
Figure 34.
36
160
180
200
G024
Figure 35.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TYPICAL CHARACTERISTICS: Contour
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SIGNAL-TO-NOISE RATIO
(0-dB Gain)
200
70.5
Sampling Frequency (MSPS)
180
70
69.5
69
67.5
68
68.5
66.5
160
140
68
70.5
70
69.5
67.5
66.5
68.5
69
120
70.5
100
69.5
69
68
68.5
67.5
66.5
70
71
65.5
80
20
50
100
150
200
250
300
350
400
450
500
Input Frequency (MHz)
64
65
66
67
68
SNR (dBFS)
69
70
71
72
G025
Figure 36.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
37
ADS4128
SBAS578 – MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS: Contour (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SIGNAL-TO-NOISE RATIO
(6-dB Gain)
200
66
66
66.5
66
Sampling Frequency (MSPS)
180
65
65.5
66
160
66.8
140
66.8
66.5
66
65
65.5
120
67.1
100
66
66.8
66.5
65
65.5
66
64.5
67.4
64
80
20
50
100
150
200
250
300
350
400
450
500
Input Frequency (MHz)
63
63.5
64
64.5
65
65.5
SNR (dBFS)
66
66.5
67
67.5
G026
Figure 37.
38
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
TYPICAL CHARACTERISTICS: Contour (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SPURIOUS-FREE DYNAMIC RANGE
(0-dB Gain)
200
85
88
82
73
85
85
Sampling Frequency (MSPS)
180
82
65
69
61
76
85
79
85
160
65
88
69
82
140
79
85
85
73
76
88
61
120
85
79
79
73
85
100
79
82
85
69
76
65
61
82
82
57
80
20
50
100
150
200
250
300
400
350
450
500
Input Frequency (MHz)
60
65
70
75
SFDR (dBc)
80
85
G027
Figure 38.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
39
ADS4128
SBAS578 – MAY 2012
www.ti.com
TYPICAL CHARACTERISTICS: Contour (continued)
At +25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock, 1.5-VPP differential
clock amplitude, 50% clock duty cycle, –1-dBFS differential analog input, 0-dB gain, low-latency mode, DDR LVDS output
interface, and 32k-point FFT, unless otherwise noted.
SPURIOUS-FREE DYNAMIC RANGE
(6-dB Gain)
200
82
76
79
82
73
Sampling Frequency (MSPS)
180
69
85
85
160
82
73
79
85
85
85
140
76
85
85
85
69
82
120
79
85
85
100
85
73
79
82
85
85
76
69
79
65
80
20
50
100
150
200
250
300
350
400
450
500
Input Frequency (MHz)
65
70
75
SFDR (dBc)
80
85
G028
Figure 39.
40
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
APPLICATION INFORMATION
THEORY OF OPERATION
The ADS4128 is a high-performance, low-power, 12-bit analog-to-digital converter (ADC) with maximum
sampling rates up to 200 MSPS. The conversion process is initiated by a rising edge of the external input clock
when the analog input signal is sampled. The sampled signal is sequentially converted by a series of small
resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample
propagates through the pipeline, resulting in a data latency of 10 clock cycles. The output is available as 12-bit
data, in DDR LVDS mode or CMOS mode, and coded in either straight offset binary or binary twos complement
format.
ANALOG INPUT
The analog input consists of a switched-capacitor-based, differential, sample-and-hold architecture. This
differential topology results in very good ac performance even for high input frequencies at high sampling rates.
The INP and INM pins must be externally biased around a common-mode voltage of 0.95 V, available on the
VCM pin. For a full-scale differential input, each input INP and INM pin must swing symmetrically between (VCM
+ 0.5 V) and (VCM – 0.5 V), resulting in a 2-VPP differential input swing. The input sampling circuit has a high
3-dB bandwidth that extends up to 550 MHz (measured from the input pins to the sampled voltage). Figure 40
shows an equivalent circuit for the analog input.
Sampling
Switch
LPKG
2 nH
10 W
INP
CBOND
1 pF
100 W
RESR
200 W
CPAR2 RON
1 pF 15 W
CSAMP
2 pF
3 pF
3 pF
LPKG
2 nH
10 W
INM
Sampling
Capacitor
RCR Filter
CBOND
1 pF
CPAR1
0.5 pF
RON
15 W
100 W
RON
15 W
CPAR2
1 pF
RESR
200 W
CSAMP
2 pF
Sampling
Capacitor
Sampling
Switch
Figure 40. Analog Input Equivalent Circuit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
41
ADS4128
SBAS578 – MAY 2012
www.ti.com
Drive Circuit Requirements
For optimum performance, the analog inputs must be driven differentially. This technique improves the commonmode noise immunity and even-order harmonic rejection. A 5-Ω to 15-Ω resistor in series with each input pin is
recommended to damp out ringing caused by package parasitics. It is also necessary to present low impedance
(less than 50 Ω) for the common-mode switching currents. This impedance can be achieved by using two
resistors from each input terminated to the common-mode voltage (VCM).
Note that the device includes an internal R-C filter from each input to ground. The purpose of this filter is to
absorb the glitches created when the sampling capacitors open and close. The R-C filter cutoff frequency
involves a trade-off. A lower cutoff frequency (larger C) absorbs glitches better, but also reduces the input
bandwidth and maximum input frequency that can be supported. On the other hand, with no internal R-C filter,
high input frequency can be supported but now the sampling glitches must be supplied by the external driving
circuit. The inductance of the package bond wires limits the ability of the external driving circuit to support the
sampling glitches.
In the ADS4128, the R-C component values have been optimized while supporting high input bandwidth
(550 MHz). However, in applications where very high input frequency support is not required, glitch filtering can
be further improved with an external R-C-R filter; see Figure 43 and Figure 44).
In addition, the drive circuit may have to be designed to provide a low insertion loss over the desired frequency
range and matched source impedance. While designing the drive circuit, the ADC impedance must be
considered. Figure 41 and Figure 42 show the impedance (ZIN = RIN || CIN) looking into the ADC input pins.
5
Differential Input Capacitance (pF)
Differential Input Resistance (kW)
100
10
1
0.1
0.01
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
4.5
4
3.5
3
2.5
2
1.5
1
0
Input Frequency (GHz)
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1
Input Frequency (GHz)
Figure 41. ADC Analog Input Resistance (RIN)
Across Frequency
42
Figure 42. ADC Analog Input Capacitance (CIN)
Across Frequency
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Driving Circuit
Two example driving circuit configurations are shown in Figure 43 and Figure 44—one is optimized for low
bandwidth and the other is optimized for high bandwidth to support higher input frequencies. In Figure 43, an
external R-C-R filter with 3.3 pF is used to help absorb sampling glitches. The R-C-R filter limits the drive circuit
bandwidth, making it suitable for low input frequencies (up to 250 MHz). Transformers such as ADT1-1WT or
WBC1-1 can be used up to 250 MHz.
For higher input frequencies, the R-C-R filter can be dropped. Together with the lower series resistors (5 Ω to
10 Ω), this drive circuit provides higher bandwidth to support frequencies up to 500 MHz (as shown in Figure 44).
A transmission line transformer (such as ADTL2-18) can be used.
Note that both drive circuits are terminated by 50 Ω near the ADC side. The termination is accomplished by a 25Ω resistor from each input to the 0.95-V common-mode (VCM) from the device. This termination allows the
analog inputs to be biased around the required common-mode voltage.
10 W to 15 W
T2
3.6 nH
INP
T1
0.1 mF
0.1 mF
25 W
50 W
3.3 pF
25 W
RIN
CIN
50 W
INM
1:1
1:1
10 W to 15 W
3.6 nH
VCM
Device
Figure 43. Drive Circuit with Low Bandwidth (for Low Input Frequencies)
5 W to 10 W
T2
T1
INP
0.1 mF
0.1 mF
25 W
RIN
CIN
25 W
INM
1:1
1:1
5 W to 10 W
VCM
Device
Figure 44. Drive Circuit with High Bandwidth (for High Input Frequencies)
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
43
ADS4128
SBAS578 – MAY 2012
www.ti.com
The transformer parasitic capacitance mismatch (between the windings) results in degraded even-order harmonic
performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good
performance is obtained for high-frequency input signals. An additional termination resistor pair may be required
between the two transformers; refer to Figure 43 and Figure 44. The termination center point is connected to
ground to improve the balance between the P (positive) and M (negative) sides. The termination values between
the transformers and on the secondary side must be chosen to obtain an effective 50 Ω (for a 50-Ω source
impedance).
Figure 43 and Figure 44 use 1:1 transformers with a 50-Ω source. As explained in the Drive Circuit Requirements
section, this architecture helps to present a low source impedance to absorb sampling glitches. With a 1:4
transformer, the source impedance is 200 Ω. The higher source impedance is unable to absorb the sampling
glitches effectively and can lead to degradation in performance (compared to using 1:1 transformers).
In almost all cases, either a band-pass or low-pass filter is needed to get the desired dynamic performance, as
shown in Figure 45. Such a filter presents low source impedance at the high frequencies corresponding to the
sampling glitch and helps avoid performance loss with the high source impedance.
10 W
Bandpass or
Low-Pass
Filter
Differential
Input Signal
0.1 mF
INP
100 W
Device
100 W
INM
10 W
VCM
Figure 45. Drive Circuit with 1:4 Transformer
Input Common-Mode
To ensure a low-noise, common-mode reference, the VCM pin is filtered with a 0.1-µF low-inductance capacitor
connected to ground. The VCM pin is designed to directly drive the ADC inputs. Each ADC input pin sinks a
common-mode current of approximately 0.6 µA per MSPS of clock frequency.
44
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
CLOCK INPUT
The ADS4128 clock inputs can be driven differentially (sine, LVPECL, or LVDS) or single-ended (LVCMOS), with
little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM
using internal 5-kΩ resistors. This setting allows the use of transformer-coupled drive circuits for sine-wave clock
or ac-coupling for LVPECL and LVDS clock sources. Figure 46 shows an equivalent circuit for the input clock.
Clock Buffer
LPKG
1 nH
20 W
CLKP
CBOND
1 pF
5 kW
RESR
100 W
2 pF
LPKG
1 nH
20 W
CEQ
CEQ
VCM
5 kW
CLKM
CBOND
1 pF
RESR
100 W
NOTE: CEQ is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.
Figure 46. Input Clock Equivalent Circuit
A single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-μF
capacitor, as shown in Figure 47. For best performance, the clock inputs must be driven differentially, reducing
susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock
source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no
change in performance with a non-50% duty cycle clock input. Figure 48 shows a differential circuit.
CMOS
Clock Input
0.1 mF
0.1 mF
CLKP
CLKP
Differential Sine-Wave,
PECL, or LVDS
Clock Input
VCM
0.1 mF
0.1 mF
CLKM
CLKM
Figure 47. Single-Ended Clock Driving Circuit
Figure 48. Differential Clock Driving Circuit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
45
ADS4128
SBAS578 – MAY 2012
www.ti.com
DIGITAL FUNCTIONS AND LOW-LATENCY MODE
The device has several useful digital functions such as test patterns, gain, and offset correction. All of these
functions require extra clock cycles for operation and increase the overall latency and power of the device.
Alternately, the device has a low-latency mode in which the raw ADC output is routed to the output data pins with
a latency of 10 clock cycles. In this mode, the digital functions are bypassed. Figure 49 shows more details of the
processing after the ADC.
The device is in low-latency mode after reset. In order to use any digital functions, low-latency mode must first be
disabled by setting the DIS LOW LATENCY register bit to '1'. Afterwards, the respective register bits must be
programmed as described in the following sections and in the Serial Register Map section.
Output
Interface
12-Bit
ADC
12b
12b
Digital Functions
(Gain, Offset Correction, Test Patterns)
DDR LVDS
or CMOS
DIS LOW LATENCY Pin
Figure 49. Digital Processing Block Diagram
GAIN FOR SFDR AND SNR TRADE-OFF
The ADS4128 includes gain settings that can be used to get improved SFDR performance. Gain is
programmable from 0 dB to 6 dB (in 0.5-dB steps) using the GAIN register bits. For each gain setting, the analog
input full-scale range scales proportionally, as shown in Table 12.
The SFDR improvement is achieved at the expense of SNR; for each gain setting, SNR degrades approximately
between 0.5 dB and 1 dB. SNR degradation is reduced at high input frequencies. As a result, gain is very useful
at high input frequencies because SFDR improvement is significant with marginal SNR degradation. Therefore,
gain can be used to trade-off between SFDR and SNR.
After a reset, the device is in low-latency mode and the gain function is disabled. To use gain:
• First, disable low-latency mode (DIS LOW LATENCY = 1).
• This setting enables the gain and puts the device in a 0-dB gain mode.
• For other gain settings, program the GAIN bits.
Table 12. Full-Scale Range Across Gains
46
GAIN (dB)
TYPE
FULL-SCALE (VPP)
0
Default after reset
2
1
Programmable gain
1.78
2
Programmable gain
1.59
3
Programmable gain
1.42
4
Programmable gain
1.26
5
Programmable gain
1.12
6
Programmable gain
1.00
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
OFFSET CORRECTION
The ADS4128 has an internal offset correction algorithm that estimates and corrects dc offset up to ±10 mV. The
correction can be enabled using the EN OFFSET CORR serial register bit. Once enabled, the algorithm
estimates the channel offset and applies the correction every clock cycle. The correction loop time constant is a
function of the sampling clock frequency. The time constant can be controlled using the OFFSET CORR TIME
CONSTANT register bits, as described in Table 13.
Table 13. Offset Correction Loop Time Constant
(1)
OFFSET CORR TIME CONSTANT
TIME CONSTANT, TCCLK
(Number of Clock Cycles)
TIME CONSTANT, TCCLK × 1/fS (sec) (1)
0000
1M
4 ms
0001
2M
8 ms
0010
4M
16.7 ms
0011
8M
33.5 ms
0100
16 M
67 ms
0101
32 M
134 ms
0110
64 M
268 ms
0111
128 M
537 ms
1000
256 M
1.1 s
1001
512 M
2.15 s
1010
1G
4.3 s
1011
2G
8.6 s
1100
Reserved
—
1101
Reserved
—
1110
Reserved
—
1111
Reserved
—
Sampling frequency, fS = 200 MSPS.
After the offset is estimated, the correction can be frozen by setting FREEZE OFFSET CORR = 1. Once frozen,
the last estimated value is used for every clock cycle offset correction. Note that offset correction is disabled by
default after reset.
After a reset, the device is in low-latency mode and offset correction is disabled. To use offset correction:
• First, disable low-latency mode (DIS LOW LATENCY = 1).
• Then set EN OFFSET CORR to '1' and program the required time constant.
POWER DOWN
The ADS4128 has three power-down modes: power-down global, standby, and output buffer disable.
Power-Down Global
In this mode, the entire chip (including the ADC, internal reference, and the output buffers) are powered down,
resulting in reduced total power dissipation of approximately 10 mW. The output buffers are in a high-impedance
state. The wake-up time from the global power-down to data becoming valid in normal mode is typically 100 µs.
To enter the global power-down mode, set the PDN GLOBAL register bit.
Standby
In this mode, only the ADC is powered down and the internal references are active, resulting in a fast wake-up
time of 5 µs. The total power dissipation in standby mode is approximately 185 mW. To enter standby mode, set
the STBY register bit.
Output Buffer Disable
The output buffers can be disabled and put in a high-impedance state; wakeup time from this mode is fast,
approximately 100 ns. This mode can be controlled by using the PDN OBUF register bit or the OE pin.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
47
ADS4128
SBAS578 – MAY 2012
www.ti.com
Input Clock Stop
In addition, the converter enters low-power mode when the input clock frequency falls below 1 MSPS. Power
dissipation is approximately 80 mW.
POWER-SUPPLY SEQUENCE
During power-up, the AVDD and DRVDD supplies can come up in any sequence. The two supplies are
separated in the device. Externally, they can be driven from separate supplies or from a single supply.
DIGITAL OUTPUT INFORMATION
The ADS4128 provides 12-bit data and an output clock synchronized with the data.
Output Interface
Two output interface options are available: double data rate (DDR) LVDS and parallel CMOS. These modes can
be selected by using the LVDS CMOS serial interface register bit or the DFS pin.
DDR LVDS Outputs
In this mode, the data bits and clock are output using low voltage differential signal (LVDS) levels. Two data bits
are multiplexed and output on each LVDS differential pair, as shown in Figure 50.
Even data bits (D0, D2, D4, and so on) are output at the CLKOUTP falling edge and the odd data bits (D1, D3,
D5, and so on) are output at the CLKOUTP rising edge. Both the CLKOUTP rising and falling edges must be
used to capture all 12 data bits, as shown in Figure 51.
Pins
CLKOUTP
CLKOUTP
Output Clock
CLKOUTM
CLKOUTM
D0_D1_P
Data Bits D0, D1
D0_D1_P,
D0_D1_M
D0
D1
D0
D1
D2_D3_P,
D2_D3_M
D2
D3
D2
D3
D4_D5_P,
D4_D5_M
D4
D5
D4
D5
D6_D7_P,
D6_D7_M
D6
D7
D6
D7
D8_D9_P,
D8_D9_M
D8
D9
D8
D9
D10_D11_P,
D10_D11_M
D10
D11
D10
D11
LVDS Buffers
D0_D1_M
D2_D3_P
Data Bits D2, D3
D2_D3_M
D4_D5_P
12-Bit
ADC Data
Data Bits D4, D5
D4_D5_M
D6_D7_P
Data Bits D6, D7
D6_D7_M
D8_D9_P
Data Bits D8, D9
D8_D9_M
D10_D11_P
Data Bits D10, D11
D10_D11_M
Sample N
Sample N + 1
Device
Figure 51. DDR LVDS Interface
Figure 50. LVDS Data Outputs
48
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
LVDS Output Data and Clock Buffers
The equivalent circuit of each LVDS output buffer is shown in Figure 52. After reset, the buffer presents a 100-Ω
output impedance to match the external 100-Ω termination.
VDIFF voltage is nominally 350 mV, resulting in a ±350-mV output swing with a 100-Ω external termination. VDIFF
voltage is programmable using the LVDS SWING register bits from ±125 mV to ±570 mV.
Additionally, a mode exists to double the LVDS buffer strength to support 50-Ω differential termination. This
mode can be used when the output LVDS signal is routed to two separate receiver chips, each using a 100-Ω
termination. This mode can be enabled using the LVDS DATA STRENGTH and LVDS CLKOUT STRENGTH
register bits for data and output clock buffers, respectively.
The buffer output impedance behaves in the same way as a source-side series termination. By absorbing
reflections from the receiver end, it helps to improve signal integrity.
VDIFF
High
Low
OUTP
External
100-W Load
OUTM
1.1 V
ROUT
VDIFF
Low
High
NOTE: Use the default buffer strength to match the 100-Ω external termination (ROUT = 100 Ω). To match with a 50-Ω external termination,
set the LVDS STRENGTH bit (ROUT = 50 Ω).
Figure 52. LVDS Buffer Equivalent Circuit
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
49
ADS4128
SBAS578 – MAY 2012
www.ti.com
Parallel CMOS Interface
In CMOS mode, each data bit is output on a separate pin as the CMOS voltage level, for every clock cycle. The
output clock CLKOUT rising edge can be used to latch data in the receiver. Figure 53 depicts the CMOS output
interface.
Switching noise (caused by CMOS output data transitions) can couple into the analog inputs and degrade SNR.
The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this
degradation, the CMOS output buffers are designed with controlled drive strength. The default drive strength
ensures a wide data stable window (even at 200 MSPS) is provided so the data outputs have minimal load
capacitance. It is recommended to use short traces (one to two inches or 2,54 cm to 5,08 cm) terminated with
less than 5-pF load capacitance; see Figure 54.
In some high-speed applications using CMOS interface, it may be required to use an external clock to capture
data. For such cases, delay from the input clock to output data and the data valid times are specified for higher
sampling frequencies. These timings can be used to delay the input clock appropriately and use it to capture
data.
Pins
OVR
CLKOUT
CMOS Output Buffers
D0
D1
D2
D3
¼
¼
12-Bit
ADC Data
D11
Device
Figure 53. CMOS Output Interface
50
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
Use External Clock Buffer
Input Clock
Receiver (FPGA, ASIC)
Flip-Flops
CLKOUT
CMOS Output Buffers
D0
D1
D2
CLKIN
D0_In
D1_In
D2_In
12-Bit ADC Data
D10
D11
D10_In
D11_In
Device
Use short traces between
ADC output and receiver pins (1 to 2 inches).
Figure 54. Using the CMOS Data Outputs
CMOS Interface Power Dissipation
With CMOS outputs, the DRVDD current scales with the sampling frequency and load capacitance on every
output pin. The maximum DRVDD current occurs when each output bit toggles between '0' and '1' every clock
cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current is determined by the
average number of output bits switching, which is a function of the sampling frequency and the nature of the
analog input signal.
Digital Current as a Result of CMOS Output Switching = CL × DRVDD × (N × fAVG)
where:
CL = load capacitance,
N × FAVG = average number of output bits switching.
(1)
shows the current across sampling frequencies at a 2-MHz analog input frequency.
Input Over-Voltage Indication (OVR Pin)
The device has an OVR pin that provides information about analog input overload. At any clock cycle, if the
sampled input voltage exceeds the positive or negative full-scale range, the OVR pin goes high. OVR remains
high as long as the overload condition persists. The OVR pin is a CMOS output buffer (running off of a DRVDD
supply), independent of the output data interface (DDR LVDS or CMOS).
For a positive overload, the D[11:0] output data bits are FFFh in offset binary output format and 7FFh in twos
complement output format. For a negative input overload, the output code is 000h in offset binary output format
and 800h in twos complement output format.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
51
ADS4128
SBAS578 – MAY 2012
www.ti.com
Output Data Format
Two output data formats are supported: binary twos complement and offset binary. These formats can be
selected by using the DATA FORMAT serial interface register bit or controlling the DFS pin in parallel
configuration mode. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale
level.
BOARD DESIGN CONSIDERATIONS
Grounding
A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of
the board are cleanly partitioned. See the ADS414x, ADS412x EVM User Guide (SLWU067) for details on layout
and grounding.
Supply Decoupling
Because the ADS4128 already includes internal decoupling, minimal external decoupling can be used without
loss in performance. Note that decoupling capacitors can help filter external power-supply noise, so the optimum
number of capacitors depends on the actual application. The decoupling capacitors should be placed very close
to the converter supply pins.
Exposed Pad
In addition to providing a path for heat dissipation, the PowerPAD is also electrically internally connected to the
digital ground. Therefore, it is necessary to solder the exposed pad to the ground plane for best thermal and
electrical performance. For detailed information, see application notes QFN Layout Guidelines (SLOA122) and
QFN/SON PCB Attachment (SLUA271), both available for download at www.ti.com.
52
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
ADS4128
www.ti.com
SBAS578 – MAY 2012
DEFINITION OF SPECIFICATIONS
Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with
respect to the low-frequency value.
Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at
which the sampling occurs. This delay is different across channels. The maximum variation is specified as
aperture delay variation (channel-to-channel).
Aperture Uncertainty (Jitter) – The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains
at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a
percentage. A perfect differential sine-wave clock results in a 50% duty cycle.
Maximum Conversion Rate – The maximum sampling rate at which specified operation is given. All parametric
testing is performed at this sampling rate unless otherwise noted.
Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.
Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly
1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.
Integral Nonlinearity (INL) – The INL is the deviation of the ADC transfer function from a best fit line determined
by a least squares curve fit of that transfer function, measured in units of LSBs.
Gain Error – Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain
error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a
result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as
EGREF and EGCHAN.
To a first-order approximation, the total gain error is ETOTAL ~ EGREF + EGCHAN.
For example, if ETOTAL = ±0.5%, the full-scale input varies from (1 – 0.5/100) x FSideal to (1 + 0.5/100) x FSideal.
Offset Error – The offset error is the difference, given in number of LSBs, between the ADC actual average idle
channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.
Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the
change per degree Celsius of the parameter from TMIN to TMAX. It is calculated by dividing the maximum deviation
of the parameter across the TMIN to TMAX range by the difference TMAX – TMIN.
Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN),
excluding the power at dc and the first nine harmonics.
SNR = 10Log10
PS
PN
(2)
SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the
reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.
Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (PS) to the power
of all the other spectral components including noise (PN) and distortion (PD), but excluding dc.
SINAD = 10Log10
PS
PN + PD
(3)
SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the
reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
53
ADS4128
SBAS578 – MAY 2012
www.ti.com
Effective Number of Bits (ENOB) – ENOB is a measure of the converter performance as compared to the
theoretical limit based on quantization noise.
ENOB =
SINAD - 1.76
6.02
(4)
Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (PS) to the power of the
first nine harmonics (PD).
THD = 10Log10
PS
PN
(5)
THD is typically given in units of dBc (dB to carrier).
Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other
spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).
Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f1
and f2) to the power of the worst spectral component at either frequency 2 f1 – f2 or 2 f2 – f1. IMD3 is either given
in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB
to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
DC Power-Supply Rejection Ratio (DC PSRR) – DC PSSR is the ratio of the change in offset error to a change
in analog supply voltage. The dc PSRR is typically given in units of mV/V.
AC Power-Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the
supply voltage by the ADC. If ΔVSUP is the change in supply voltage and ΔVOUT is the resultant change of the
ADC output code (referred to the input), then:
DVOUT
PSRR = 20Log 10
(Expressed in dBc)
DVSUP
(6)
Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an
overload on the analog inputs. This is tested by separately applying a sine wave signal with 6-dB positive and
negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.
Common-Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input
common-mode by the ADC. If ΔVCM_IN is the change in the common-mode voltage of the input pins and ΔVOUT is
the resulting change of the ADC output code (referred to the input), then:
DVOUT
CMRR = 20Log10
(Expressed in dBc)
DVCM
(7)
Crosstalk (only for multi-channel ADCs) – This is a measure of the internal coupling of a signal from an
adjacent channel into the channel of interest. It is specified separately for coupling from the immediate
neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually
measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the
coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the
adjacent channel input. It is typically expressed in dBc.
54
Submit Documentation Feedback
Copyright © 2012, Texas Instruments Incorporated
Product Folder Link(s): ADS4128
PACKAGE OPTION ADDENDUM
www.ti.com
18-Jun-2012
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package
Drawing
Pins
Package Qty
ADS4128IRGZ25
PREVIEW
VQFN
RGZ
48
25
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
ADS4128IRGZR
ACTIVE
VQFN
RGZ
48
2500
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
ADS4128IRGZT
ACTIVE
VQFN
RGZ
48
250
Green (RoHS
& no Sb/Br)
CU NIPDAU Level-3-260C-168 HR
Eco Plan
(2)
Lead/
Ball Finish
MSL Peak Temp
(3)
Samples
(Requires Login)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Jun-2012
TAPE AND REEL INFORMATION
*All dimensions are nominal
Device
Package Package Pins
Type Drawing
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
ADS4128IRGZR
VQFN
RGZ
48
2500
330.0
16.4
7.3
7.3
1.5
12.0
16.0
Q2
ADS4128IRGZT
VQFN
RGZ
48
250
330.0
16.4
7.3
7.3
1.5
12.0
16.0
Q2
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com
16-Jun-2012
*All dimensions are nominal
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
ADS4128IRGZR
VQFN
RGZ
48
2500
336.6
336.6
28.6
ADS4128IRGZT
VQFN
RGZ
48
250
336.6
336.6
28.6
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements,
and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should
obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are
sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment.
TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI’s standard
warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where
mandated by government requirements, testing of all parameters of each product is not necessarily performed.
TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and
applications using TI components. To minimize the risks associated with customer products and applications, customers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right,
or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a
warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual
property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied
by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive
business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional
restrictions.
Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all
express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not
responsible or liable for any such statements.
TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably
be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing
such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and
acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products
and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be
provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in
such safety-critical applications.
TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are
specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military
specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at
the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are
designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated
products in automotive applications, TI will not be responsible for any failure to meet such requirements.
Following are URLs where you can obtain information on other Texas Instruments products and application solutions:
Products
Applications
Audio
www.ti.com/audio
Automotive and Transportation www.ti.com/automotive
Amplifiers
amplifier.ti.com
Communications and Telecom www.ti.com/communications
Data Converters
dataconverter.ti.com
Computers and Peripherals
www.ti.com/computers
DLP® Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
Energy and Lighting
www.ti.com/energy
Clocks and Timers
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
Space, Avionics and Defense
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
Video and Imaging
www.ti.com/video
RFID
www.ti-rfid.com
OMAP Mobile Processors
www.ti.com/omap
Wireless Connectivity
www.ti.com/wirelessconnectivity
TI E2E Community Home Page
e2e.ti.com
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2012, Texas Instruments Incorporated