ESD7501 ESD Protection Diode Micro−Packaged Diodes for ESD Protection The ESD7501 is designed to protect voltage sensitive components that require low capacitance from ESD and transient voltage events. Excellent clamping capability, low capacitance, low leakage, and fast response time, make these parts ideal for ESD protection on designs where board space is at a premium. Because of its low capacitance, the part is well suited for use in high frequency designs such as USB 2.0 high speed applications. www.onsemi.com 1 Cathode 2 Anode Features Low Capacitance 0.45 pF (Typ) Low Clamping Voltage Small Body Outline Dimensions: 0.60 mm x 0.30 mm Low Body Height: 0.3 mm Stand−off Voltage: 5 V IEC61000−4−2 Level 4 ESD Protection These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS Compliant MARKING DIAGRAM PIN 1 X3DFN2 CASE 152AF V M V • • • • • • • M = Specific Device Code = Date Code Typical Applications • USB 2.0/3.0 • MHL 2.0 • eSATA ORDERING INFORMATION Device ESD7501MUT5G MAXIMUM RATINGS Rating IEC 61000−4−2 (ESD) Symbol Contact Air °PD° Value Unit ±16 ±16 kV 250 mW Total Power Dissipation on FR−5 Board (Note 1) @ TA = 25°C Thermal Resistance, Junction−to−Ambient RqJA 400 °C/W Junction and Storage Temperature Range TJ, Tstg −55 to +150 °C TL 260 °C Lead Solder Temperature − Maximum (10 Second Duration) Package Shipping† X3DFN2 (Pb−Free) 15000 / Tape & Reel †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. FR−5 = 1.0 x 0.75 x 0.62 in. See Application Note AND8308/D for further description of survivability specs. © Semiconductor Components Industries, LLC, 2015 September, 2016 − Rev. 0 1 Publication Order Number: ESD7501/D ESD7501 ELECTRICAL CHARACTERISTICS I (TA = 25°C unless otherwise noted) IPP Parameter Symbol IPP Maximum Reverse Peak Pulse Current VC Clamping Voltage @ IPP VRWM IR VBR IT IT VC VBR VRWM IR IR VRWM VBR VC IT Working Peak Reverse Voltage V Maximum Reverse Leakage Current @ VRWM Breakdown Voltage @ IT IPP Test Current Bi−Directional TVS *See Application Note AND8308/D for detailed explanations of datasheet parameters. ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise specified) Parameter Symbol Reverse Working Voltage Conditions Min Typ Max Unit 5.0 V VRWM Breakdown Voltage (Note 2) VBR IT = 1 mA 5.5 V 1.0 mA 8.4 8.9 V 9 9.5 V 11.5 V Reverse Leakage Current IR VRWM = 5 V Clamping Voltage 8x20 ms VC IPP = 0.5 A Clamping Voltage 8x20 ms VC IPP = 1.0 A Clamping Voltage (Note 3) VC IPP = 2 A ESD Clamping Voltage VC Per IEC61000−4−2 See Figures 1 and 2 Junction Capacitance CJ VR = 0 V, f = 1 MHz 0.45 Dynamic Resistance RDYN Insertion Loss TLP Pulse Pin 1 to Pin 2 Pin 2 to Pin 1 f = 1 GHz f = 5 GHz f = 10 GHz 0.75 pF 0.28 0.42 W 0.08 0.55 1.77 dB Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 2. Breakdown voltage is tested from pin 1 to 2 and pin 2 to 1. 3. Non−repetitive current pulse at TA = 25°C, per IEC61000−4−5 waveform. 160 20 140 0 100 VOLTAGE (V) VOLTAGE (V) 120 80 60 40 −20 −40 −60 20 −80 0 −20 −25 0 25 50 75 100 125 −100 −25 150 0 25 50 75 100 125 TIME (ns) TIME (ns) Figure 1. IEC61000−4−2 + 8 kV Contact ESD Clamping Voltage Figure 2. IEC61000−4−2 − 8 kV Contact ESD Clamping Voltage www.onsemi.com 2 150 ESD7501 TYPICAL CHARACTERISTICS 2.0 1.E−03 1.8 1.E−04 1.6 CAPACITANCE (pF) 1.E−02 1.E−05 I (A) 1.E−06 1.E−07 1.E−08 1.4 1.2 1.0 0.8 0.6 1.E−09 0.4 1.E−10 0.2 1.E−11 −8 −6 −4 −2 0 2 4 6 0 −5 8 −4 −3 −2 −1 V1 (V) Figure 3. IV Characteristics 1 1.0 0 −1 0.9 2 3 4 5 0.8 CAPACITANCE (pF) −3 S21 (dB) 1 Figure 4. CV Characteristics −2 −4 −5 −6 −7 0.7 0.6 0.5 0.4 0.3 −8 0.2 −9 −10 0.1 0 1.E+07 1.E+08 1.E+09 0.E+00 1.E+10 2.E+09 4.E+09 6.E+09 8.E+09 1.E+10 FREQUENCY (Hz) FREQUENCY (Hz) Figure 5. Insertion Loss Figure 6. Typical Capacitance over Frequency 18 −18 16 −16 14 −14 12 −12 CURRENT (A) CURRENT (A) 0 VBias (V) 10 8 6 −10 −8 −6 4 −4 2 −2 0 0 0 2 4 6 8 10 12 14 16 0 18 −2 −4 −6 −8 −10 −12 −14 −16 VOLTAGE (V) VOLTAGE (V) Figure 7. Pin 1 to Pin 2 TLP IV Curve Figure 8. Pin 2 to Pin 1 TLP IV Curve www.onsemi.com 3 −18 ESD7501 IEC61000−4−2 Waveform IEC 61000−4−2 Spec. Ipeak Level Test Voltage (kV) First Peak Current (A) Current at 30 ns (A) Current at 60 ns (A) 1 2 7.5 4 2 2 4 15 8 4 3 6 22.5 12 6 4 8 30 16 8 100% 90% I @ 30 ns I @ 60 ns 10% tP = 0.7 ns to 1 ns Figure 9. IEC61000−4−2 Spec ESD Gun Oscilloscope TVS 50 W Cable 50 W Figure 10. Diagram of ESD Test Setup ESD Voltage Clamping at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D. For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000−4−2 waveform. Since the IEC61000−4−2 was written as a pass/fail spec for larger systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage % OF PEAK PULSE CURRENT 100 PEAK VALUE IRSM @ 8 ms tr 90 PULSE WIDTH (tP) IS DEFINED AS THAT POINT WHERE THE PEAK CURRENT DECAY = 8 ms 80 70 60 HALF VALUE IRSM/2 @ 20 ms 50 40 30 tP 20 10 0 0 20 40 t, TIME (ms) 60 Figure 11. 8 X 20 ms Pulse Waveform www.onsemi.com 4 80 ESD7501 PACKAGE DIMENSIONS X3DFN2, 0.62x0.32, 0.355P, (0201) CASE 152AF ISSUE A NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. A B D PIN 1 INDICATOR (OPTIONAL) DIM A A1 b D E e L2 E TOP VIEW 0.05 C A RECOMMENDED MOUNTING FOOTPRINT* 0.05 C 2X A1 SIDE VIEW MILLIMETERS MIN MAX 0.25 0.33 −−− 0.05 0.22 0.28 0.58 0.66 0.28 0.36 0.355 BSC 0.17 0.23 C SEATING PLANE 0.74 2X 0.30 1 e 2X 1 b 2 2X 0.31 DIMENSIONS: MILLIMETERS 2X 0.05 M 0.05 L2 M C A B See Application Note AND8398/D for more mounting details C A B BOTTOM VIEW *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent−Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. “Typical” parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada Email: [email protected] ◊ N. American Technical Support: 800−282−9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81−3−5817−1050 www.onsemi.com 5 ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit For additional information, please contact your local Sales Representative ESD7501/D